{
  "design": {
    "design_info": {
      "boundary_crc": "0x6A6F6FD12CD217AA",
      "device": "xc7z045ffg900-2",
      "gen_directory": "../../../../daq2_zc706.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "sys_ps7": "",
      "sys_concat_intc": "",
      "sys_rstgen": "",
      "sys_200m_rstgen": "",
      "GND_1": "",
      "axi_cpu_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {},
        "m15_couplers": {}
      },
      "axi_hp0_interconnect": "",
      "axi_hp3_interconnect": "",
      "axi_hp1_interconnect": "",
      "axi_hp2_interconnect": "",
      "axi_rstgen": "",
      "GND_12": "",
      "Debug_hier_0": {
        "system_ila_1": "",
        "system_ila_2": "",
        "system_ila_3": "",
        "system_ila_4": "",
        "system_ila_0": ""
      },
      "jesd_hier_0": {
        "axi_ad9680_cpack": "",
        "axi_ad9144_jesd_rstgen": "",
        "axi_ad9680_jesd_rstgen": "",
        "axi_ad9144_upack": "",
        "axi_ad9680_tpl": {
          "adc_tpl_core": "",
          "data_slice_0": "",
          "enable_slice_0": "",
          "valid_slice_0": "",
          "data_slice_1": "",
          "enable_slice_1": "",
          "valid_slice_1": ""
        },
        "axi_ad9144_jesd": {
          "tx_axi": "",
          "tx": ""
        },
        "axi_ad9144_tpl": {
          "dac_tpl_core": "",
          "data_concat0": "",
          "enable_slice_0": "",
          "valid_slice_0": "",
          "enable_slice_1": "",
          "valid_slice_1": ""
        },
        "axi_ad9680_jesd": {
          "rx_axi": "",
          "rx": ""
        },
        "axi_ad9680_offload": {
          "i_data_offload": "",
          "storage_unit": ""
        },
        "axi_ad9144_offload": {
          "i_data_offload": "",
          "storage_unit": ""
        },
        "xcvr_hier_0": {
          "axi_ad9680_xcvr": "",
          "util_daq2_xcvr": "",
          "axi_ad9144_xcvr": ""
        }
      },
      "aux_hier_0": {
        "rom_sys_0": "",
        "axi_ddr_cntrl": "",
        "axi_sysid_0": "",
        "axi_hdmi_core": "",
        "axi_iic_main": "",
        "axi_spdif_tx_core": "",
        "axi_hdmi_clkgen": "",
        "sys_audio_clkgen": ""
      },
      "dma_hier_0": {
        "axi_hdmi_dma": "",
        "axi_ad9680_dma": "",
        "axi_ad9144_dma": ""
      }
    },
    "interface_ports": {
      "ddr": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "ddr_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "ddr_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "ddr_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "ddr_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "ddr_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "ddr_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "ddr_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "ddr_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "ddr_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "ddr_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "ddr_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "ddr_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "ddr_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "ddr_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "ddr_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "iic_main": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "iic_main_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "iic_main_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "iic_main_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "iic_main_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "iic_main_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "iic_main_sda_t",
            "direction": "O"
          }
        }
      },
      "fixed_io": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "fixed_io_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "fixed_io_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "fixed_io_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "fixed_io_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "fixed_io_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "fixed_io_ps_porb",
            "direction": "IO"
          }
        }
      },
      "sys_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sys_clk_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "sys_clk_clk_n",
            "direction": "I"
          }
        }
      },
      "ddr3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "ddr3_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "ddr3_dqs_p",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "ddr3_dqs_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "ddr3_addr",
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddr3_ba",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RAS_N": {
            "physical_name": "ddr3_ras_n",
            "direction": "O"
          },
          "CAS_N": {
            "physical_name": "ddr3_cas_n",
            "direction": "O"
          },
          "WE_N": {
            "physical_name": "ddr3_we_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "ddr3_reset_n",
            "direction": "O"
          },
          "CK_P": {
            "physical_name": "ddr3_ck_p",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_N": {
            "physical_name": "ddr3_ck_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "ddr3_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "ddr3_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "physical_name": "ddr3_dm",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddr3_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "spi0_csn_2_o": {
        "direction": "O"
      },
      "spi0_csn_1_o": {
        "direction": "O"
      },
      "spi0_csn_0_o": {
        "direction": "O"
      },
      "spi0_csn_i": {
        "direction": "I"
      },
      "spi0_clk_i": {
        "direction": "I"
      },
      "spi0_clk_o": {
        "direction": "O"
      },
      "spi0_sdo_i": {
        "direction": "I"
      },
      "spi0_sdo_o": {
        "direction": "O"
      },
      "spi0_sdi_i": {
        "direction": "I"
      },
      "spi1_csn_2_o": {
        "direction": "O"
      },
      "spi1_csn_1_o": {
        "direction": "O"
      },
      "spi1_csn_0_o": {
        "direction": "O"
      },
      "spi1_csn_i": {
        "direction": "I"
      },
      "spi1_clk_i": {
        "direction": "I"
      },
      "spi1_clk_o": {
        "direction": "O"
      },
      "spi1_sdo_i": {
        "direction": "I"
      },
      "spi1_sdo_o": {
        "direction": "O"
      },
      "spi1_sdi_i": {
        "direction": "I"
      },
      "gpio_i": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "gpio_o": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "gpio_t": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "hdmi_out_clk": {
        "direction": "O"
      },
      "hdmi_hsync": {
        "direction": "O"
      },
      "hdmi_vsync": {
        "direction": "O"
      },
      "hdmi_data_e": {
        "direction": "O"
      },
      "hdmi_data": {
        "direction": "O",
        "left": "23",
        "right": "0"
      },
      "spdif": {
        "direction": "O"
      },
      "tx_ref_clk_0": {
        "direction": "I"
      },
      "rx_ref_clk_0": {
        "direction": "I"
      },
      "tx_sysref_0": {
        "direction": "I"
      },
      "tx_sync_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "tx_data_0_p": {
        "direction": "O"
      },
      "tx_data_0_n": {
        "direction": "O"
      },
      "tx_data_1_p": {
        "direction": "O"
      },
      "tx_data_1_n": {
        "direction": "O"
      },
      "tx_data_2_p": {
        "direction": "O"
      },
      "tx_data_2_n": {
        "direction": "O"
      },
      "tx_data_3_p": {
        "direction": "O"
      },
      "tx_data_3_n": {
        "direction": "O"
      },
      "rx_sysref_0": {
        "direction": "I"
      },
      "rx_sync_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "rx_data_0_p": {
        "direction": "I"
      },
      "rx_data_0_n": {
        "direction": "I"
      },
      "rx_data_1_p": {
        "direction": "I"
      },
      "rx_data_1_n": {
        "direction": "I"
      },
      "rx_data_2_p": {
        "direction": "I"
      },
      "rx_data_2_n": {
        "direction": "I"
      },
      "rx_data_3_p": {
        "direction": "I"
      },
      "rx_data_3_n": {
        "direction": "I"
      },
      "sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "sys_ps7": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "system_sys_ps7_0",
        "xci_path": "ip/system_sys_ps7_0/system_sys_ps7_0.xci",
        "inst_hier_path": "sys_ps7",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "25.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "667.000000"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": {
            "value": "x8"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "100 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 47"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "1"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "1"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "1"
          },
          "PCW_EN_RST2_PORT": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SPI0": {
            "value": "1"
          },
          "PCW_EN_SPI1": {
            "value": "1"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.0"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.0"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "64"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "64"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C0_GRP_INT_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "MIO 50 .. 51"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "REVERSE"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI",
              "Flash#SD 0#SD 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD",
              "0#I2C Reset#ENET Reset#UART 1#UART 1#I2C 0#I2C 0#Enet 0#Enet 0"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "qspi1_ss_b#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#reset#qspi_fbclk#qspi1_sclk#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#cd#wp#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#reset#tx#rx#scl#sda#mdc#mdio"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_IO1_IO": {
            "value": "MIO 0 9 .. 13"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFDFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 14"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 15"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI0_SPI0_IO": {
            "value": "EMIO"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI1_SPI1_IO": {
            "value": "EMIO"
          },
          "PCW_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666666"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": {
            "value": "3"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.521"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.636"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.54"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.621"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CL": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_COL_ADDR_COUNT": {
            "value": "10"
          },
          "PCW_UIPARAM_DDR_CWL": {
            "value": "6"
          },
          "PCW_UIPARAM_DDR_DEVICE_CAPACITY": {
            "value": "2048 MBits"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.226"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.278"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.184"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.309"
          },
          "PCW_UIPARAM_DDR_DRAM_WIDTH": {
            "value": "8 Bits"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "Custom"
          },
          "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PCW_UIPARAM_DDR_SPEED_BIN": {
            "value": "DDR3_1066F"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_T_FAW": {
            "value": "30.0"
          },
          "PCW_UIPARAM_DDR_T_RAS_MIN": {
            "value": "36.0"
          },
          "PCW_UIPARAM_DDR_T_RC": {
            "value": "49.5"
          },
          "PCW_UIPARAM_DDR_T_RCD": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_T_RP": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 7"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_DMA0": {
            "value": "1"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "preset": {
            "value": "ZC706"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          },
          "S_AXI_HP1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP1"
          },
          "S_AXI_HP2": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP2"
          },
          "S_AXI_HP3": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP3"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "sys_concat_intc": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_sys_concat_intc_0",
        "xci_path": "ip/system_sys_concat_intc_0/system_sys_concat_intc_0.xci",
        "inst_hier_path": "sys_concat_intc",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          }
        }
      },
      "sys_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_rstgen_0",
        "xci_path": "ip/system_sys_rstgen_0/system_sys_rstgen_0.xci",
        "inst_hier_path": "sys_rstgen",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "sys_200m_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_200m_rstgen_0",
        "xci_path": "ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xci",
        "inst_hier_path": "sys_200m_rstgen",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "GND_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_GND_1_0",
        "xci_path": "ip/system_GND_1_0/system_GND_1_0.xci",
        "inst_hier_path": "GND_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_cpu_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/system_axi_cpu_interconnect_0/system_axi_cpu_interconnect_0.xci",
        "inst_hier_path": "axi_cpu_interconnect",
        "xci_name": "system_axi_cpu_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "16"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_xbar_0",
            "xci_path": "ip/system_xbar_0/system_xbar_0.xci",
            "inst_hier_path": "axi_cpu_interconnect/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI",
                  "M15_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_0",
                "xci_path": "ip/system_auto_pc_0/system_auto_pc_0.xci",
                "inst_hier_path": "axi_cpu_interconnect/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m14_couplers_to_m14_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m15_couplers_to_m15_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_cpu_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "m11_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "m12_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m13_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "m14_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "m15_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "xbar_to_m13_couplers": {
            "interface_ports": [
              "xbar/M13_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "xbar_to_m14_couplers": {
            "interface_ports": [
              "xbar/M14_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "xbar_to_m15_couplers": {
            "interface_ports": [
              "xbar/M15_AXI",
              "m15_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_cpu_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m11_couplers/M_ACLK",
              "m12_couplers/M_ACLK",
              "m13_couplers/M_ACLK",
              "m14_couplers/M_ACLK",
              "m15_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK"
            ]
          },
          "axi_cpu_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m11_couplers/M_ARESETN",
              "m12_couplers/M_ARESETN",
              "m13_couplers/M_ARESETN",
              "m14_couplers/M_ARESETN",
              "m15_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_hp0_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_hp0_interconnect_0",
        "xci_path": "ip/system_axi_hp0_interconnect_0/system_axi_hp0_interconnect_0.xci",
        "inst_hier_path": "axi_hp0_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "0"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "16"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "0"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_hp3_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_hp3_interconnect_0",
        "xci_path": "ip/system_axi_hp3_interconnect_0/system_axi_hp3_interconnect_0.xci",
        "inst_hier_path": "axi_hp3_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_hp1_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_hp1_interconnect_0",
        "xci_path": "ip/system_axi_hp1_interconnect_0/system_axi_hp1_interconnect_0.xci",
        "inst_hier_path": "axi_hp1_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "0"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "16"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "0"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_hp2_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_hp2_interconnect_0",
        "xci_path": "ip/system_axi_hp2_interconnect_0/system_axi_hp2_interconnect_0.xci",
        "inst_hier_path": "axi_hp2_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "0"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "16"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "0"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_axi_rstgen_0",
        "xci_path": "ip/system_axi_rstgen_0/system_axi_rstgen_0.xci",
        "inst_hier_path": "axi_rstgen"
      },
      "GND_12": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_GND_12_0",
        "xci_path": "ip/system_GND_12_0/system_GND_12_0.xci",
        "inst_hier_path": "GND_12",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "12"
          }
        }
      },
      "Debug_hier_0": {
        "interface_ports": {
          "SLOT_0_JESD204_TX_BUS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          },
          "SLOT_1_IF_XCVR_CH": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
            "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
          },
          "SLOT_2_IF_XCVR_CH": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
            "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
          },
          "SLOT_3_IF_XCVR_CH": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
            "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
          },
          "SLOT_4_IF_XCVR_CH": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
            "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
          },
          "SLOT_5_IF_XCVR_CM": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:if_xcvr_cm:1.0",
            "vlnv": "analog.com:interface:if_xcvr_cm_rtl:1.0"
          },
          "SLOT_0_JESD204_TX_BUS1": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          },
          "SLOT_0_JESD204_TX_BUS2": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          },
          "SLOT_0_JESD204_TX_BUS3": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          },
          "SLOT_0_JESD204_TX_ILAS_CONFIG": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:jesd204_tx_ilas_config:1.0",
            "vlnv": "analog.com:interface:jesd204_tx_ilas_config_rtl:1.0"
          },
          "SLOT_1_JESD204_TX_CFG": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:jesd204_tx_cfg:1.0",
            "vlnv": "analog.com:interface:jesd204_tx_cfg_rtl:1.0"
          },
          "SLOT_2_JESD204_TX_CTRL": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:jesd204_tx_ctrl:1.0",
            "vlnv": "analog.com:interface:jesd204_tx_ctrl_rtl:1.0"
          },
          "SLOT_3_JESD204_TX_EVENT": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:jesd204_tx_event:1.0",
            "vlnv": "analog.com:interface:jesd204_tx_event_rtl:1.0"
          },
          "SLOT_4_JESD204_TX_STATUS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:jesd204_tx_status:1.0",
            "vlnv": "analog.com:interface:jesd204_tx_status_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "clk1": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "system_ila_1": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "system_system_ila_1_0",
            "xci_path": "ip/system_system_ila_1_0/system_system_ila_1_0.xci",
            "inst_hier_path": "Debug_hier_0/system_ila_1",
            "parameters": {
              "C_MON_TYPE": {
                "value": "INTERFACE"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "6"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              },
              "C_SLOT_0_TYPE": {
                "value": "0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "analog.com:interface:if_xcvr_ch_rtl:1.0"
              },
              "C_SLOT_1_TYPE": {
                "value": "0"
              },
              "C_SLOT_2_INTF_TYPE": {
                "value": "analog.com:interface:if_xcvr_ch_rtl:1.0"
              },
              "C_SLOT_2_TYPE": {
                "value": "0"
              },
              "C_SLOT_3_INTF_TYPE": {
                "value": "analog.com:interface:if_xcvr_ch_rtl:1.0"
              },
              "C_SLOT_3_TYPE": {
                "value": "0"
              },
              "C_SLOT_4_INTF_TYPE": {
                "value": "analog.com:interface:if_xcvr_ch_rtl:1.0"
              },
              "C_SLOT_4_TYPE": {
                "value": "0"
              },
              "C_SLOT_5_INTF_TYPE": {
                "value": "analog.com:interface:if_xcvr_cm_rtl:1.0"
              },
              "C_SLOT_5_TYPE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "SLOT_0_JESD204_TX_BUS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              },
              "SLOT_1_IF_XCVR_CH": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
                "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
              },
              "SLOT_2_IF_XCVR_CH": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
                "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
              },
              "SLOT_3_IF_XCVR_CH": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
                "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
              },
              "SLOT_4_IF_XCVR_CH": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
                "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
              },
              "SLOT_5_IF_XCVR_CM": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:if_xcvr_cm:1.0",
                "vlnv": "analog.com:interface:if_xcvr_cm_rtl:1.0"
              }
            }
          },
          "system_ila_2": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "system_system_ila_2_0",
            "xci_path": "ip/system_system_ila_2_0/system_system_ila_2_0.xci",
            "inst_hier_path": "Debug_hier_0/system_ila_2",
            "parameters": {
              "C_MON_TYPE": {
                "value": "INTERFACE"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "1"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              },
              "C_SLOT_0_TYPE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "SLOT_0_JESD204_TX_BUS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              }
            }
          },
          "system_ila_3": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "system_system_ila_3_0",
            "xci_path": "ip/system_system_ila_3_0/system_system_ila_3_0.xci",
            "inst_hier_path": "Debug_hier_0/system_ila_3",
            "parameters": {
              "C_MON_TYPE": {
                "value": "INTERFACE"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "1"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              },
              "C_SLOT_0_TYPE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "SLOT_0_JESD204_TX_BUS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              }
            }
          },
          "system_ila_4": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "system_system_ila_4_0",
            "xci_path": "ip/system_system_ila_4_0/system_system_ila_4_0.xci",
            "inst_hier_path": "Debug_hier_0/system_ila_4",
            "parameters": {
              "C_MON_TYPE": {
                "value": "INTERFACE"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "1"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              },
              "C_SLOT_0_TYPE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "SLOT_0_JESD204_TX_BUS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              }
            }
          },
          "system_ila_0": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "system_system_ila_0_0",
            "xci_path": "ip/system_system_ila_0_0/system_system_ila_0_0.xci",
            "inst_hier_path": "Debug_hier_0/system_ila_0",
            "parameters": {
              "C_MON_TYPE": {
                "value": "INTERFACE"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "5"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "analog.com:interface:jesd204_tx_ilas_config_rtl:1.0"
              },
              "C_SLOT_0_TYPE": {
                "value": "0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "analog.com:interface:jesd204_tx_cfg_rtl:1.0"
              },
              "C_SLOT_1_TYPE": {
                "value": "0"
              },
              "C_SLOT_2_INTF_TYPE": {
                "value": "analog.com:interface:jesd204_tx_ctrl_rtl:1.0"
              },
              "C_SLOT_2_TYPE": {
                "value": "0"
              },
              "C_SLOT_3_INTF_TYPE": {
                "value": "analog.com:interface:jesd204_tx_event_rtl:1.0"
              },
              "C_SLOT_3_TYPE": {
                "value": "0"
              },
              "C_SLOT_4_INTF_TYPE": {
                "value": "analog.com:interface:jesd204_tx_status_rtl:1.0"
              },
              "C_SLOT_4_TYPE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "SLOT_0_JESD204_TX_ILAS_CONFIG": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:jesd204_tx_ilas_config:1.0",
                "vlnv": "analog.com:interface:jesd204_tx_ilas_config_rtl:1.0"
              },
              "SLOT_1_JESD204_TX_CFG": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:jesd204_tx_cfg:1.0",
                "vlnv": "analog.com:interface:jesd204_tx_cfg_rtl:1.0"
              },
              "SLOT_2_JESD204_TX_CTRL": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:jesd204_tx_ctrl:1.0",
                "vlnv": "analog.com:interface:jesd204_tx_ctrl_rtl:1.0"
              },
              "SLOT_3_JESD204_TX_EVENT": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:jesd204_tx_event:1.0",
                "vlnv": "analog.com:interface:jesd204_tx_event_rtl:1.0"
              },
              "SLOT_4_JESD204_TX_STATUS": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:jesd204_tx_status:1.0",
                "vlnv": "analog.com:interface:jesd204_tx_status_rtl:1.0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn": {
            "interface_ports": [
              "SLOT_0_JESD204_TX_ILAS_CONFIG",
              "system_ila_0/SLOT_0_JESD204_TX_ILAS_CONFIG"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Conn1": {
            "interface_ports": [
              "SLOT_1_JESD204_TX_CFG",
              "system_ila_0/SLOT_1_JESD204_TX_CFG"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Conn2": {
            "interface_ports": [
              "SLOT_2_JESD204_TX_CTRL",
              "system_ila_0/SLOT_2_JESD204_TX_CTRL"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Conn3": {
            "interface_ports": [
              "SLOT_3_JESD204_TX_EVENT",
              "system_ila_0/SLOT_3_JESD204_TX_EVENT"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Conn4": {
            "interface_ports": [
              "SLOT_4_JESD204_TX_STATUS",
              "system_ila_0/SLOT_4_JESD204_TX_STATUS"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_jesd_tx_phy0": {
            "interface_ports": [
              "SLOT_0_JESD204_TX_BUS",
              "system_ila_1/SLOT_0_JESD204_TX_BUS"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_jesd_tx_phy1": {
            "interface_ports": [
              "SLOT_0_JESD204_TX_BUS1",
              "system_ila_2/SLOT_0_JESD204_TX_BUS"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_jesd_tx_phy2": {
            "interface_ports": [
              "SLOT_0_JESD204_TX_BUS2",
              "system_ila_3/SLOT_0_JESD204_TX_BUS"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_jesd_tx_phy3": {
            "interface_ports": [
              "SLOT_0_JESD204_TX_BUS3",
              "system_ila_4/SLOT_0_JESD204_TX_BUS"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_xcvr_up_ch_0": {
            "interface_ports": [
              "SLOT_1_IF_XCVR_CH",
              "system_ila_1/SLOT_1_IF_XCVR_CH"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_xcvr_up_ch_1": {
            "interface_ports": [
              "SLOT_2_IF_XCVR_CH",
              "system_ila_1/SLOT_2_IF_XCVR_CH"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_xcvr_up_ch_2": {
            "interface_ports": [
              "SLOT_3_IF_XCVR_CH",
              "system_ila_1/SLOT_3_IF_XCVR_CH"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_xcvr_up_ch_3": {
            "interface_ports": [
              "SLOT_4_IF_XCVR_CH",
              "system_ila_1/SLOT_4_IF_XCVR_CH"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_xcvr_up_cm_0": {
            "interface_ports": [
              "SLOT_5_IF_XCVR_CM",
              "system_ila_1/SLOT_5_IF_XCVR_CM"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          }
        },
        "nets": {
          "sys_cpu_clk": {
            "ports": [
              "clk",
              "system_ila_2/clk",
              "system_ila_3/clk",
              "system_ila_4/clk",
              "system_ila_1/clk"
            ]
          },
          "util_daq2_xcvr_tx_out_clk_0": {
            "ports": [
              "clk1",
              "system_ila_0/clk"
            ]
          }
        }
      },
      "jesd_hier_0": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "up_cm_0": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:if_xcvr_cm:1.0",
            "vlnv": "analog.com:interface:if_xcvr_cm_rtl:1.0"
          },
          "up_tx_0": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
            "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
          },
          "up_tx_2": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
            "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
          },
          "up_tx_3": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
            "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
          },
          "up_tx_1": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
            "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
          },
          "tx_phy0": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          },
          "tx_phy3": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          },
          "tx_phy1": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          },
          "tx_phy2": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
            "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
          },
          "s_axi2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "tx_ilas_config": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:jesd204_tx_ilas_config:1.0",
            "vlnv": "analog.com:interface:jesd204_tx_ilas_config_rtl:1.0"
          },
          "tx_cfg": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:jesd204_tx_cfg:1.0",
            "vlnv": "analog.com:interface:jesd204_tx_cfg_rtl:1.0"
          },
          "tx_ctrl": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:jesd204_tx_ctrl:1.0",
            "vlnv": "analog.com:interface:jesd204_tx_ctrl_rtl:1.0"
          },
          "tx_event": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:jesd204_tx_event:1.0",
            "vlnv": "analog.com:interface:jesd204_tx_event_rtl:1.0"
          },
          "tx_status": {
            "mode": "Monitor",
            "vlnv_bus_definition": "analog.com:interface:jesd204_tx_status:1.0",
            "vlnv": "analog.com:interface:jesd204_tx_status_rtl:1.0"
          },
          "s_axi4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi6": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "MAXI_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi7": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "up_clk": {
            "type": "clk",
            "direction": "I"
          },
          "up_rstn": {
            "type": "rst",
            "direction": "I"
          },
          "tx_ref_clk_0": {
            "direction": "I"
          },
          "rx_ref_clk_0": {
            "direction": "I"
          },
          "rx_data_0_p": {
            "direction": "I"
          },
          "rx_data_0_n": {
            "direction": "I"
          },
          "tx_data_0_p": {
            "direction": "O"
          },
          "tx_data_0_n": {
            "direction": "O"
          },
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "O"
          },
          "rx_data_1_p": {
            "direction": "I"
          },
          "rx_data_1_n": {
            "direction": "I"
          },
          "tx_data_1_p": {
            "direction": "O"
          },
          "tx_data_1_n": {
            "direction": "O"
          },
          "rx_data_2_p": {
            "direction": "I"
          },
          "rx_data_2_n": {
            "direction": "I"
          },
          "tx_data_2_p": {
            "direction": "O"
          },
          "tx_data_2_n": {
            "direction": "O"
          },
          "rx_data_3_p": {
            "direction": "I"
          },
          "rx_data_3_n": {
            "direction": "I"
          },
          "tx_data_3_p": {
            "direction": "O"
          },
          "tx_data_3_n": {
            "direction": "O"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "tx_sync_0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "tx_sysref_0": {
            "direction": "I"
          },
          "irq1": {
            "type": "intr",
            "direction": "O"
          },
          "rx_sync_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rx_sysref_0": {
            "direction": "I"
          },
          "init_req": {
            "direction": "I"
          },
          "sync_ext": {
            "direction": "I"
          },
          "m_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "ddr_calib_done": {
            "direction": "I"
          },
          "init_req1": {
            "direction": "I"
          }
        },
        "components": {
          "axi_ad9680_cpack": {
            "vlnv": "analog.com:user:util_cpack2:1.0",
            "xci_name": "system_axi_ad9680_cpack_0",
            "xci_path": "ip/system_axi_ad9680_cpack_0/system_axi_ad9680_cpack_0.xci",
            "inst_hier_path": "jesd_hier_0/axi_ad9680_cpack",
            "parameters": {
              "NUM_OF_CHANNELS": {
                "value": "2"
              },
              "SAMPLES_PER_CHANNEL": {
                "value": "4"
              },
              "SAMPLE_DATA_WIDTH": {
                "value": "16"
              }
            }
          },
          "axi_ad9144_jesd_rstgen": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_axi_ad9144_jesd_rstgen_0",
            "xci_path": "ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xci",
            "inst_hier_path": "jesd_hier_0/axi_ad9144_jesd_rstgen"
          },
          "axi_ad9680_jesd_rstgen": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_axi_ad9680_jesd_rstgen_0",
            "xci_path": "ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xci",
            "inst_hier_path": "jesd_hier_0/axi_ad9680_jesd_rstgen"
          },
          "axi_ad9144_upack": {
            "vlnv": "analog.com:user:util_upack2:1.0",
            "xci_name": "system_axi_ad9144_upack_0",
            "xci_path": "ip/system_axi_ad9144_upack_0/system_axi_ad9144_upack_0.xci",
            "inst_hier_path": "jesd_hier_0/axi_ad9144_upack",
            "parameters": {
              "NUM_OF_CHANNELS": {
                "value": "2"
              },
              "SAMPLES_PER_CHANNEL": {
                "value": "4"
              },
              "SAMPLE_DATA_WIDTH": {
                "value": "16"
              }
            }
          },
          "axi_ad9680_tpl": {
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "link_clk": {
                "type": "clk",
                "direction": "I"
              },
              "link_sof": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_valid": {
                "direction": "I"
              },
              "link_data": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "adc_dovf": {
                "direction": "I"
              },
              "adc_enable_0": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "adc_valid_0": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "adc_data_0": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "adc_enable_1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "adc_valid_1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "adc_data_1": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            },
            "components": {
              "adc_tpl_core": {
                "vlnv": "analog.com:user:ad_ip_jesd204_tpl_adc:1.0",
                "xci_name": "system_adc_tpl_core_0",
                "xci_path": "ip/system_adc_tpl_core_0/system_adc_tpl_core_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9680_tpl/adc_tpl_core",
                "parameters": {
                  "BITS_PER_SAMPLE": {
                    "value": "16"
                  },
                  "CONVERTER_RESOLUTION": {
                    "value": "14"
                  },
                  "DMA_BITS_PER_SAMPLE": {
                    "value": "16"
                  },
                  "NUM_CHANNELS": {
                    "value": "2"
                  },
                  "NUM_LANES": {
                    "value": "4"
                  },
                  "OCTETS_PER_BEAT": {
                    "value": "4"
                  },
                  "SAMPLES_PER_FRAME": {
                    "value": "1"
                  },
                  "TWOS_COMPLEMENT": {
                    "value": "0"
                  }
                }
              },
              "data_slice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_data_slice_0_0",
                "xci_path": "ip/system_data_slice_0_0/system_data_slice_0_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9680_tpl/data_slice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "enable_slice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_enable_slice_0_1",
                "xci_path": "ip/system_enable_slice_0_1/system_enable_slice_0_1.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9680_tpl/enable_slice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              },
              "valid_slice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_valid_slice_0_1",
                "xci_path": "ip/system_valid_slice_0_1/system_valid_slice_0_1.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9680_tpl/valid_slice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              },
              "data_slice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_data_slice_1_0",
                "xci_path": "ip/system_data_slice_1_0/system_data_slice_1_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9680_tpl/data_slice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "127"
                  },
                  "DIN_TO": {
                    "value": "64"
                  },
                  "DIN_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "enable_slice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_enable_slice_1_1",
                "xci_path": "ip/system_enable_slice_1_1/system_enable_slice_1_1.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9680_tpl/enable_slice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              },
              "valid_slice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_valid_slice_1_1",
                "xci_path": "ip/system_valid_slice_1_1/system_valid_slice_1_1.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9680_tpl/valid_slice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "s_axi_1": {
                "interface_ports": [
                  "s_axi",
                  "adc_tpl_core/s_axi"
                ]
              }
            },
            "nets": {
              "adc_dovf_1": {
                "ports": [
                  "adc_dovf",
                  "adc_tpl_core/adc_dovf"
                ]
              },
              "adc_tpl_core_adc_data": {
                "ports": [
                  "adc_tpl_core/adc_data",
                  "data_slice_0/Din",
                  "data_slice_1/Din"
                ]
              },
              "adc_tpl_core_adc_valid": {
                "ports": [
                  "adc_tpl_core/adc_valid",
                  "valid_slice_0/Din",
                  "valid_slice_1/Din"
                ]
              },
              "adc_tpl_core_enable": {
                "ports": [
                  "adc_tpl_core/enable",
                  "enable_slice_0/Din",
                  "enable_slice_1/Din"
                ]
              },
              "data_slice_0_Dout": {
                "ports": [
                  "data_slice_0/Dout",
                  "adc_data_0"
                ]
              },
              "data_slice_1_Dout": {
                "ports": [
                  "data_slice_1/Dout",
                  "adc_data_1"
                ]
              },
              "enable_slice_0_Dout": {
                "ports": [
                  "enable_slice_0/Dout",
                  "adc_enable_0"
                ]
              },
              "enable_slice_1_Dout": {
                "ports": [
                  "enable_slice_1/Dout",
                  "adc_enable_1"
                ]
              },
              "link_clk_1": {
                "ports": [
                  "link_clk",
                  "adc_tpl_core/link_clk"
                ]
              },
              "link_data_1": {
                "ports": [
                  "link_data",
                  "adc_tpl_core/link_data"
                ]
              },
              "link_sof_1": {
                "ports": [
                  "link_sof",
                  "adc_tpl_core/link_sof"
                ]
              },
              "link_valid_1": {
                "ports": [
                  "link_valid",
                  "adc_tpl_core/link_valid"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "adc_tpl_core/s_axi_aclk"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "adc_tpl_core/s_axi_aresetn"
                ]
              },
              "valid_slice_0_Dout": {
                "ports": [
                  "valid_slice_0/Dout",
                  "adc_valid_0"
                ]
              },
              "valid_slice_1_Dout": {
                "ports": [
                  "valid_slice_1/Dout",
                  "adc_valid_1"
                ]
              }
            }
          },
          "axi_ad9144_jesd": {
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "tx_data": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "tx_phy0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              },
              "tx_phy1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              },
              "tx_phy2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              },
              "tx_phy3": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              },
              "tx_ilas_config": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:jesd204_tx_ilas_config:1.0",
                "vlnv": "analog.com:interface:jesd204_tx_ilas_config_rtl:1.0"
              },
              "tx_cfg": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:jesd204_tx_cfg:1.0",
                "vlnv": "analog.com:interface:jesd204_tx_cfg_rtl:1.0"
              },
              "tx_ctrl": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:jesd204_tx_ctrl:1.0",
                "vlnv": "analog.com:interface:jesd204_tx_ctrl_rtl:1.0"
              },
              "tx_event": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:jesd204_tx_event:1.0",
                "vlnv": "analog.com:interface:jesd204_tx_event_rtl:1.0"
              },
              "tx_status": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:jesd204_tx_status:1.0",
                "vlnv": "analog.com:interface:jesd204_tx_status_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "irq": {
                "type": "intr",
                "direction": "O"
              },
              "link_clk": {
                "type": "clk",
                "direction": "I"
              },
              "device_clk": {
                "type": "clk",
                "direction": "I"
              },
              "sync": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "sysref": {
                "direction": "I"
              }
            },
            "components": {
              "tx_axi": {
                "vlnv": "analog.com:user:axi_jesd204_tx:1.0",
                "xci_name": "system_tx_axi_0",
                "xci_path": "ip/system_tx_axi_0/system_tx_axi_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9144_jesd/tx_axi",
                "parameters": {
                  "LINK_MODE": {
                    "value": "1"
                  },
                  "NUM_LANES": {
                    "value": "4"
                  },
                  "NUM_LINKS": {
                    "value": "1"
                  }
                }
              },
              "tx": {
                "vlnv": "analog.com:user:jesd204_tx:1.0",
                "xci_name": "system_tx_0",
                "xci_path": "ip/system_tx_0/system_tx_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9144_jesd/tx",
                "parameters": {
                  "LINK_MODE": {
                    "value": "1"
                  },
                  "NUM_LANES": {
                    "value": "4"
                  },
                  "NUM_LINKS": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "s_axi_1": {
                "interface_ports": [
                  "s_axi",
                  "tx_axi/s_axi"
                ]
              },
              "tx_axi_tx_cfg": {
                "interface_ports": [
                  "tx_axi/tx_cfg",
                  "tx/tx_cfg",
                  "tx_cfg"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  },
                  "MARK_DEBUG": {
                    "value": "true"
                  }
                }
              },
              "tx_axi_tx_ctrl": {
                "interface_ports": [
                  "tx_axi/tx_ctrl",
                  "tx/tx_ctrl",
                  "tx_ctrl"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  },
                  "MARK_DEBUG": {
                    "value": "true"
                  }
                }
              },
              "tx_data_1": {
                "interface_ports": [
                  "tx_data",
                  "tx/tx_data"
                ]
              },
              "tx_tx_event": {
                "interface_ports": [
                  "tx/tx_event",
                  "tx_axi/tx_event",
                  "tx_event"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  },
                  "MARK_DEBUG": {
                    "value": "true"
                  }
                }
              },
              "tx_tx_ilas_config": {
                "interface_ports": [
                  "tx/tx_ilas_config",
                  "tx_axi/tx_ilas_config",
                  "tx_ilas_config"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  },
                  "MARK_DEBUG": {
                    "value": "true"
                  }
                }
              },
              "tx_tx_phy0": {
                "interface_ports": [
                  "tx_phy0",
                  "tx/tx_phy0"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "tx_tx_phy1": {
                "interface_ports": [
                  "tx_phy1",
                  "tx/tx_phy1"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "tx_tx_phy2": {
                "interface_ports": [
                  "tx_phy2",
                  "tx/tx_phy2"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "tx_tx_phy3": {
                "interface_ports": [
                  "tx_phy3",
                  "tx/tx_phy3"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "tx_tx_status": {
                "interface_ports": [
                  "tx/tx_status",
                  "tx_axi/tx_status",
                  "tx_status"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  },
                  "MARK_DEBUG": {
                    "value": "true"
                  }
                }
              }
            },
            "nets": {
              "device_clk_1": {
                "ports": [
                  "device_clk",
                  "tx_axi/device_clk",
                  "tx/device_clk"
                ]
              },
              "link_clk_1": {
                "ports": [
                  "link_clk",
                  "tx_axi/core_clk",
                  "tx/clk"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "tx_axi/s_axi_aclk"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "tx_axi/s_axi_aresetn"
                ]
              },
              "sync_1": {
                "ports": [
                  "sync",
                  "tx/sync"
                ]
              },
              "sysref_1": {
                "ports": [
                  "sysref",
                  "tx/sysref"
                ]
              },
              "tx_axi_core_reset": {
                "ports": [
                  "tx_axi/core_reset",
                  "tx/reset"
                ]
              },
              "tx_axi_device_reset": {
                "ports": [
                  "tx_axi/device_reset",
                  "tx/device_reset"
                ]
              },
              "tx_axi_irq": {
                "ports": [
                  "tx_axi/irq",
                  "irq"
                ]
              }
            }
          },
          "axi_ad9144_tpl": {
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "link": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "link_clk": {
                "type": "clk",
                "direction": "I"
              },
              "dac_dunf": {
                "direction": "I"
              },
              "dac_enable_0": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "dac_valid_0": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "dac_data_0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "dac_enable_1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "dac_valid_1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "dac_data_1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              }
            },
            "components": {
              "dac_tpl_core": {
                "vlnv": "analog.com:user:ad_ip_jesd204_tpl_dac:1.0",
                "xci_name": "system_dac_tpl_core_0",
                "xci_path": "ip/system_dac_tpl_core_0/system_dac_tpl_core_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9144_tpl/dac_tpl_core",
                "parameters": {
                  "BITS_PER_SAMPLE": {
                    "value": "16"
                  },
                  "CONVERTER_RESOLUTION": {
                    "value": "16"
                  },
                  "DMA_BITS_PER_SAMPLE": {
                    "value": "16"
                  },
                  "NUM_CHANNELS": {
                    "value": "2"
                  },
                  "NUM_LANES": {
                    "value": "4"
                  },
                  "OCTETS_PER_BEAT": {
                    "value": "4"
                  },
                  "SAMPLES_PER_FRAME": {
                    "value": "1"
                  }
                }
              },
              "data_concat0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "system_data_concat0_0",
                "xci_path": "ip/system_data_concat0_0/system_data_concat0_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9144_tpl/data_concat0",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "enable_slice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_enable_slice_0_0",
                "xci_path": "ip/system_enable_slice_0_0/system_enable_slice_0_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9144_tpl/enable_slice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              },
              "valid_slice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_valid_slice_0_0",
                "xci_path": "ip/system_valid_slice_0_0/system_valid_slice_0_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9144_tpl/valid_slice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              },
              "enable_slice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_enable_slice_1_0",
                "xci_path": "ip/system_enable_slice_1_0/system_enable_slice_1_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9144_tpl/enable_slice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              },
              "valid_slice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_valid_slice_1_0",
                "xci_path": "ip/system_valid_slice_1_0/system_valid_slice_1_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9144_tpl/valid_slice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "dac_tpl_core_link": {
                "interface_ports": [
                  "link",
                  "dac_tpl_core/link"
                ]
              },
              "s_axi_1": {
                "interface_ports": [
                  "s_axi",
                  "dac_tpl_core/s_axi"
                ]
              }
            },
            "nets": {
              "dac_data_0_1": {
                "ports": [
                  "dac_data_0",
                  "data_concat0/In0"
                ]
              },
              "dac_data_1_1": {
                "ports": [
                  "dac_data_1",
                  "data_concat0/In1"
                ]
              },
              "dac_dunf_1": {
                "ports": [
                  "dac_dunf",
                  "dac_tpl_core/dac_dunf"
                ]
              },
              "dac_tpl_core_dac_valid": {
                "ports": [
                  "dac_tpl_core/dac_valid",
                  "valid_slice_0/Din",
                  "valid_slice_1/Din"
                ]
              },
              "dac_tpl_core_enable": {
                "ports": [
                  "dac_tpl_core/enable",
                  "enable_slice_0/Din",
                  "enable_slice_1/Din"
                ]
              },
              "data_concat0_dout": {
                "ports": [
                  "data_concat0/dout",
                  "dac_tpl_core/dac_ddata"
                ]
              },
              "enable_slice_0_Dout": {
                "ports": [
                  "enable_slice_0/Dout",
                  "dac_enable_0"
                ]
              },
              "enable_slice_1_Dout": {
                "ports": [
                  "enable_slice_1/Dout",
                  "dac_enable_1"
                ]
              },
              "link_clk_1": {
                "ports": [
                  "link_clk",
                  "dac_tpl_core/link_clk"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "dac_tpl_core/s_axi_aclk"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "dac_tpl_core/s_axi_aresetn"
                ]
              },
              "valid_slice_0_Dout": {
                "ports": [
                  "valid_slice_0/Dout",
                  "dac_valid_0"
                ]
              },
              "valid_slice_1_Dout": {
                "ports": [
                  "valid_slice_1/Dout",
                  "dac_valid_1"
                ]
              }
            }
          },
          "axi_ad9680_jesd": {
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "rx_phy0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_rx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
              },
              "rx_phy1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_rx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
              },
              "rx_phy2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_rx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
              },
              "rx_phy3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_rx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "irq": {
                "type": "intr",
                "direction": "O"
              },
              "link_clk": {
                "type": "clk",
                "direction": "I"
              },
              "device_clk": {
                "type": "clk",
                "direction": "I"
              },
              "sync": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "sysref": {
                "direction": "I"
              },
              "phy_en_char_align": {
                "direction": "O"
              },
              "rx_eof": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "rx_sof": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "rx_data_tvalid": {
                "direction": "O"
              },
              "rx_data_tdata": {
                "direction": "O",
                "left": "127",
                "right": "0"
              }
            },
            "components": {
              "rx_axi": {
                "vlnv": "analog.com:user:axi_jesd204_rx:1.0",
                "xci_name": "system_rx_axi_0",
                "xci_path": "ip/system_rx_axi_0/system_rx_axi_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9680_jesd/rx_axi",
                "parameters": {
                  "LINK_MODE": {
                    "value": "1"
                  },
                  "NUM_LANES": {
                    "value": "4"
                  },
                  "NUM_LINKS": {
                    "value": "1"
                  }
                }
              },
              "rx": {
                "vlnv": "analog.com:user:jesd204_rx:1.0",
                "xci_name": "system_rx_0",
                "xci_path": "ip/system_rx_0/system_rx_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9680_jesd/rx",
                "parameters": {
                  "LINK_MODE": {
                    "value": "1"
                  },
                  "NUM_LANES": {
                    "value": "4"
                  },
                  "NUM_LINKS": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "rx_axi_rx_cfg": {
                "interface_ports": [
                  "rx_axi/rx_cfg",
                  "rx/rx_cfg"
                ]
              },
              "rx_phy0_1": {
                "interface_ports": [
                  "rx_phy0",
                  "rx/rx_phy0"
                ]
              },
              "rx_phy1_1": {
                "interface_ports": [
                  "rx_phy1",
                  "rx/rx_phy1"
                ]
              },
              "rx_phy2_1": {
                "interface_ports": [
                  "rx_phy2",
                  "rx/rx_phy2"
                ]
              },
              "rx_phy3_1": {
                "interface_ports": [
                  "rx_phy3",
                  "rx/rx_phy3"
                ]
              },
              "rx_rx_event": {
                "interface_ports": [
                  "rx/rx_event",
                  "rx_axi/rx_event"
                ]
              },
              "rx_rx_ilas_config": {
                "interface_ports": [
                  "rx/rx_ilas_config",
                  "rx_axi/rx_ilas_config"
                ]
              },
              "rx_rx_status": {
                "interface_ports": [
                  "rx/rx_status",
                  "rx_axi/rx_status"
                ]
              },
              "s_axi_1": {
                "interface_ports": [
                  "s_axi",
                  "rx_axi/s_axi"
                ]
              }
            },
            "nets": {
              "device_clk_1": {
                "ports": [
                  "device_clk",
                  "rx_axi/device_clk",
                  "rx/device_clk"
                ]
              },
              "link_clk_1": {
                "ports": [
                  "link_clk",
                  "rx_axi/core_clk",
                  "rx/clk"
                ]
              },
              "rx_axi_core_reset": {
                "ports": [
                  "rx_axi/core_reset",
                  "rx/reset"
                ]
              },
              "rx_axi_device_reset": {
                "ports": [
                  "rx_axi/device_reset",
                  "rx/device_reset"
                ]
              },
              "rx_axi_irq": {
                "ports": [
                  "rx_axi/irq",
                  "irq"
                ]
              },
              "rx_phy_en_char_align": {
                "ports": [
                  "rx/phy_en_char_align",
                  "phy_en_char_align"
                ]
              },
              "rx_rx_data": {
                "ports": [
                  "rx/rx_data",
                  "rx_data_tdata"
                ]
              },
              "rx_rx_eof": {
                "ports": [
                  "rx/rx_eof",
                  "rx_eof"
                ]
              },
              "rx_rx_sof": {
                "ports": [
                  "rx/rx_sof",
                  "rx_sof"
                ]
              },
              "rx_rx_valid": {
                "ports": [
                  "rx/rx_valid",
                  "rx_data_tvalid"
                ]
              },
              "rx_sync": {
                "ports": [
                  "rx/sync",
                  "sync"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "rx_axi/s_axi_aclk"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "rx_axi/s_axi_aresetn"
                ]
              },
              "sysref_1": {
                "ports": [
                  "sysref",
                  "rx/sysref"
                ]
              }
            }
          },
          "axi_ad9680_offload": {
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "MAXI_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "m_axis_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "init_req": {
                "direction": "I"
              },
              "sync_ext": {
                "direction": "I"
              },
              "s_axis_valid": {
                "direction": "I"
              },
              "s_axis_data": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "m_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "m_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "ddr_calib_done": {
                "direction": "I"
              }
            },
            "components": {
              "i_data_offload": {
                "vlnv": "analog.com:user:data_offload:1.0",
                "xci_name": "system_i_data_offload_1",
                "xci_path": "ip/system_i_data_offload_1/system_i_data_offload_1.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9680_offload/i_data_offload",
                "parameters": {
                  "DST_DATA_WIDTH": {
                    "value": "128"
                  },
                  "MEM_SIZE_LOG2": {
                    "value": "30"
                  },
                  "MEM_TYPE": {
                    "value": "1"
                  },
                  "SRC_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SYNC_EXT_ADD_INTERNAL_CDC": {
                    "value": "true"
                  },
                  "TX_OR_RXN_PATH": {
                    "value": "0"
                  }
                }
              },
              "storage_unit": {
                "vlnv": "analog.com:user:util_hbm:1.0",
                "xci_name": "system_storage_unit_1",
                "xci_path": "ip/system_storage_unit_1/system_storage_unit_1.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9680_offload/storage_unit",
                "parameters": {
                  "AXI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "AXI_PROTOCOL": {
                    "value": "0"
                  },
                  "DST_DATA_WIDTH": {
                    "value": "128"
                  },
                  "LENGTH_WIDTH": {
                    "value": "30"
                  },
                  "MEM_TYPE": {
                    "value": "1"
                  },
                  "NUM_M": {
                    "value": "1"
                  },
                  "SRC_DATA_WIDTH": {
                    "value": "128"
                  },
                  "TX_RX_N": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "MAXI_0": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "MAXI_0",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0x3FFFFFFF",
                      "width": "30"
                    }
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "MAXI_0": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "MAXI_0",
                  "storage_unit/MAXI_0"
                ]
              },
              "i_data_offload_m_axis": {
                "interface_ports": [
                  "m_axis",
                  "i_data_offload/m_axis"
                ]
              },
              "i_data_offload_m_storage_axis": {
                "interface_ports": [
                  "storage_unit/s_axis",
                  "i_data_offload/m_storage_axis"
                ]
              },
              "i_data_offload_rd_ctrl": {
                "interface_ports": [
                  "storage_unit/rd_ctrl",
                  "i_data_offload/rd_ctrl"
                ]
              },
              "i_data_offload_wr_ctrl": {
                "interface_ports": [
                  "storage_unit/wr_ctrl",
                  "i_data_offload/wr_ctrl"
                ]
              },
              "s_axi_1": {
                "interface_ports": [
                  "s_axi",
                  "i_data_offload/s_axi"
                ]
              },
              "s_axis_1": {
                "interface_ports": [
                  "s_axis",
                  "i_data_offload/s_axis"
                ]
              },
              "storage_unit_m_axis": {
                "interface_ports": [
                  "storage_unit/m_axis",
                  "i_data_offload/s_storage_axis"
                ]
              }
            },
            "nets": {
              "ddr_calib_done_1": {
                "ports": [
                  "ddr_calib_done",
                  "i_data_offload/ddr_calib_done"
                ]
              },
              "init_req_1": {
                "ports": [
                  "init_req",
                  "i_data_offload/init_req"
                ]
              },
              "m_axi_aclk_1": {
                "ports": [
                  "m_axi_aclk",
                  "storage_unit/m_axi_aclk"
                ]
              },
              "m_axi_aresetn_1": {
                "ports": [
                  "m_axi_aresetn",
                  "storage_unit/m_axi_aresetn"
                ]
              },
              "m_axis_aclk_1": {
                "ports": [
                  "m_axis_aclk",
                  "storage_unit/m_axis_aclk",
                  "i_data_offload/m_axis_aclk"
                ]
              },
              "m_axis_aresetn_1": {
                "ports": [
                  "m_axis_aresetn",
                  "storage_unit/m_axis_aresetn",
                  "i_data_offload/m_axis_aresetn"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "i_data_offload/s_axi_aclk"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "i_data_offload/s_axi_aresetn"
                ]
              },
              "s_axis_aclk_1": {
                "ports": [
                  "s_axis_aclk",
                  "storage_unit/s_axis_aclk",
                  "i_data_offload/s_axis_aclk"
                ]
              },
              "s_axis_aresetn_1": {
                "ports": [
                  "s_axis_aresetn",
                  "storage_unit/s_axis_aresetn",
                  "i_data_offload/s_axis_aresetn"
                ]
              },
              "s_axis_data_1": {
                "ports": [
                  "s_axis_data",
                  "i_data_offload/s_axis_data"
                ]
              },
              "s_axis_valid_1": {
                "ports": [
                  "s_axis_valid",
                  "i_data_offload/s_axis_valid"
                ]
              },
              "sync_ext_1": {
                "ports": [
                  "sync_ext",
                  "i_data_offload/sync_ext"
                ]
              }
            }
          },
          "axi_ad9144_offload": {
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "m_axis_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "init_req": {
                "direction": "I"
              },
              "sync_ext": {
                "direction": "I"
              }
            },
            "components": {
              "i_data_offload": {
                "vlnv": "analog.com:user:data_offload:1.0",
                "xci_name": "system_i_data_offload_0",
                "xci_path": "ip/system_i_data_offload_0/system_i_data_offload_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9144_offload/i_data_offload",
                "parameters": {
                  "DST_CYCLIC_EN": {
                    "value": "true"
                  },
                  "DST_DATA_WIDTH": {
                    "value": "128"
                  },
                  "MEM_SIZE_LOG2": {
                    "value": "20"
                  },
                  "MEM_TYPE": {
                    "value": "0"
                  },
                  "SRC_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SYNC_EXT_ADD_INTERNAL_CDC": {
                    "value": "true"
                  },
                  "TX_OR_RXN_PATH": {
                    "value": "1"
                  }
                }
              },
              "storage_unit": {
                "vlnv": "analog.com:user:util_do_ram:1.0",
                "xci_name": "system_storage_unit_0",
                "xci_path": "ip/system_storage_unit_0/system_storage_unit_0.xci",
                "inst_hier_path": "jesd_hier_0/axi_ad9144_offload/storage_unit",
                "parameters": {
                  "DST_DATA_WIDTH": {
                    "value": "128"
                  },
                  "LENGTH_WIDTH": {
                    "value": "20"
                  },
                  "SRC_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              }
            },
            "interface_nets": {
              "i_data_offload_m_axis": {
                "interface_ports": [
                  "m_axis",
                  "i_data_offload/m_axis"
                ]
              },
              "i_data_offload_m_storage_axis": {
                "interface_ports": [
                  "storage_unit/s_axis",
                  "i_data_offload/m_storage_axis"
                ]
              },
              "i_data_offload_rd_ctrl": {
                "interface_ports": [
                  "storage_unit/rd_ctrl",
                  "i_data_offload/rd_ctrl"
                ]
              },
              "i_data_offload_wr_ctrl": {
                "interface_ports": [
                  "storage_unit/wr_ctrl",
                  "i_data_offload/wr_ctrl"
                ]
              },
              "s_axi_1": {
                "interface_ports": [
                  "s_axi",
                  "i_data_offload/s_axi"
                ]
              },
              "s_axis_1": {
                "interface_ports": [
                  "s_axis",
                  "i_data_offload/s_axis"
                ]
              },
              "storage_unit_m_axis": {
                "interface_ports": [
                  "storage_unit/m_axis",
                  "i_data_offload/s_storage_axis"
                ]
              }
            },
            "nets": {
              "init_req_1": {
                "ports": [
                  "init_req",
                  "i_data_offload/init_req"
                ]
              },
              "m_axis_aclk_1": {
                "ports": [
                  "m_axis_aclk",
                  "storage_unit/m_axis_aclk",
                  "i_data_offload/m_axis_aclk"
                ]
              },
              "m_axis_aresetn_1": {
                "ports": [
                  "m_axis_aresetn",
                  "storage_unit/m_axis_aresetn",
                  "i_data_offload/m_axis_aresetn"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "i_data_offload/s_axi_aclk"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "i_data_offload/s_axi_aresetn"
                ]
              },
              "s_axis_aclk_1": {
                "ports": [
                  "s_axis_aclk",
                  "storage_unit/s_axis_aclk",
                  "i_data_offload/s_axis_aclk"
                ]
              },
              "s_axis_aresetn_1": {
                "ports": [
                  "s_axis_aresetn",
                  "storage_unit/s_axis_aresetn",
                  "i_data_offload/s_axis_aresetn"
                ]
              },
              "sync_ext_1": {
                "ports": [
                  "sync_ext",
                  "i_data_offload/sync_ext"
                ]
              }
            }
          },
          "xcvr_hier_0": {
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m_axi": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "up_cm_0": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:if_xcvr_cm:1.0",
                "vlnv": "analog.com:interface:if_xcvr_cm_rtl:1.0"
              },
              "up_ch_0": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
                "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
              },
              "rx_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_rx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
              },
              "tx_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              },
              "up_ch_3": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
                "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
              },
              "rx_1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_rx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
              },
              "tx_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              },
              "up_ch_1": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
                "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
              },
              "rx_2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_rx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
              },
              "tx_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              },
              "up_ch_2": {
                "mode": "Monitor",
                "vlnv_bus_definition": "analog.com:interface:if_xcvr_ch:1.0",
                "vlnv": "analog.com:interface:if_xcvr_ch_rtl:1.0"
              },
              "rx_3": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_rx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0"
              },
              "tx_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:display_jesd204:jesd204_tx_bus:1.0",
                "vlnv": "xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0"
              },
              "s_axi1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "up_clk": {
                "type": "clk",
                "direction": "I"
              },
              "up_rstn": {
                "type": "rst",
                "direction": "I"
              },
              "tx_ref_clk_0": {
                "direction": "I"
              },
              "rx_ref_clk_0": {
                "direction": "I"
              },
              "rx_data_0_p": {
                "direction": "I"
              },
              "rx_data_0_n": {
                "direction": "I"
              },
              "rx_clk_0": {
                "type": "clk",
                "direction": "O"
              },
              "rx_calign_1": {
                "direction": "I"
              },
              "tx_data_0_p": {
                "direction": "O"
              },
              "tx_data_0_n": {
                "direction": "O"
              },
              "slowest_sync_clk": {
                "type": "clk",
                "direction": "O"
              },
              "rx_data_1_p": {
                "direction": "I"
              },
              "rx_data_1_n": {
                "direction": "I"
              },
              "tx_data_1_p": {
                "direction": "O"
              },
              "tx_data_1_n": {
                "direction": "O"
              },
              "rx_data_2_p": {
                "direction": "I"
              },
              "rx_data_2_n": {
                "direction": "I"
              },
              "tx_data_2_p": {
                "direction": "O"
              },
              "tx_data_2_n": {
                "direction": "O"
              },
              "rx_data_3_p": {
                "direction": "I"
              },
              "rx_data_3_n": {
                "direction": "I"
              },
              "tx_data_3_p": {
                "direction": "O"
              },
              "tx_data_3_n": {
                "direction": "O"
              }
            },
            "components": {
              "axi_ad9680_xcvr": {
                "vlnv": "analog.com:user:axi_adxcvr:1.0",
                "xci_name": "system_axi_ad9680_xcvr_0",
                "xci_path": "ip/system_axi_ad9680_xcvr_0/system_axi_ad9680_xcvr_0.xci",
                "inst_hier_path": "jesd_hier_0/xcvr_hier_0/axi_ad9680_xcvr",
                "parameters": {
                  "NUM_OF_LANES": {
                    "value": "4"
                  },
                  "QPLL_ENABLE": {
                    "value": "0"
                  },
                  "TX_OR_RX_N": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "m_axi": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "m_axi",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    },
                    "parameters": {
                      "master_id": {
                        "value": "2"
                      }
                    }
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "m_axi": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                }
              },
              "util_daq2_xcvr": {
                "vlnv": "analog.com:user:util_adxcvr:1.0",
                "xci_name": "system_util_daq2_xcvr_0",
                "xci_path": "ip/system_util_daq2_xcvr_0/system_util_daq2_xcvr_0.xci",
                "inst_hier_path": "jesd_hier_0/xcvr_hier_0/util_daq2_xcvr",
                "parameters": {
                  "QPLL_FBDIV": {
                    "value": "0x030"
                  },
                  "QPLL_FBDIV_RATIO": {
                    "value": "1"
                  },
                  "QPLL_REFCLK_DIV": {
                    "value": "1"
                  },
                  "RX_CDR_CFG": {
                    "value": "0x0B000023FF10400020"
                  },
                  "RX_DFE_LPM_CFG": {
                    "value": "0x0104"
                  },
                  "RX_NUM_OF_LANES": {
                    "value": "4"
                  },
                  "RX_OUT_DIV": {
                    "value": "1"
                  },
                  "TX_NUM_OF_LANES": {
                    "value": "4"
                  },
                  "TX_OUT_DIV": {
                    "value": "1"
                  }
                }
              },
              "axi_ad9144_xcvr": {
                "vlnv": "analog.com:user:axi_adxcvr:1.0",
                "xci_name": "system_axi_ad9144_xcvr_0",
                "xci_path": "ip/system_axi_ad9144_xcvr_0/system_axi_ad9144_xcvr_0.xci",
                "inst_hier_path": "jesd_hier_0/xcvr_hier_0/axi_ad9144_xcvr",
                "parameters": {
                  "NUM_OF_LANES": {
                    "value": "4"
                  },
                  "QPLL_ENABLE": {
                    "value": "1"
                  },
                  "TX_OR_RX_N": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_ad9144_jesd_tx_phy0": {
                "interface_ports": [
                  "tx_0",
                  "util_daq2_xcvr/tx_0"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "axi_ad9144_jesd_tx_phy1": {
                "interface_ports": [
                  "tx_2",
                  "util_daq2_xcvr/tx_2"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "axi_ad9144_jesd_tx_phy2": {
                "interface_ports": [
                  "tx_3",
                  "util_daq2_xcvr/tx_3"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "axi_ad9144_jesd_tx_phy3": {
                "interface_ports": [
                  "tx_1",
                  "util_daq2_xcvr/tx_1"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "axi_ad9144_xcvr_up_ch_0": {
                "interface_ports": [
                  "axi_ad9144_xcvr/up_ch_0",
                  "util_daq2_xcvr/up_tx_0",
                  "up_ch_0"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "axi_ad9144_xcvr_up_ch_1": {
                "interface_ports": [
                  "axi_ad9144_xcvr/up_ch_1",
                  "util_daq2_xcvr/up_tx_2",
                  "up_ch_1"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "axi_ad9144_xcvr_up_ch_2": {
                "interface_ports": [
                  "axi_ad9144_xcvr/up_ch_2",
                  "util_daq2_xcvr/up_tx_3",
                  "up_ch_2"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "axi_ad9144_xcvr_up_ch_3": {
                "interface_ports": [
                  "axi_ad9144_xcvr/up_ch_3",
                  "util_daq2_xcvr/up_tx_1",
                  "up_ch_3"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "axi_ad9144_xcvr_up_cm_0": {
                "interface_ports": [
                  "axi_ad9144_xcvr/up_cm_0",
                  "util_daq2_xcvr/up_cm_0",
                  "up_cm_0"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "axi_ad9680_xcvr_m_axi": {
                "interface_ports": [
                  "m_axi",
                  "axi_ad9680_xcvr/m_axi"
                ]
              },
              "axi_ad9680_xcvr_up_ch_0": {
                "interface_ports": [
                  "axi_ad9680_xcvr/up_ch_0",
                  "util_daq2_xcvr/up_rx_0"
                ]
              },
              "axi_ad9680_xcvr_up_ch_1": {
                "interface_ports": [
                  "axi_ad9680_xcvr/up_ch_1",
                  "util_daq2_xcvr/up_rx_1"
                ]
              },
              "axi_ad9680_xcvr_up_ch_2": {
                "interface_ports": [
                  "axi_ad9680_xcvr/up_ch_2",
                  "util_daq2_xcvr/up_rx_2"
                ]
              },
              "axi_ad9680_xcvr_up_ch_3": {
                "interface_ports": [
                  "axi_ad9680_xcvr/up_ch_3",
                  "util_daq2_xcvr/up_rx_3"
                ]
              },
              "axi_ad9680_xcvr_up_es_0": {
                "interface_ports": [
                  "axi_ad9680_xcvr/up_es_0",
                  "util_daq2_xcvr/up_es_0"
                ]
              },
              "axi_ad9680_xcvr_up_es_1": {
                "interface_ports": [
                  "axi_ad9680_xcvr/up_es_1",
                  "util_daq2_xcvr/up_es_1"
                ]
              },
              "axi_ad9680_xcvr_up_es_2": {
                "interface_ports": [
                  "axi_ad9680_xcvr/up_es_2",
                  "util_daq2_xcvr/up_es_2"
                ]
              },
              "axi_ad9680_xcvr_up_es_3": {
                "interface_ports": [
                  "axi_ad9680_xcvr/up_es_3",
                  "util_daq2_xcvr/up_es_3"
                ]
              },
              "axi_cpu_interconnect_M06_AXI": {
                "interface_ports": [
                  "s_axi1",
                  "axi_ad9144_xcvr/s_axi"
                ]
              },
              "axi_cpu_interconnect_M11_AXI": {
                "interface_ports": [
                  "s_axi",
                  "axi_ad9680_xcvr/s_axi"
                ]
              },
              "util_daq2_xcvr_rx_0": {
                "interface_ports": [
                  "rx_0",
                  "util_daq2_xcvr/rx_0"
                ]
              },
              "util_daq2_xcvr_rx_1": {
                "interface_ports": [
                  "rx_1",
                  "util_daq2_xcvr/rx_1"
                ]
              },
              "util_daq2_xcvr_rx_2": {
                "interface_ports": [
                  "rx_2",
                  "util_daq2_xcvr/rx_2"
                ]
              },
              "util_daq2_xcvr_rx_3": {
                "interface_ports": [
                  "rx_3",
                  "util_daq2_xcvr/rx_3"
                ]
              }
            },
            "nets": {
              "axi_ad9144_xcvr_up_pll_rst": {
                "ports": [
                  "axi_ad9144_xcvr/up_pll_rst",
                  "util_daq2_xcvr/up_qpll_rst_0"
                ]
              },
              "axi_ad9680_jesd_phy_en_char_align": {
                "ports": [
                  "rx_calign_1",
                  "util_daq2_xcvr/rx_calign_1",
                  "util_daq2_xcvr/rx_calign_2",
                  "util_daq2_xcvr/rx_calign_3",
                  "util_daq2_xcvr/rx_calign_0"
                ]
              },
              "axi_ad9680_xcvr_up_pll_rst": {
                "ports": [
                  "axi_ad9680_xcvr/up_pll_rst",
                  "util_daq2_xcvr/up_cpll_rst_0",
                  "util_daq2_xcvr/up_cpll_rst_1",
                  "util_daq2_xcvr/up_cpll_rst_2",
                  "util_daq2_xcvr/up_cpll_rst_3"
                ]
              },
              "rx_data_0_n_1": {
                "ports": [
                  "rx_data_0_n",
                  "util_daq2_xcvr/rx_0_n"
                ]
              },
              "rx_data_0_p_1": {
                "ports": [
                  "rx_data_0_p",
                  "util_daq2_xcvr/rx_0_p"
                ]
              },
              "rx_data_1_n_1": {
                "ports": [
                  "rx_data_1_n",
                  "util_daq2_xcvr/rx_1_n"
                ]
              },
              "rx_data_1_p_1": {
                "ports": [
                  "rx_data_1_p",
                  "util_daq2_xcvr/rx_1_p"
                ]
              },
              "rx_data_2_n_1": {
                "ports": [
                  "rx_data_2_n",
                  "util_daq2_xcvr/rx_2_n"
                ]
              },
              "rx_data_2_p_1": {
                "ports": [
                  "rx_data_2_p",
                  "util_daq2_xcvr/rx_2_p"
                ]
              },
              "rx_data_3_n_1": {
                "ports": [
                  "rx_data_3_n",
                  "util_daq2_xcvr/rx_3_n"
                ]
              },
              "rx_data_3_p_1": {
                "ports": [
                  "rx_data_3_p",
                  "util_daq2_xcvr/rx_3_p"
                ]
              },
              "rx_ref_clk_0_1": {
                "ports": [
                  "rx_ref_clk_0",
                  "util_daq2_xcvr/cpll_ref_clk_1",
                  "util_daq2_xcvr/cpll_ref_clk_2",
                  "util_daq2_xcvr/cpll_ref_clk_3",
                  "util_daq2_xcvr/cpll_ref_clk_0"
                ]
              },
              "sys_cpu_clk": {
                "ports": [
                  "up_clk",
                  "util_daq2_xcvr/up_clk",
                  "axi_ad9144_xcvr/s_axi_aclk",
                  "axi_ad9680_xcvr/s_axi_aclk"
                ]
              },
              "sys_cpu_resetn": {
                "ports": [
                  "up_rstn",
                  "util_daq2_xcvr/up_rstn",
                  "axi_ad9144_xcvr/s_axi_aresetn",
                  "axi_ad9680_xcvr/s_axi_aresetn"
                ]
              },
              "tx_ref_clk_0_1": {
                "ports": [
                  "tx_ref_clk_0",
                  "util_daq2_xcvr/qpll_ref_clk_0"
                ]
              },
              "util_daq2_xcvr_rx_out_clk_0": {
                "ports": [
                  "util_daq2_xcvr/rx_out_clk_0",
                  "rx_clk_0",
                  "util_daq2_xcvr/rx_clk_0",
                  "util_daq2_xcvr/rx_clk_1",
                  "util_daq2_xcvr/rx_clk_2",
                  "util_daq2_xcvr/rx_clk_3"
                ]
              },
              "util_daq2_xcvr_tx_0_n": {
                "ports": [
                  "util_daq2_xcvr/tx_0_n",
                  "tx_data_0_n"
                ]
              },
              "util_daq2_xcvr_tx_0_p": {
                "ports": [
                  "util_daq2_xcvr/tx_0_p",
                  "tx_data_0_p"
                ]
              },
              "util_daq2_xcvr_tx_1_n": {
                "ports": [
                  "util_daq2_xcvr/tx_1_n",
                  "tx_data_1_n"
                ]
              },
              "util_daq2_xcvr_tx_1_p": {
                "ports": [
                  "util_daq2_xcvr/tx_1_p",
                  "tx_data_1_p"
                ]
              },
              "util_daq2_xcvr_tx_2_n": {
                "ports": [
                  "util_daq2_xcvr/tx_2_n",
                  "tx_data_2_n"
                ]
              },
              "util_daq2_xcvr_tx_2_p": {
                "ports": [
                  "util_daq2_xcvr/tx_2_p",
                  "tx_data_2_p"
                ]
              },
              "util_daq2_xcvr_tx_3_n": {
                "ports": [
                  "util_daq2_xcvr/tx_3_n",
                  "tx_data_3_n"
                ]
              },
              "util_daq2_xcvr_tx_3_p": {
                "ports": [
                  "util_daq2_xcvr/tx_3_p",
                  "tx_data_3_p"
                ]
              },
              "util_daq2_xcvr_tx_out_clk_0": {
                "ports": [
                  "util_daq2_xcvr/tx_out_clk_0",
                  "slowest_sync_clk",
                  "util_daq2_xcvr/tx_clk_0",
                  "util_daq2_xcvr/tx_clk_2",
                  "util_daq2_xcvr/tx_clk_3",
                  "util_daq2_xcvr/tx_clk_1"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn": {
            "interface_ports": [
              "tx_ilas_config",
              "axi_ad9144_jesd/tx_ilas_config"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Conn1": {
            "interface_ports": [
              "tx_cfg",
              "axi_ad9144_jesd/tx_cfg"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Conn2": {
            "interface_ports": [
              "tx_ctrl",
              "axi_ad9144_jesd/tx_ctrl"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Conn3": {
            "interface_ports": [
              "tx_event",
              "axi_ad9144_jesd/tx_event"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Conn4": {
            "interface_ports": [
              "tx_status",
              "axi_ad9144_jesd/tx_status"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_jesd_tx_phy0": {
            "interface_ports": [
              "axi_ad9144_jesd/tx_phy0",
              "xcvr_hier_0/tx_0",
              "tx_phy0"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_jesd_tx_phy1": {
            "interface_ports": [
              "axi_ad9144_jesd/tx_phy1",
              "xcvr_hier_0/tx_2",
              "tx_phy1"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_jesd_tx_phy2": {
            "interface_ports": [
              "axi_ad9144_jesd/tx_phy2",
              "xcvr_hier_0/tx_3",
              "tx_phy2"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_jesd_tx_phy3": {
            "interface_ports": [
              "axi_ad9144_jesd/tx_phy3",
              "xcvr_hier_0/tx_1",
              "tx_phy3"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_offload_m_axis": {
            "interface_ports": [
              "axi_ad9144_upack/s_axis",
              "axi_ad9144_offload/m_axis"
            ]
          },
          "axi_ad9144_xcvr_up_ch_0": {
            "interface_ports": [
              "up_tx_0",
              "xcvr_hier_0/up_ch_0"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_xcvr_up_ch_1": {
            "interface_ports": [
              "up_tx_2",
              "xcvr_hier_0/up_ch_1"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_xcvr_up_ch_2": {
            "interface_ports": [
              "up_tx_3",
              "xcvr_hier_0/up_ch_2"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_xcvr_up_ch_3": {
            "interface_ports": [
              "up_tx_1",
              "xcvr_hier_0/up_ch_3"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9144_xcvr_up_cm_0": {
            "interface_ports": [
              "up_cm_0",
              "xcvr_hier_0/up_cm_0"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_ad9680_offload_MAXI_0": {
            "interface_ports": [
              "MAXI_0",
              "axi_ad9680_offload/MAXI_0"
            ]
          },
          "axi_ad9680_offload_m_axis": {
            "interface_ports": [
              "m_axis",
              "axi_ad9680_offload/m_axis"
            ]
          },
          "axi_ad9680_xcvr_m_axi": {
            "interface_ports": [
              "m_axi",
              "xcvr_hier_0/m_axi"
            ]
          },
          "axi_cpu_interconnect_M06_AXI": {
            "interface_ports": [
              "s_axi1",
              "xcvr_hier_0/s_axi1"
            ]
          },
          "axi_cpu_interconnect_M07_AXI": {
            "interface_ports": [
              "s_axi4",
              "axi_ad9144_tpl/s_axi"
            ]
          },
          "axi_cpu_interconnect_M08_AXI": {
            "interface_ports": [
              "s_axi3",
              "axi_ad9144_jesd/s_axi"
            ]
          },
          "axi_cpu_interconnect_M10_AXI": {
            "interface_ports": [
              "s_axi7",
              "axi_ad9144_offload/s_axi"
            ]
          },
          "axi_cpu_interconnect_M11_AXI": {
            "interface_ports": [
              "s_axi",
              "xcvr_hier_0/s_axi"
            ]
          },
          "axi_cpu_interconnect_M12_AXI": {
            "interface_ports": [
              "s_axi2",
              "axi_ad9680_tpl/s_axi"
            ]
          },
          "axi_cpu_interconnect_M13_AXI": {
            "interface_ports": [
              "s_axi5",
              "axi_ad9680_jesd/s_axi"
            ]
          },
          "axi_cpu_interconnect_M15_AXI": {
            "interface_ports": [
              "s_axi6",
              "axi_ad9680_offload/s_axi"
            ]
          },
          "s_axis_1": {
            "interface_ports": [
              "s_axis",
              "axi_ad9144_offload/s_axis"
            ]
          },
          "tx_data_1": {
            "interface_ports": [
              "axi_ad9144_jesd/tx_data",
              "axi_ad9144_tpl/link"
            ]
          },
          "util_daq2_xcvr_rx_0": {
            "interface_ports": [
              "xcvr_hier_0/rx_0",
              "axi_ad9680_jesd/rx_phy0"
            ]
          },
          "util_daq2_xcvr_rx_1": {
            "interface_ports": [
              "xcvr_hier_0/rx_1",
              "axi_ad9680_jesd/rx_phy1"
            ]
          },
          "util_daq2_xcvr_rx_2": {
            "interface_ports": [
              "xcvr_hier_0/rx_2",
              "axi_ad9680_jesd/rx_phy2"
            ]
          },
          "util_daq2_xcvr_rx_3": {
            "interface_ports": [
              "xcvr_hier_0/rx_3",
              "axi_ad9680_jesd/rx_phy3"
            ]
          }
        },
        "nets": {
          "GND_1_dout": {
            "ports": [
              "sync_ext",
              "axi_ad9144_offload/sync_ext",
              "axi_ad9680_offload/sync_ext"
            ]
          },
          "adc_dovf_1": {
            "ports": [
              "axi_ad9680_cpack/fifo_wr_overflow",
              "axi_ad9680_tpl/adc_dovf"
            ]
          },
          "axi_ad9144_jesd_irq": {
            "ports": [
              "axi_ad9144_jesd/irq",
              "irq"
            ]
          },
          "axi_ad9144_jesd_rstgen_peripheral_aresetn": {
            "ports": [
              "axi_ad9144_jesd_rstgen/peripheral_aresetn",
              "axi_ad9144_offload/m_axis_aresetn"
            ]
          },
          "axi_ad9144_jesd_rstgen_peripheral_reset": {
            "ports": [
              "axi_ad9144_jesd_rstgen/peripheral_reset",
              "axi_ad9144_upack/reset"
            ]
          },
          "axi_ad9144_tpl_dac_enable_0": {
            "ports": [
              "axi_ad9144_tpl/dac_enable_0",
              "axi_ad9144_upack/enable_0"
            ]
          },
          "axi_ad9144_tpl_dac_enable_1": {
            "ports": [
              "axi_ad9144_tpl/dac_enable_1",
              "axi_ad9144_upack/enable_1"
            ]
          },
          "axi_ad9144_tpl_dac_valid_0": {
            "ports": [
              "axi_ad9144_tpl/dac_valid_0",
              "axi_ad9144_upack/fifo_rd_en"
            ]
          },
          "axi_ad9680_cpack_packed_fifo_wr_data": {
            "ports": [
              "axi_ad9680_cpack/packed_fifo_wr_data",
              "axi_ad9680_offload/s_axis_data"
            ]
          },
          "axi_ad9680_cpack_packed_fifo_wr_en": {
            "ports": [
              "axi_ad9680_cpack/packed_fifo_wr_en",
              "axi_ad9680_offload/s_axis_valid"
            ]
          },
          "axi_ad9680_jesd_irq": {
            "ports": [
              "axi_ad9680_jesd/irq",
              "irq1"
            ]
          },
          "axi_ad9680_jesd_phy_en_char_align": {
            "ports": [
              "axi_ad9680_jesd/phy_en_char_align",
              "xcvr_hier_0/rx_calign_1"
            ]
          },
          "axi_ad9680_jesd_rstgen_peripheral_aresetn": {
            "ports": [
              "axi_ad9680_jesd_rstgen/peripheral_aresetn",
              "axi_ad9680_offload/s_axis_aresetn"
            ]
          },
          "axi_ad9680_jesd_rstgen_peripheral_reset": {
            "ports": [
              "axi_ad9680_jesd_rstgen/peripheral_reset",
              "axi_ad9680_cpack/reset"
            ]
          },
          "axi_ad9680_jesd_rx_data_tdata": {
            "ports": [
              "axi_ad9680_jesd/rx_data_tdata",
              "axi_ad9680_tpl/link_data"
            ]
          },
          "axi_ad9680_jesd_rx_data_tvalid": {
            "ports": [
              "axi_ad9680_jesd/rx_data_tvalid",
              "axi_ad9680_tpl/link_valid"
            ]
          },
          "axi_ad9680_jesd_rx_sof": {
            "ports": [
              "axi_ad9680_jesd/rx_sof",
              "axi_ad9680_tpl/link_sof"
            ]
          },
          "axi_ad9680_jesd_sync": {
            "ports": [
              "axi_ad9680_jesd/sync",
              "rx_sync_0"
            ]
          },
          "axi_ad9680_tpl_adc_data_0": {
            "ports": [
              "axi_ad9680_tpl/adc_data_0",
              "axi_ad9680_cpack/fifo_wr_data_0"
            ]
          },
          "axi_ad9680_tpl_adc_data_1": {
            "ports": [
              "axi_ad9680_tpl/adc_data_1",
              "axi_ad9680_cpack/fifo_wr_data_1"
            ]
          },
          "axi_ad9680_tpl_adc_enable_0": {
            "ports": [
              "axi_ad9680_tpl/adc_enable_0",
              "axi_ad9680_cpack/enable_0"
            ]
          },
          "axi_ad9680_tpl_adc_enable_1": {
            "ports": [
              "axi_ad9680_tpl/adc_enable_1",
              "axi_ad9680_cpack/enable_1"
            ]
          },
          "axi_ad9680_tpl_adc_valid_0": {
            "ports": [
              "axi_ad9680_tpl/adc_valid_0",
              "axi_ad9680_cpack/fifo_wr_en"
            ]
          },
          "axi_ddr_cntrl_init_calib_complete": {
            "ports": [
              "ddr_calib_done",
              "axi_ad9680_offload/ddr_calib_done"
            ]
          },
          "axi_ddr_cntrl_ui_clk": {
            "ports": [
              "m_axi_aclk",
              "axi_ad9680_offload/m_axi_aclk"
            ]
          },
          "axi_rstgen_peripheral_aresetn": {
            "ports": [
              "m_axi_aresetn",
              "axi_ad9680_offload/m_axi_aresetn"
            ]
          },
          "dac_data_0_1": {
            "ports": [
              "axi_ad9144_upack/fifo_rd_data_0",
              "axi_ad9144_tpl/dac_data_0"
            ]
          },
          "dac_data_1_1": {
            "ports": [
              "axi_ad9144_upack/fifo_rd_data_1",
              "axi_ad9144_tpl/dac_data_1"
            ]
          },
          "dac_dunf_1": {
            "ports": [
              "axi_ad9144_upack/fifo_rd_underflow",
              "axi_ad9144_tpl/dac_dunf"
            ]
          },
          "init_req_1": {
            "ports": [
              "init_req1",
              "axi_ad9144_offload/init_req"
            ]
          },
          "init_req_2": {
            "ports": [
              "init_req",
              "axi_ad9680_offload/init_req"
            ]
          },
          "rx_data_0_n_1": {
            "ports": [
              "rx_data_0_n",
              "xcvr_hier_0/rx_data_0_n"
            ]
          },
          "rx_data_0_p_1": {
            "ports": [
              "rx_data_0_p",
              "xcvr_hier_0/rx_data_0_p"
            ]
          },
          "rx_data_1_n_1": {
            "ports": [
              "rx_data_1_n",
              "xcvr_hier_0/rx_data_1_n"
            ]
          },
          "rx_data_1_p_1": {
            "ports": [
              "rx_data_1_p",
              "xcvr_hier_0/rx_data_1_p"
            ]
          },
          "rx_data_2_n_1": {
            "ports": [
              "rx_data_2_n",
              "xcvr_hier_0/rx_data_2_n"
            ]
          },
          "rx_data_2_p_1": {
            "ports": [
              "rx_data_2_p",
              "xcvr_hier_0/rx_data_2_p"
            ]
          },
          "rx_data_3_n_1": {
            "ports": [
              "rx_data_3_n",
              "xcvr_hier_0/rx_data_3_n"
            ]
          },
          "rx_data_3_p_1": {
            "ports": [
              "rx_data_3_p",
              "xcvr_hier_0/rx_data_3_p"
            ]
          },
          "rx_ref_clk_0_1": {
            "ports": [
              "rx_ref_clk_0",
              "xcvr_hier_0/rx_ref_clk_0"
            ]
          },
          "sync_1": {
            "ports": [
              "tx_sync_0",
              "axi_ad9144_jesd/sync"
            ]
          },
          "sys_cpu_clk": {
            "ports": [
              "up_clk",
              "axi_ad9144_offload/s_axi_aclk",
              "axi_ad9144_offload/s_axis_aclk",
              "axi_ad9680_offload/s_axi_aclk",
              "axi_ad9680_offload/m_axis_aclk",
              "axi_ad9144_tpl/s_axi_aclk",
              "axi_ad9144_jesd/s_axi_aclk",
              "axi_ad9680_tpl/s_axi_aclk",
              "axi_ad9680_jesd/s_axi_aclk",
              "xcvr_hier_0/up_clk"
            ]
          },
          "sys_cpu_resetn": {
            "ports": [
              "up_rstn",
              "axi_ad9144_jesd_rstgen/ext_reset_in",
              "axi_ad9144_offload/s_axi_aresetn",
              "axi_ad9144_offload/s_axis_aresetn",
              "axi_ad9680_jesd_rstgen/ext_reset_in",
              "axi_ad9680_offload/s_axi_aresetn",
              "axi_ad9680_offload/m_axis_aresetn",
              "axi_ad9144_tpl/s_axi_aresetn",
              "axi_ad9144_jesd/s_axi_aresetn",
              "axi_ad9680_tpl/s_axi_aresetn",
              "axi_ad9680_jesd/s_axi_aresetn",
              "xcvr_hier_0/up_rstn"
            ]
          },
          "sysref_1": {
            "ports": [
              "tx_sysref_0",
              "axi_ad9144_jesd/sysref"
            ]
          },
          "sysref_2": {
            "ports": [
              "rx_sysref_0",
              "axi_ad9680_jesd/sysref"
            ]
          },
          "tx_ref_clk_0_1": {
            "ports": [
              "tx_ref_clk_0",
              "xcvr_hier_0/tx_ref_clk_0"
            ]
          },
          "util_daq2_xcvr_rx_out_clk_0": {
            "ports": [
              "xcvr_hier_0/rx_clk_0",
              "axi_ad9680_jesd_rstgen/slowest_sync_clk",
              "axi_ad9680_jesd/device_clk",
              "axi_ad9680_jesd/link_clk",
              "axi_ad9680_tpl/link_clk",
              "axi_ad9680_cpack/clk",
              "axi_ad9680_offload/s_axis_aclk"
            ]
          },
          "util_daq2_xcvr_tx_0_n": {
            "ports": [
              "xcvr_hier_0/tx_data_0_n",
              "tx_data_0_n"
            ]
          },
          "util_daq2_xcvr_tx_0_p": {
            "ports": [
              "xcvr_hier_0/tx_data_0_p",
              "tx_data_0_p"
            ]
          },
          "util_daq2_xcvr_tx_1_n": {
            "ports": [
              "xcvr_hier_0/tx_data_1_n",
              "tx_data_1_n"
            ]
          },
          "util_daq2_xcvr_tx_1_p": {
            "ports": [
              "xcvr_hier_0/tx_data_1_p",
              "tx_data_1_p"
            ]
          },
          "util_daq2_xcvr_tx_2_n": {
            "ports": [
              "xcvr_hier_0/tx_data_2_n",
              "tx_data_2_n"
            ]
          },
          "util_daq2_xcvr_tx_2_p": {
            "ports": [
              "xcvr_hier_0/tx_data_2_p",
              "tx_data_2_p"
            ]
          },
          "util_daq2_xcvr_tx_3_n": {
            "ports": [
              "xcvr_hier_0/tx_data_3_n",
              "tx_data_3_n"
            ]
          },
          "util_daq2_xcvr_tx_3_p": {
            "ports": [
              "xcvr_hier_0/tx_data_3_p",
              "tx_data_3_p"
            ]
          },
          "util_daq2_xcvr_tx_out_clk_0": {
            "ports": [
              "xcvr_hier_0/slowest_sync_clk",
              "slowest_sync_clk",
              "axi_ad9144_jesd_rstgen/slowest_sync_clk",
              "axi_ad9144_jesd/device_clk",
              "axi_ad9144_jesd/link_clk",
              "axi_ad9144_tpl/link_clk",
              "axi_ad9144_upack/clk",
              "axi_ad9144_offload/m_axis_aclk"
            ]
          }
        }
      },
      "aux_hier_0": {
        "interface_ports": {
          "ddr3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "sys_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "s_axi1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "iic_main": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "s_axi4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "dma_ack": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "dma_req": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axi5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "vdma_clk": {
            "type": "clk",
            "direction": "I"
          },
          "device_temp_i": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "ui_clk": {
            "type": "clk",
            "direction": "O"
          },
          "init_calib_complete": {
            "direction": "O"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "dma_req_rstn": {
            "type": "rst",
            "direction": "I"
          },
          "hdmi_out_clk": {
            "type": "clk",
            "direction": "O"
          },
          "hdmi_hsync": {
            "direction": "O"
          },
          "hdmi_vsync": {
            "direction": "O"
          },
          "hdmi_data_e": {
            "direction": "O"
          },
          "hdmi_data": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "iic2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "spdif": {
            "direction": "O"
          },
          "clk_in1": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "rom_sys_0": {
            "vlnv": "analog.com:user:sysid_rom:1.0",
            "xci_name": "system_rom_sys_0_0",
            "xci_path": "ip/system_rom_sys_0_0/system_rom_sys_0_0.xci",
            "inst_hier_path": "aux_hier_0/rom_sys_0",
            "parameters": {
              "PATH_TO_FILE": {
                "value": "/home/shahamz/FinalProject/AnalogDevicesRepo/hdl/projects/daq2/zc706/mem_init_sys.txt"
              },
              "ROM_ADDR_BITS": {
                "value": "9"
              }
            }
          },
          "axi_ddr_cntrl": {
            "vlnv": "xilinx.com:ip:mig_7series:4.2",
            "xci_name": "system_axi_ddr_cntrl_0",
            "xci_path": "ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0.xci",
            "inst_hier_path": "aux_hier_0/axi_ddr_cntrl",
            "parameters": {
              "XML_INPUT_FILE": {
                "value": "zc706_plddr3_mig.prj"
              }
            }
          },
          "axi_sysid_0": {
            "vlnv": "analog.com:user:axi_sysid:1.0",
            "xci_name": "system_axi_sysid_0_0",
            "xci_path": "ip/system_axi_sysid_0_0/system_axi_sysid_0_0.xci",
            "inst_hier_path": "aux_hier_0/axi_sysid_0",
            "parameters": {
              "ROM_ADDR_BITS": {
                "value": "9"
              }
            }
          },
          "axi_hdmi_core": {
            "vlnv": "analog.com:user:axi_hdmi_tx:1.0",
            "xci_name": "system_axi_hdmi_core_0",
            "xci_path": "ip/system_axi_hdmi_core_0/system_axi_hdmi_core_0.xci",
            "inst_hier_path": "aux_hier_0/axi_hdmi_core",
            "parameters": {
              "INTERFACE": {
                "value": "24_BIT"
              }
            }
          },
          "axi_iic_main": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "system_axi_iic_main_0",
            "xci_path": "ip/system_axi_iic_main_0/system_axi_iic_main_0.xci",
            "inst_hier_path": "aux_hier_0/axi_iic_main",
            "parameters": {
              "IIC_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "axi_spdif_tx_core": {
            "vlnv": "analog.com:user:axi_spdif_tx:1.0",
            "xci_name": "system_axi_spdif_tx_core_0",
            "xci_path": "ip/system_axi_spdif_tx_core_0/system_axi_spdif_tx_core_0.xci",
            "inst_hier_path": "aux_hier_0/axi_spdif_tx_core",
            "parameters": {
              "DMA_TYPE": {
                "value": "1"
              },
              "S_AXI_ADDRESS_WIDTH": {
                "value": "16"
              }
            }
          },
          "axi_hdmi_clkgen": {
            "vlnv": "analog.com:user:axi_clkgen:1.0",
            "xci_name": "system_axi_hdmi_clkgen_0",
            "xci_path": "ip/system_axi_hdmi_clkgen_0/system_axi_hdmi_clkgen_0.xci",
            "inst_hier_path": "aux_hier_0/axi_hdmi_clkgen"
          },
          "sys_audio_clkgen": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "system_sys_audio_clkgen_0",
            "xci_path": "ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xci",
            "inst_hier_path": "aux_hier_0/sys_audio_clkgen",
            "parameters": {
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "12.288"
              },
              "PRIM_SOURCE": {
                "value": "No_buffer"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_PHASE_ALIGNMENT": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "true"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "s_axis",
              "axi_hdmi_core/s_axis"
            ]
          },
          "axi_ad9680_offload_MAXI_0": {
            "interface_ports": [
              "S_AXI",
              "axi_ddr_cntrl/S_AXI"
            ]
          },
          "axi_cpu_interconnect_M00_AXI": {
            "interface_ports": [
              "S_AXI3",
              "axi_iic_main/S_AXI"
            ]
          },
          "axi_cpu_interconnect_M01_AXI": {
            "interface_ports": [
              "s_axi1",
              "axi_sysid_0/s_axi"
            ]
          },
          "axi_cpu_interconnect_M02_AXI": {
            "interface_ports": [
              "s_axi5",
              "axi_hdmi_clkgen/s_axi"
            ]
          },
          "axi_cpu_interconnect_M04_AXI": {
            "interface_ports": [
              "s_axi2",
              "axi_hdmi_core/s_axi"
            ]
          },
          "axi_cpu_interconnect_M05_AXI": {
            "interface_ports": [
              "s_axi4",
              "axi_spdif_tx_core/s_axi"
            ]
          },
          "axi_ddr_cntrl_DDR3": {
            "interface_ports": [
              "ddr3",
              "axi_ddr_cntrl/DDR3"
            ]
          },
          "axi_iic_main_IIC": {
            "interface_ports": [
              "iic_main",
              "axi_iic_main/IIC"
            ]
          },
          "axi_spdif_tx_core_dma_req": {
            "interface_ports": [
              "dma_req",
              "axi_spdif_tx_core/dma_req"
            ]
          },
          "sys_clk_1": {
            "interface_ports": [
              "sys_clk",
              "axi_ddr_cntrl/SYS_CLK"
            ]
          },
          "sys_ps7_DMA0_ACK": {
            "interface_ports": [
              "dma_ack",
              "axi_spdif_tx_core/dma_ack"
            ]
          }
        },
        "nets": {
          "GND_12_dout": {
            "ports": [
              "device_temp_i",
              "axi_ddr_cntrl/device_temp_i"
            ]
          },
          "axi_ddr_cntrl_init_calib_complete": {
            "ports": [
              "axi_ddr_cntrl/init_calib_complete",
              "init_calib_complete"
            ]
          },
          "axi_ddr_cntrl_ui_clk": {
            "ports": [
              "axi_ddr_cntrl/ui_clk",
              "ui_clk"
            ]
          },
          "axi_hdmi_clkgen_clk_0": {
            "ports": [
              "axi_hdmi_clkgen/clk_0",
              "axi_hdmi_core/reference_clk"
            ]
          },
          "axi_hdmi_core_hdmi_24_data": {
            "ports": [
              "axi_hdmi_core/hdmi_24_data",
              "hdmi_data"
            ]
          },
          "axi_hdmi_core_hdmi_24_data_e": {
            "ports": [
              "axi_hdmi_core/hdmi_24_data_e",
              "hdmi_data_e"
            ]
          },
          "axi_hdmi_core_hdmi_24_hsync": {
            "ports": [
              "axi_hdmi_core/hdmi_24_hsync",
              "hdmi_hsync"
            ]
          },
          "axi_hdmi_core_hdmi_24_vsync": {
            "ports": [
              "axi_hdmi_core/hdmi_24_vsync",
              "hdmi_vsync"
            ]
          },
          "axi_hdmi_core_hdmi_out_clk": {
            "ports": [
              "axi_hdmi_core/hdmi_out_clk",
              "hdmi_out_clk"
            ]
          },
          "axi_iic_main_iic2intc_irpt": {
            "ports": [
              "axi_iic_main/iic2intc_irpt",
              "iic2intc_irpt"
            ]
          },
          "axi_rstgen_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "axi_ddr_cntrl/aresetn"
            ]
          },
          "axi_spdif_tx_core_spdif_tx_o": {
            "ports": [
              "axi_spdif_tx_core/spdif_tx_o",
              "spdif"
            ]
          },
          "axi_sysid_0_rom_addr": {
            "ports": [
              "axi_sysid_0/rom_addr",
              "rom_sys_0/rom_addr"
            ]
          },
          "rom_sys_0_rom_data": {
            "ports": [
              "rom_sys_0/rom_data",
              "axi_sysid_0/sys_rom_data"
            ]
          },
          "sys_200m_clk": {
            "ports": [
              "clk_in1",
              "sys_audio_clkgen/clk_in1",
              "axi_hdmi_clkgen/clk"
            ]
          },
          "sys_audio_clkgen_clk_out1": {
            "ports": [
              "sys_audio_clkgen/clk_out1",
              "axi_spdif_tx_core/spdif_data_clk"
            ]
          },
          "sys_cpu_clk": {
            "ports": [
              "vdma_clk",
              "axi_hdmi_core/vdma_clk",
              "axi_spdif_tx_core/dma_req_aclk",
              "axi_iic_main/s_axi_aclk",
              "axi_sysid_0/s_axi_aclk",
              "axi_hdmi_clkgen/s_axi_aclk",
              "axi_hdmi_core/s_axi_aclk",
              "axi_spdif_tx_core/s_axi_aclk",
              "rom_sys_0/clk"
            ]
          },
          "sys_cpu_resetn": {
            "ports": [
              "dma_req_rstn",
              "axi_spdif_tx_core/dma_req_rstn",
              "sys_audio_clkgen/resetn",
              "axi_iic_main/s_axi_aresetn",
              "axi_hdmi_clkgen/s_axi_aresetn",
              "axi_hdmi_core/s_axi_aresetn",
              "axi_spdif_tx_core/s_axi_aresetn",
              "axi_sysid_0/s_axi_aresetn"
            ]
          },
          "sys_rst_1": {
            "ports": [
              "sys_rst",
              "axi_ddr_cntrl/sys_rst"
            ]
          }
        }
      },
      "dma_hier_0": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_src_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axi1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_dest_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axi2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_src_axi1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axis1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "m_src_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m_src_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "irq1": {
            "type": "intr",
            "direction": "O"
          },
          "s_axis_xfer_req": {
            "direction": "O"
          },
          "irq2": {
            "type": "intr",
            "direction": "O"
          },
          "m_axis_xfer_req": {
            "direction": "O"
          }
        },
        "components": {
          "axi_hdmi_dma": {
            "vlnv": "analog.com:user:axi_dmac:1.0",
            "xci_name": "system_axi_hdmi_dma_0",
            "xci_path": "ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xci",
            "inst_hier_path": "dma_hier_0/axi_hdmi_dma",
            "parameters": {
              "AXI_SLICE_DEST": {
                "value": "false"
              },
              "AXI_SLICE_SRC": {
                "value": "false"
              },
              "CYCLIC": {
                "value": "true"
              },
              "DMA_2D_TRANSFER": {
                "value": "true"
              },
              "DMA_DATA_WIDTH_SRC": {
                "value": "64"
              },
              "DMA_TYPE_DEST": {
                "value": "1"
              },
              "DMA_TYPE_SRC": {
                "value": "0"
              }
            },
            "interface_ports": {
              "m_src_axi": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "m_src_axi",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x3FFFFFFF",
                  "width": "30"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "m_src_axi": {
                  "range": "1G",
                  "width": "30"
                }
              }
            }
          },
          "axi_ad9680_dma": {
            "vlnv": "analog.com:user:axi_dmac:1.0",
            "xci_name": "system_axi_ad9680_dma_0",
            "xci_path": "ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0.xci",
            "inst_hier_path": "dma_hier_0/axi_ad9680_dma",
            "parameters": {
              "AXI_SLICE_DEST": {
                "value": "false"
              },
              "AXI_SLICE_SRC": {
                "value": "false"
              },
              "CYCLIC": {
                "value": "false"
              },
              "DMA_2D_TRANSFER": {
                "value": "false"
              },
              "DMA_DATA_WIDTH_DEST": {
                "value": "64"
              },
              "DMA_DATA_WIDTH_SRC": {
                "value": "128"
              },
              "DMA_LENGTH_WIDTH": {
                "value": "24"
              },
              "DMA_TYPE_DEST": {
                "value": "0"
              },
              "DMA_TYPE_SRC": {
                "value": "1"
              },
              "ID": {
                "value": "0"
              },
              "SYNC_TRANSFER_START": {
                "value": "false"
              }
            },
            "interface_ports": {
              "m_dest_axi": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "m_dest_axi",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x3FFFFFFF",
                  "width": "30"
                },
                "parameters": {
                  "master_id": {
                    "value": "3"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "m_dest_axi": {
                  "range": "1G",
                  "width": "30"
                }
              }
            }
          },
          "axi_ad9144_dma": {
            "vlnv": "analog.com:user:axi_dmac:1.0",
            "xci_name": "system_axi_ad9144_dma_0",
            "xci_path": "ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0.xci",
            "inst_hier_path": "dma_hier_0/axi_ad9144_dma",
            "parameters": {
              "AXI_SLICE_DEST": {
                "value": "false"
              },
              "AXI_SLICE_SRC": {
                "value": "false"
              },
              "CYCLIC": {
                "value": "false"
              },
              "DMA_2D_TRANSFER": {
                "value": "false"
              },
              "DMA_DATA_WIDTH_DEST": {
                "value": "128"
              },
              "DMA_DATA_WIDTH_SRC": {
                "value": "128"
              },
              "DMA_LENGTH_WIDTH": {
                "value": "24"
              },
              "DMA_TYPE_DEST": {
                "value": "1"
              },
              "DMA_TYPE_SRC": {
                "value": "0"
              },
              "ID": {
                "value": "1"
              }
            },
            "interface_ports": {
              "m_src_axi": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "m_src_axi",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x3FFFFFFF",
                  "width": "30"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "m_src_axi": {
                  "range": "1G",
                  "width": "30"
                }
              }
            }
          }
        },
        "interface_nets": {
          "axi_ad9144_dma_m_src_axi": {
            "interface_ports": [
              "m_src_axi1",
              "axi_ad9144_dma/m_src_axi"
            ]
          },
          "axi_ad9680_dma_m_dest_axi": {
            "interface_ports": [
              "m_dest_axi",
              "axi_ad9680_dma/m_dest_axi"
            ]
          },
          "axi_ad9680_offload_m_axis": {
            "interface_ports": [
              "s_axis",
              "axi_ad9680_dma/s_axis"
            ]
          },
          "axi_cpu_interconnect_M03_AXI": {
            "interface_ports": [
              "s_axi",
              "axi_hdmi_dma/s_axi"
            ]
          },
          "axi_cpu_interconnect_M09_AXI": {
            "interface_ports": [
              "s_axi2",
              "axi_ad9144_dma/s_axi"
            ]
          },
          "axi_cpu_interconnect_M14_AXI": {
            "interface_ports": [
              "s_axi1",
              "axi_ad9680_dma/s_axi"
            ]
          },
          "axi_hdmi_dma_m_axis": {
            "interface_ports": [
              "m_axis",
              "axi_hdmi_dma/m_axis"
            ]
          },
          "axi_hdmi_dma_m_src_axi": {
            "interface_ports": [
              "m_src_axi",
              "axi_hdmi_dma/m_src_axi"
            ]
          },
          "s_axis_1": {
            "interface_ports": [
              "m_axis1",
              "axi_ad9144_dma/m_axis"
            ]
          }
        },
        "nets": {
          "axi_ad9144_dma_irq": {
            "ports": [
              "axi_ad9144_dma/irq",
              "irq2"
            ]
          },
          "axi_ad9680_dma_irq": {
            "ports": [
              "axi_ad9680_dma/irq",
              "irq1"
            ]
          },
          "axi_hdmi_dma_irq": {
            "ports": [
              "axi_hdmi_dma/irq",
              "irq"
            ]
          },
          "init_req_1": {
            "ports": [
              "axi_ad9144_dma/m_axis_xfer_req",
              "m_axis_xfer_req"
            ]
          },
          "init_req_2": {
            "ports": [
              "axi_ad9680_dma/s_axis_xfer_req",
              "s_axis_xfer_req"
            ]
          },
          "sys_cpu_clk": {
            "ports": [
              "m_src_axi_aclk",
              "axi_hdmi_dma/m_src_axi_aclk",
              "axi_hdmi_dma/m_axis_aclk",
              "axi_ad9144_dma/m_axis_aclk",
              "axi_ad9680_dma/s_axis_aclk",
              "axi_ad9144_dma/s_axi_aclk",
              "axi_ad9680_dma/s_axi_aclk",
              "axi_ad9144_dma/m_src_axi_aclk",
              "axi_ad9680_dma/m_dest_axi_aclk",
              "axi_hdmi_dma/s_axi_aclk"
            ]
          },
          "sys_cpu_resetn": {
            "ports": [
              "m_src_axi_aresetn",
              "axi_hdmi_dma/m_src_axi_aresetn",
              "axi_ad9144_dma/m_src_axi_aresetn",
              "axi_ad9680_dma/m_dest_axi_aresetn",
              "axi_ad9144_dma/s_axi_aresetn",
              "axi_ad9680_dma/s_axi_aresetn",
              "axi_hdmi_dma/s_axi_aresetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "Conn": {
        "interface_ports": [
          "Debug_hier_0/SLOT_0_JESD204_TX_ILAS_CONFIG",
          "jesd_hier_0/tx_ilas_config"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          }
        }
      },
      "Conn1": {
        "interface_ports": [
          "Debug_hier_0/SLOT_1_JESD204_TX_CFG",
          "jesd_hier_0/tx_cfg"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          }
        }
      },
      "Conn2": {
        "interface_ports": [
          "Debug_hier_0/SLOT_2_JESD204_TX_CTRL",
          "jesd_hier_0/tx_ctrl"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          }
        }
      },
      "Conn3": {
        "interface_ports": [
          "Debug_hier_0/SLOT_3_JESD204_TX_EVENT",
          "jesd_hier_0/tx_event"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          }
        }
      },
      "Conn4": {
        "interface_ports": [
          "Debug_hier_0/SLOT_4_JESD204_TX_STATUS",
          "jesd_hier_0/tx_status"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          }
        }
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_cpu_interconnect/S00_AXI",
          "sys_ps7/M_AXI_GP0"
        ]
      },
      "axi_ad9144_jesd_tx_phy0": {
        "interface_ports": [
          "Debug_hier_0/SLOT_0_JESD204_TX_BUS",
          "jesd_hier_0/tx_phy0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_ad9144_jesd_tx_phy1": {
        "interface_ports": [
          "Debug_hier_0/SLOT_0_JESD204_TX_BUS1",
          "jesd_hier_0/tx_phy1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_ad9144_jesd_tx_phy2": {
        "interface_ports": [
          "Debug_hier_0/SLOT_0_JESD204_TX_BUS2",
          "jesd_hier_0/tx_phy2"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_ad9144_jesd_tx_phy3": {
        "interface_ports": [
          "Debug_hier_0/SLOT_0_JESD204_TX_BUS3",
          "jesd_hier_0/tx_phy3"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_ad9144_xcvr_up_ch_0": {
        "interface_ports": [
          "Debug_hier_0/SLOT_1_IF_XCVR_CH",
          "jesd_hier_0/up_tx_0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_ad9144_xcvr_up_ch_1": {
        "interface_ports": [
          "Debug_hier_0/SLOT_2_IF_XCVR_CH",
          "jesd_hier_0/up_tx_2"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_ad9144_xcvr_up_ch_2": {
        "interface_ports": [
          "Debug_hier_0/SLOT_3_IF_XCVR_CH",
          "jesd_hier_0/up_tx_3"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_ad9144_xcvr_up_ch_3": {
        "interface_ports": [
          "Debug_hier_0/SLOT_4_IF_XCVR_CH",
          "jesd_hier_0/up_tx_1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_ad9144_xcvr_up_cm_0": {
        "interface_ports": [
          "Debug_hier_0/SLOT_5_IF_XCVR_CM",
          "jesd_hier_0/up_cm_0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_ad9680_offload_MAXI_0": {
        "interface_ports": [
          "aux_hier_0/S_AXI",
          "jesd_hier_0/MAXI_0"
        ]
      },
      "axi_ad9680_xcvr_m_axi": {
        "interface_ports": [
          "axi_hp3_interconnect/S00_AXI",
          "jesd_hier_0/m_axi"
        ]
      },
      "axi_cpu_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M00_AXI",
          "aux_hier_0/S_AXI3"
        ]
      },
      "axi_cpu_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M01_AXI",
          "aux_hier_0/s_axi1"
        ]
      },
      "axi_cpu_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M02_AXI",
          "aux_hier_0/s_axi5"
        ]
      },
      "axi_cpu_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M03_AXI",
          "dma_hier_0/s_axi"
        ]
      },
      "axi_cpu_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M04_AXI",
          "aux_hier_0/s_axi2"
        ]
      },
      "axi_cpu_interconnect_M05_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M05_AXI",
          "aux_hier_0/s_axi4"
        ]
      },
      "axi_cpu_interconnect_M06_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M06_AXI",
          "jesd_hier_0/s_axi1"
        ]
      },
      "axi_cpu_interconnect_M07_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M07_AXI",
          "jesd_hier_0/s_axi4"
        ]
      },
      "axi_cpu_interconnect_M08_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M08_AXI",
          "jesd_hier_0/s_axi3"
        ]
      },
      "axi_cpu_interconnect_M09_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M09_AXI",
          "dma_hier_0/s_axi2"
        ]
      },
      "axi_cpu_interconnect_M10_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M10_AXI",
          "jesd_hier_0/s_axi7"
        ]
      },
      "axi_cpu_interconnect_M11_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M11_AXI",
          "jesd_hier_0/s_axi"
        ]
      },
      "axi_cpu_interconnect_M12_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M12_AXI",
          "jesd_hier_0/s_axi2"
        ]
      },
      "axi_cpu_interconnect_M13_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M13_AXI",
          "jesd_hier_0/s_axi5"
        ]
      },
      "axi_cpu_interconnect_M14_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M14_AXI",
          "dma_hier_0/s_axi1"
        ]
      },
      "axi_cpu_interconnect_M15_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M15_AXI",
          "jesd_hier_0/s_axi6"
        ]
      },
      "axi_ddr_cntrl_DDR3": {
        "interface_ports": [
          "ddr3",
          "aux_hier_0/ddr3"
        ]
      },
      "axi_hp0_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp0_interconnect/M00_AXI",
          "sys_ps7/S_AXI_HP0"
        ]
      },
      "axi_hp1_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp1_interconnect/M00_AXI",
          "sys_ps7/S_AXI_HP1"
        ]
      },
      "axi_hp2_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp2_interconnect/M00_AXI",
          "sys_ps7/S_AXI_HP2"
        ]
      },
      "axi_hp3_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp3_interconnect/M00_AXI",
          "sys_ps7/S_AXI_HP3"
        ]
      },
      "axi_iic_main_IIC": {
        "interface_ports": [
          "iic_main",
          "aux_hier_0/iic_main"
        ]
      },
      "axi_spdif_tx_core_dma_req": {
        "interface_ports": [
          "sys_ps7/DMA0_REQ",
          "aux_hier_0/dma_req"
        ]
      },
      "dma_hier_0_m_axis": {
        "interface_ports": [
          "dma_hier_0/m_axis",
          "aux_hier_0/s_axis"
        ]
      },
      "dma_hier_0_m_dest_axi": {
        "interface_ports": [
          "axi_hp2_interconnect/S00_AXI",
          "dma_hier_0/m_dest_axi"
        ]
      },
      "dma_hier_0_m_src_axi": {
        "interface_ports": [
          "axi_hp0_interconnect/S00_AXI",
          "dma_hier_0/m_src_axi"
        ]
      },
      "dma_hier_0_m_src_axi1": {
        "interface_ports": [
          "axi_hp1_interconnect/S00_AXI",
          "dma_hier_0/m_src_axi1"
        ]
      },
      "jesd_hier_0_m_axis": {
        "interface_ports": [
          "jesd_hier_0/m_axis",
          "dma_hier_0/s_axis"
        ]
      },
      "s_axis_1": {
        "interface_ports": [
          "jesd_hier_0/s_axis",
          "dma_hier_0/m_axis1"
        ]
      },
      "sys_clk_1": {
        "interface_ports": [
          "sys_clk",
          "aux_hier_0/sys_clk"
        ]
      },
      "sys_ps7_DDR": {
        "interface_ports": [
          "ddr",
          "sys_ps7/DDR"
        ]
      },
      "sys_ps7_DMA0_ACK": {
        "interface_ports": [
          "sys_ps7/DMA0_ACK",
          "aux_hier_0/dma_ack"
        ]
      },
      "sys_ps7_FIXED_IO": {
        "interface_ports": [
          "fixed_io",
          "sys_ps7/FIXED_IO"
        ]
      }
    },
    "nets": {
      "GND_12_dout": {
        "ports": [
          "GND_12/dout",
          "aux_hier_0/device_temp_i"
        ]
      },
      "GND_1_dout": {
        "ports": [
          "GND_1/dout",
          "sys_concat_intc/In9",
          "sys_concat_intc/In8",
          "sys_concat_intc/In7",
          "sys_concat_intc/In6",
          "sys_concat_intc/In5",
          "sys_concat_intc/In4",
          "sys_concat_intc/In3",
          "sys_concat_intc/In2",
          "sys_concat_intc/In1",
          "sys_concat_intc/In0",
          "jesd_hier_0/sync_ext"
        ]
      },
      "axi_ad9144_jesd_irq": {
        "ports": [
          "jesd_hier_0/irq",
          "sys_concat_intc/In10"
        ]
      },
      "axi_ad9680_jesd_irq": {
        "ports": [
          "jesd_hier_0/irq1",
          "sys_concat_intc/In11"
        ]
      },
      "axi_ad9680_jesd_sync": {
        "ports": [
          "jesd_hier_0/rx_sync_0",
          "rx_sync_0"
        ]
      },
      "axi_ddr_cntrl_init_calib_complete": {
        "ports": [
          "aux_hier_0/init_calib_complete",
          "jesd_hier_0/ddr_calib_done"
        ]
      },
      "axi_ddr_cntrl_ui_clk": {
        "ports": [
          "aux_hier_0/ui_clk",
          "axi_rstgen/slowest_sync_clk",
          "jesd_hier_0/m_axi_aclk"
        ]
      },
      "axi_hdmi_core_hdmi_24_data": {
        "ports": [
          "aux_hier_0/hdmi_data",
          "hdmi_data"
        ]
      },
      "axi_hdmi_core_hdmi_24_data_e": {
        "ports": [
          "aux_hier_0/hdmi_data_e",
          "hdmi_data_e"
        ]
      },
      "axi_hdmi_core_hdmi_24_hsync": {
        "ports": [
          "aux_hier_0/hdmi_hsync",
          "hdmi_hsync"
        ]
      },
      "axi_hdmi_core_hdmi_24_vsync": {
        "ports": [
          "aux_hier_0/hdmi_vsync",
          "hdmi_vsync"
        ]
      },
      "axi_hdmi_core_hdmi_out_clk": {
        "ports": [
          "aux_hier_0/hdmi_out_clk",
          "hdmi_out_clk"
        ]
      },
      "axi_iic_main_iic2intc_irpt": {
        "ports": [
          "aux_hier_0/iic2intc_irpt",
          "sys_concat_intc/In14"
        ]
      },
      "axi_rstgen_peripheral_aresetn": {
        "ports": [
          "axi_rstgen/peripheral_aresetn",
          "jesd_hier_0/m_axi_aresetn",
          "aux_hier_0/aresetn"
        ]
      },
      "axi_spdif_tx_core_spdif_tx_o": {
        "ports": [
          "aux_hier_0/spdif",
          "spdif"
        ]
      },
      "dma_hier_0_irq": {
        "ports": [
          "dma_hier_0/irq",
          "sys_concat_intc/In15"
        ]
      },
      "dma_hier_0_irq1": {
        "ports": [
          "dma_hier_0/irq1",
          "sys_concat_intc/In13"
        ]
      },
      "dma_hier_0_irq2": {
        "ports": [
          "dma_hier_0/irq2",
          "sys_concat_intc/In12"
        ]
      },
      "gpio_i_1": {
        "ports": [
          "gpio_i",
          "sys_ps7/GPIO_I"
        ]
      },
      "init_req1_1": {
        "ports": [
          "dma_hier_0/m_axis_xfer_req",
          "jesd_hier_0/init_req1"
        ]
      },
      "init_req_1": {
        "ports": [
          "dma_hier_0/s_axis_xfer_req",
          "jesd_hier_0/init_req"
        ]
      },
      "rx_data_0_n_1": {
        "ports": [
          "rx_data_0_n",
          "jesd_hier_0/rx_data_0_n"
        ]
      },
      "rx_data_0_p_1": {
        "ports": [
          "rx_data_0_p",
          "jesd_hier_0/rx_data_0_p"
        ]
      },
      "rx_data_1_n_1": {
        "ports": [
          "rx_data_1_n",
          "jesd_hier_0/rx_data_1_n"
        ]
      },
      "rx_data_1_p_1": {
        "ports": [
          "rx_data_1_p",
          "jesd_hier_0/rx_data_1_p"
        ]
      },
      "rx_data_2_n_1": {
        "ports": [
          "rx_data_2_n",
          "jesd_hier_0/rx_data_2_n"
        ]
      },
      "rx_data_2_p_1": {
        "ports": [
          "rx_data_2_p",
          "jesd_hier_0/rx_data_2_p"
        ]
      },
      "rx_data_3_n_1": {
        "ports": [
          "rx_data_3_n",
          "jesd_hier_0/rx_data_3_n"
        ]
      },
      "rx_data_3_p_1": {
        "ports": [
          "rx_data_3_p",
          "jesd_hier_0/rx_data_3_p"
        ]
      },
      "rx_ref_clk_0_1": {
        "ports": [
          "rx_ref_clk_0",
          "jesd_hier_0/rx_ref_clk_0"
        ]
      },
      "spi0_clk_i_1": {
        "ports": [
          "spi0_clk_i",
          "sys_ps7/SPI0_SCLK_I"
        ]
      },
      "spi0_csn_i_1": {
        "ports": [
          "spi0_csn_i",
          "sys_ps7/SPI0_SS_I"
        ]
      },
      "spi0_sdi_i_1": {
        "ports": [
          "spi0_sdi_i",
          "sys_ps7/SPI0_MISO_I"
        ]
      },
      "spi0_sdo_i_1": {
        "ports": [
          "spi0_sdo_i",
          "sys_ps7/SPI0_MOSI_I"
        ]
      },
      "spi1_clk_i_1": {
        "ports": [
          "spi1_clk_i",
          "sys_ps7/SPI1_SCLK_I"
        ]
      },
      "spi1_csn_i_1": {
        "ports": [
          "spi1_csn_i",
          "sys_ps7/SPI1_SS_I"
        ]
      },
      "spi1_sdi_i_1": {
        "ports": [
          "spi1_sdi_i",
          "sys_ps7/SPI1_MISO_I"
        ]
      },
      "spi1_sdo_i_1": {
        "ports": [
          "spi1_sdo_i",
          "sys_ps7/SPI1_MOSI_I"
        ]
      },
      "sync_1": {
        "ports": [
          "tx_sync_0",
          "jesd_hier_0/tx_sync_0"
        ]
      },
      "sys_200m_clk": {
        "ports": [
          "sys_ps7/FCLK_CLK1",
          "sys_200m_rstgen/slowest_sync_clk",
          "aux_hier_0/clk_in1"
        ]
      },
      "sys_200m_reset": {
        "ports": [
          "sys_200m_rstgen/peripheral_reset"
        ]
      },
      "sys_200m_resetn": {
        "ports": [
          "sys_200m_rstgen/peripheral_aresetn"
        ]
      },
      "sys_concat_intc_dout": {
        "ports": [
          "sys_concat_intc/dout",
          "sys_ps7/IRQ_F2P"
        ]
      },
      "sys_cpu_clk": {
        "ports": [
          "sys_ps7/FCLK_CLK0",
          "sys_rstgen/slowest_sync_clk",
          "sys_ps7/DMA0_ACLK",
          "axi_cpu_interconnect/ACLK",
          "axi_cpu_interconnect/S00_ACLK",
          "sys_ps7/M_AXI_GP0_ACLK",
          "axi_cpu_interconnect/M00_ACLK",
          "axi_cpu_interconnect/M01_ACLK",
          "axi_cpu_interconnect/M02_ACLK",
          "axi_cpu_interconnect/M03_ACLK",
          "axi_cpu_interconnect/M04_ACLK",
          "axi_cpu_interconnect/M05_ACLK",
          "axi_hp0_interconnect/aclk",
          "sys_ps7/S_AXI_HP0_ACLK",
          "axi_cpu_interconnect/M06_ACLK",
          "axi_cpu_interconnect/M07_ACLK",
          "axi_cpu_interconnect/M08_ACLK",
          "axi_cpu_interconnect/M09_ACLK",
          "axi_cpu_interconnect/M10_ACLK",
          "axi_cpu_interconnect/M11_ACLK",
          "axi_cpu_interconnect/M12_ACLK",
          "axi_cpu_interconnect/M13_ACLK",
          "axi_cpu_interconnect/M14_ACLK",
          "axi_cpu_interconnect/M15_ACLK",
          "axi_hp3_interconnect/aclk",
          "sys_ps7/S_AXI_HP3_ACLK",
          "axi_hp1_interconnect/aclk",
          "sys_ps7/S_AXI_HP1_ACLK",
          "axi_hp2_interconnect/aclk",
          "sys_ps7/S_AXI_HP2_ACLK",
          "Debug_hier_0/clk",
          "jesd_hier_0/up_clk",
          "aux_hier_0/vdma_clk",
          "dma_hier_0/m_src_axi_aclk"
        ]
      },
      "sys_cpu_reset": {
        "ports": [
          "sys_rstgen/peripheral_reset"
        ]
      },
      "sys_cpu_resetn": {
        "ports": [
          "sys_rstgen/peripheral_aresetn",
          "axi_cpu_interconnect/ARESETN",
          "axi_cpu_interconnect/S00_ARESETN",
          "axi_cpu_interconnect/M00_ARESETN",
          "axi_cpu_interconnect/M01_ARESETN",
          "axi_cpu_interconnect/M02_ARESETN",
          "axi_cpu_interconnect/M03_ARESETN",
          "axi_cpu_interconnect/M04_ARESETN",
          "axi_cpu_interconnect/M05_ARESETN",
          "axi_hp0_interconnect/aresetn",
          "axi_cpu_interconnect/M06_ARESETN",
          "axi_cpu_interconnect/M07_ARESETN",
          "axi_cpu_interconnect/M08_ARESETN",
          "axi_cpu_interconnect/M09_ARESETN",
          "axi_cpu_interconnect/M10_ARESETN",
          "axi_cpu_interconnect/M11_ARESETN",
          "axi_cpu_interconnect/M12_ARESETN",
          "axi_cpu_interconnect/M13_ARESETN",
          "axi_cpu_interconnect/M14_ARESETN",
          "axi_cpu_interconnect/M15_ARESETN",
          "axi_hp3_interconnect/aresetn",
          "axi_hp1_interconnect/aresetn",
          "axi_hp2_interconnect/aresetn",
          "axi_rstgen/ext_reset_in",
          "jesd_hier_0/up_rstn",
          "aux_hier_0/dma_req_rstn",
          "dma_hier_0/m_src_axi_aresetn"
        ]
      },
      "sys_ps7_FCLK_RESET0_N": {
        "ports": [
          "sys_ps7/FCLK_RESET0_N",
          "sys_rstgen/ext_reset_in"
        ]
      },
      "sys_ps7_FCLK_RESET1_N": {
        "ports": [
          "sys_ps7/FCLK_RESET1_N",
          "sys_200m_rstgen/ext_reset_in"
        ]
      },
      "sys_ps7_GPIO_O": {
        "ports": [
          "sys_ps7/GPIO_O",
          "gpio_o"
        ]
      },
      "sys_ps7_GPIO_T": {
        "ports": [
          "sys_ps7/GPIO_T",
          "gpio_t"
        ]
      },
      "sys_ps7_SPI0_MOSI_O": {
        "ports": [
          "sys_ps7/SPI0_MOSI_O",
          "spi0_sdo_o"
        ]
      },
      "sys_ps7_SPI0_SCLK_O": {
        "ports": [
          "sys_ps7/SPI0_SCLK_O",
          "spi0_clk_o"
        ]
      },
      "sys_ps7_SPI0_SS1_O": {
        "ports": [
          "sys_ps7/SPI0_SS1_O",
          "spi0_csn_1_o"
        ]
      },
      "sys_ps7_SPI0_SS2_O": {
        "ports": [
          "sys_ps7/SPI0_SS2_O",
          "spi0_csn_2_o"
        ]
      },
      "sys_ps7_SPI0_SS_O": {
        "ports": [
          "sys_ps7/SPI0_SS_O",
          "spi0_csn_0_o"
        ]
      },
      "sys_ps7_SPI1_MOSI_O": {
        "ports": [
          "sys_ps7/SPI1_MOSI_O",
          "spi1_sdo_o"
        ]
      },
      "sys_ps7_SPI1_SCLK_O": {
        "ports": [
          "sys_ps7/SPI1_SCLK_O",
          "spi1_clk_o"
        ]
      },
      "sys_ps7_SPI1_SS1_O": {
        "ports": [
          "sys_ps7/SPI1_SS1_O",
          "spi1_csn_1_o"
        ]
      },
      "sys_ps7_SPI1_SS2_O": {
        "ports": [
          "sys_ps7/SPI1_SS2_O",
          "spi1_csn_2_o"
        ]
      },
      "sys_ps7_SPI1_SS_O": {
        "ports": [
          "sys_ps7/SPI1_SS_O",
          "spi1_csn_0_o"
        ]
      },
      "sys_rst_1": {
        "ports": [
          "sys_rst",
          "aux_hier_0/sys_rst"
        ]
      },
      "sysref_1": {
        "ports": [
          "tx_sysref_0",
          "jesd_hier_0/tx_sysref_0"
        ]
      },
      "sysref_2": {
        "ports": [
          "rx_sysref_0",
          "jesd_hier_0/rx_sysref_0"
        ]
      },
      "tx_ref_clk_0_1": {
        "ports": [
          "tx_ref_clk_0",
          "jesd_hier_0/tx_ref_clk_0"
        ]
      },
      "util_daq2_xcvr_tx_0_n": {
        "ports": [
          "jesd_hier_0/tx_data_0_n",
          "tx_data_0_n"
        ]
      },
      "util_daq2_xcvr_tx_0_p": {
        "ports": [
          "jesd_hier_0/tx_data_0_p",
          "tx_data_0_p"
        ]
      },
      "util_daq2_xcvr_tx_1_n": {
        "ports": [
          "jesd_hier_0/tx_data_1_n",
          "tx_data_1_n"
        ]
      },
      "util_daq2_xcvr_tx_1_p": {
        "ports": [
          "jesd_hier_0/tx_data_1_p",
          "tx_data_1_p"
        ]
      },
      "util_daq2_xcvr_tx_2_n": {
        "ports": [
          "jesd_hier_0/tx_data_2_n",
          "tx_data_2_n"
        ]
      },
      "util_daq2_xcvr_tx_2_p": {
        "ports": [
          "jesd_hier_0/tx_data_2_p",
          "tx_data_2_p"
        ]
      },
      "util_daq2_xcvr_tx_3_n": {
        "ports": [
          "jesd_hier_0/tx_data_3_n",
          "tx_data_3_n"
        ]
      },
      "util_daq2_xcvr_tx_3_p": {
        "ports": [
          "jesd_hier_0/tx_data_3_p",
          "tx_data_3_p"
        ]
      },
      "util_daq2_xcvr_tx_out_clk_0": {
        "ports": [
          "jesd_hier_0/slowest_sync_clk",
          "Debug_hier_0/clk1"
        ]
      }
    },
    "addressing": {
      "/sys_ps7": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_adc_tpl_core_axi_lite": {
                "address_block": "/jesd_hier_0/axi_ad9680_tpl/adc_tpl_core/s_axi/axi_lite",
                "offset": "0x43C80000",
                "range": "64K"
              },
              "SEG_axi_ad9144_dma_axi_lite": {
                "address_block": "/dma_hier_0/axi_ad9144_dma/s_axi/axi_lite",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_axi_ad9144_xcvr_axi_lite": {
                "address_block": "/jesd_hier_0/xcvr_hier_0/axi_ad9144_xcvr/s_axi/axi_lite",
                "offset": "0x43C40000",
                "range": "64K"
              },
              "SEG_axi_ad9680_dma_axi_lite": {
                "address_block": "/dma_hier_0/axi_ad9680_dma/s_axi/axi_lite",
                "offset": "0x43C50000",
                "range": "64K"
              },
              "SEG_axi_ad9680_xcvr_axi_lite": {
                "address_block": "/jesd_hier_0/xcvr_hier_0/axi_ad9680_xcvr/s_axi/axi_lite",
                "offset": "0x43C90000",
                "range": "64K"
              },
              "SEG_axi_hdmi_clkgen_axi_lite": {
                "address_block": "/aux_hier_0/axi_hdmi_clkgen/s_axi/axi_lite",
                "offset": "0x43CA0000",
                "range": "64K"
              },
              "SEG_axi_hdmi_core_axi_lite": {
                "address_block": "/aux_hier_0/axi_hdmi_core/s_axi/axi_lite",
                "offset": "0x43CB0000",
                "range": "64K"
              },
              "SEG_axi_hdmi_dma_axi_lite": {
                "address_block": "/dma_hier_0/axi_hdmi_dma/s_axi/axi_lite",
                "offset": "0x43CC0000",
                "range": "64K"
              },
              "SEG_axi_iic_main_Reg": {
                "address_block": "/aux_hier_0/axi_iic_main/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "64K"
              },
              "SEG_axi_spdif_tx_core_axi_lite": {
                "address_block": "/aux_hier_0/axi_spdif_tx_core/s_axi/axi_lite",
                "offset": "0x43CD0000",
                "range": "64K"
              },
              "SEG_axi_sysid_0_axi_lite": {
                "address_block": "/aux_hier_0/axi_sysid_0/s_axi/axi_lite",
                "offset": "0x43CE0000",
                "range": "64K"
              },
              "SEG_dac_tpl_core_axi_lite": {
                "address_block": "/jesd_hier_0/axi_ad9144_tpl/dac_tpl_core/s_axi/axi_lite",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_i_data_offload_axi_lite": {
                "address_block": "/jesd_hier_0/axi_ad9144_offload/i_data_offload/s_axi/axi_lite",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_i_data_offload_axi_lite_1": {
                "address_block": "/jesd_hier_0/axi_ad9680_offload/i_data_offload/s_axi/axi_lite",
                "offset": "0x43C70000",
                "range": "64K"
              },
              "SEG_rx_axi_axi_lite": {
                "address_block": "/jesd_hier_0/axi_ad9680_jesd/rx_axi/s_axi/axi_lite",
                "offset": "0x43C60000",
                "range": "64K"
              },
              "SEG_tx_axi_axi_lite": {
                "address_block": "/jesd_hier_0/axi_ad9144_jesd/tx_axi/s_axi/axi_lite",
                "offset": "0x43C10000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/jesd_hier_0/axi_ad9680_offload/storage_unit": {
        "address_spaces": {
          "MAXI_0": {
            "segments": {
              "SEG_axi_ddr_cntrl_memaddr": {
                "address_block": "/aux_hier_0/axi_ddr_cntrl/memmap/memaddr",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/jesd_hier_0/xcvr_hier_0/axi_ad9680_xcvr": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_sys_ps7_HP3_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/dma_hier_0/axi_hdmi_dma": {
        "address_spaces": {
          "m_src_axi": {
            "segments": {
              "SEG_sys_ps7_HP0_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/dma_hier_0/axi_ad9680_dma": {
        "address_spaces": {
          "m_dest_axi": {
            "segments": {
              "SEG_sys_ps7_HP2_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/dma_hier_0/axi_ad9144_dma": {
        "address_spaces": {
          "m_src_axi": {
            "segments": {
              "SEG_sys_ps7_HP1_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}