# RISC-V_VERILOG
This was made for my computer architecture at York University
