// Seed: 3674957813
module module_0 (
    output tri  id_0,
    input  tri1 id_1,
    output tri0 id_2,
    input  wire id_3,
    output wire id_4,
    output tri1 id_5,
    output tri  id_6
);
  assign id_4 = id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input wand id_2,
    output uwire id_3,
    input tri id_4,
    output tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output logic id_10,
    output supply1 id_11,
    input tri id_12,
    output uwire id_13
);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_5,
      id_9,
      id_5,
      id_11,
      id_13
  );
  genvar id_15;
  tri0 id_16;
  always @(negedge 1) begin : LABEL_0
    id_10 <= !id_4;
  end
  assign id_16 = 1 == 1;
  wire id_17;
endmodule
