
IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (4 4)  (250 532)  (250 532)  routing T_5_33.span4_horz_r_12 <X> T_5_33.lc_trk_g0_4
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_4 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (5 5)  (251 533)  (251 533)  routing T_5_33.span4_horz_r_12 <X> T_5_33.lc_trk_g0_4
 (7 5)  (253 533)  (253 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (12 0)  (322 528)  (322 528)  routing T_6_33.span4_vert_25 <X> T_6_33.span4_horz_l_12
 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (17 2)  (401 531)  (401 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0



IO_Tile_10_33

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (4 12)  (832 540)  (832 540)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g1_4
 (4 13)  (832 541)  (832 541)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g1_4
 (5 13)  (833 541)  (833 541)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g1_4
 (7 13)  (835 541)  (835 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4


IO_Tile_26_33

 (13 1)  (1383 529)  (1383 529)  routing T_26_33.span4_vert_25 <X> T_26_33.span4_horz_r_0
 (13 3)  (1383 530)  (1383 530)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_r_1
 (14 3)  (1384 530)  (1384 530)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_r_1


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_1 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (6 8)  (1420 536)  (1420 536)  routing T_27_33.span4_vert_9 <X> T_27_33.lc_trk_g1_1
 (7 8)  (1421 536)  (1421 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_9 lc_trk_g1_1
 (8 8)  (1422 536)  (1422 536)  routing T_27_33.span4_vert_9 <X> T_27_33.lc_trk_g1_1
 (8 9)  (1422 537)  (1422 537)  routing T_27_33.span4_vert_9 <X> T_27_33.lc_trk_g1_1


IO_Tile_28_33

 (5 0)  (1473 528)  (1473 528)  routing T_28_33.span4_horz_r_9 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1476 528)  (1476 528)  routing T_28_33.span4_horz_r_9 <X> T_28_33.lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (4 4)  (1526 532)  (1526 532)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g0_4
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_4 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (5 5)  (1527 533)  (1527 533)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g0_4
 (7 5)  (1529 533)  (1529 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1634 540)  (1634 540)  routing T_31_33.span4_horz_r_12 <X> T_31_33.lc_trk_g1_4
 (5 13)  (1635 541)  (1635 541)  routing T_31_33.span4_horz_r_12 <X> T_31_33.lc_trk_g1_4
 (7 13)  (1637 541)  (1637 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (11 0)  (1705 528)  (1705 528)  routing T_32_33.span4_vert_1 <X> T_32_33.span4_horz_l_12
 (12 0)  (1706 528)  (1706 528)  routing T_32_33.span4_vert_1 <X> T_32_33.span4_horz_l_12


LogicTile_32_32

 (19 1)  (1691 513)  (1691 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0
 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0
 (9 3)  (297 499)  (297 499)  routing T_6_31.sp4_v_b_1 <X> T_6_31.sp4_v_t_36


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0


LogicTile_26_31

 (9 3)  (1357 499)  (1357 499)  routing T_26_31.sp4_v_b_1 <X> T_26_31.sp4_v_t_36


LogicTile_31_31

 (5 4)  (1623 500)  (1623 500)  routing T_31_31.sp4_v_b_3 <X> T_31_31.sp4_h_r_3
 (6 5)  (1624 501)  (1624 501)  routing T_31_31.sp4_v_b_3 <X> T_31_31.sp4_h_r_3


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 502)  (1730 502)  routing T_33_31.span4_horz_14 <X> T_33_31.lc_trk_g0_6
 (4 7)  (1730 503)  (1730 503)  routing T_33_31.span4_horz_14 <X> T_33_31.lc_trk_g0_6
 (6 7)  (1732 503)  (1732 503)  routing T_33_31.span4_horz_14 <X> T_33_31.lc_trk_g0_6
 (7 7)  (1733 503)  (1733 503)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_14 lc_trk_g0_6


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 1)  (75 481)  (75 481)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_v_b_0


LogicTile_4_30

 (3 5)  (183 485)  (183 485)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_h_r_0


LogicTile_6_30

 (19 1)  (307 481)  (307 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_16_30

 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_l_23 <X> T_16_30.sp12_v_b_0


LogicTile_20_30

 (3 0)  (1039 480)  (1039 480)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_v_b_0
 (3 1)  (1039 481)  (1039 481)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_v_b_0


LogicTile_26_30

 (19 1)  (1367 481)  (1367 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_31_30

 (19 3)  (1637 483)  (1637 483)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_32_30

 (3 2)  (1675 482)  (1675 482)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23
 (3 3)  (1675 483)  (1675 483)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23


IO_Tile_33_30

 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0



IO_Tile_0_29

 (13 1)  (4 465)  (4 465)  routing T_0_29.span4_horz_1 <X> T_0_29.span4_vert_b_0
 (14 1)  (3 465)  (3 465)  routing T_0_29.span4_horz_1 <X> T_0_29.span4_vert_b_0


LogicTile_1_29

 (19 13)  (37 477)  (37 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_29

 (3 4)  (399 468)  (399 468)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_h_r_0


LogicTile_13_29

 (3 3)  (657 467)  (657 467)  routing T_13_29.sp12_v_b_0 <X> T_13_29.sp12_h_l_23


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_20_29

 (3 1)  (1039 465)  (1039 465)  routing T_20_29.sp12_h_l_23 <X> T_20_29.sp12_v_b_0


LogicTile_22_29

 (3 0)  (1147 464)  (1147 464)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0
 (3 1)  (1147 465)  (1147 465)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0


LogicTile_26_29

 (8 11)  (1356 475)  (1356 475)  routing T_26_29.sp4_v_b_4 <X> T_26_29.sp4_v_t_42
 (10 11)  (1358 475)  (1358 475)  routing T_26_29.sp4_v_b_4 <X> T_26_29.sp4_v_t_42


LogicTile_27_29

 (6 14)  (1408 478)  (1408 478)  routing T_27_29.sp4_v_b_6 <X> T_27_29.sp4_v_t_44
 (5 15)  (1407 479)  (1407 479)  routing T_27_29.sp4_v_b_6 <X> T_27_29.sp4_v_t_44


LogicTile_30_29

 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 472)  (1742 472)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


LogicTile_24_28

 (3 0)  (1255 448)  (1255 448)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (3 1)  (1255 449)  (1255 449)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0


LogicTile_26_28

 (19 4)  (1367 452)  (1367 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_28_28

 (3 0)  (1459 448)  (1459 448)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0
 (3 1)  (1459 449)  (1459 449)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0


IO_Tile_33_28

 (17 2)  (1743 450)  (1743 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (17 5)  (1743 453)  (1743 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (4 8)  (13 440)  (13 440)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g1_0
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 441)  (12 441)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g1_0
 (7 9)  (10 441)  (10 441)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (5 10)  (12 442)  (12 442)  routing T_0_27.span4_horz_19 <X> T_0_27.lc_trk_g1_3
 (6 10)  (11 442)  (11 442)  routing T_0_27.span4_horz_19 <X> T_0_27.lc_trk_g1_3
 (7 10)  (10 442)  (10 442)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_19 lc_trk_g1_3
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_0 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (5 10)  (131 442)  (131 442)  routing T_3_27.sp4_v_b_6 <X> T_3_27.sp4_h_l_43


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 1)  (1351 433)  (1351 433)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_3_26

 (19 6)  (145 422)  (145 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25

 (3 1)  (291 401)  (291 401)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_v_b_0


LogicTile_7_25



RAM_Tile_8_25

 (3 4)  (399 404)  (399 404)  routing T_8_25.sp12_v_t_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25

 (2 12)  (710 412)  (710 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_25



LogicTile_16_25

 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 404)  (849 404)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 404)  (850 404)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 404)  (856 404)  LC_2 Logic Functioning bit
 (41 4)  (857 404)  (857 404)  LC_2 Logic Functioning bit
 (42 4)  (858 404)  (858 404)  LC_2 Logic Functioning bit
 (43 4)  (859 404)  (859 404)  LC_2 Logic Functioning bit
 (52 4)  (868 404)  (868 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (40 5)  (856 405)  (856 405)  LC_2 Logic Functioning bit
 (41 5)  (857 405)  (857 405)  LC_2 Logic Functioning bit
 (42 5)  (858 405)  (858 405)  LC_2 Logic Functioning bit
 (43 5)  (859 405)  (859 405)  LC_2 Logic Functioning bit
 (16 13)  (832 413)  (832 413)  routing T_16_25.sp12_v_b_8 <X> T_16_25.lc_trk_g3_0
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_17_25

 (13 12)  (887 412)  (887 412)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_11
 (12 13)  (886 413)  (886 413)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_11


LogicTile_18_25



LogicTile_19_25



LogicTile_20_25

 (3 1)  (1039 401)  (1039 401)  routing T_20_25.sp12_h_l_23 <X> T_20_25.sp12_v_b_0


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25

 (4 10)  (1406 410)  (1406 410)  routing T_27_25.sp4_v_b_10 <X> T_27_25.sp4_v_t_43
 (6 10)  (1408 410)  (1408 410)  routing T_27_25.sp4_v_b_10 <X> T_27_25.sp4_v_t_43


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24

 (7 13)  (1097 397)  (1097 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0


LogicTile_20_23

 (19 6)  (1055 374)  (1055 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_26_23

 (3 0)  (1351 368)  (1351 368)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_v_b_0
 (3 1)  (1351 369)  (1351 369)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_v_b_0


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0



LogicTile_4_22

 (3 5)  (183 357)  (183 357)  routing T_4_22.sp12_h_l_23 <X> T_4_22.sp12_h_r_0


LogicTile_12_22

 (2 8)  (602 360)  (602 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_22

 (2 12)  (710 364)  (710 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_22

 (4 12)  (766 364)  (766 364)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9
 (5 13)  (767 365)  (767 365)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9


LogicTile_17_22

 (13 12)  (887 364)  (887 364)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_11
 (12 13)  (886 365)  (886 365)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_11


LogicTile_18_22

 (19 6)  (947 358)  (947 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_3_21

 (3 6)  (129 342)  (129 342)  routing T_3_21.sp12_h_r_0 <X> T_3_21.sp12_v_t_23
 (3 7)  (129 343)  (129 343)  routing T_3_21.sp12_h_r_0 <X> T_3_21.sp12_v_t_23


LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


RAM_Tile_8_21

 (2 0)  (398 336)  (398 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_11_21

 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 342)  (564 342)  routing T_11_21.bnr_op_5 <X> T_11_21.lc_trk_g1_5
 (18 7)  (564 343)  (564 343)  routing T_11_21.bnr_op_5 <X> T_11_21.lc_trk_g1_5
 (26 8)  (572 344)  (572 344)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (37 8)  (583 344)  (583 344)  LC_4 Logic Functioning bit
 (39 8)  (585 344)  (585 344)  LC_4 Logic Functioning bit
 (40 8)  (586 344)  (586 344)  LC_4 Logic Functioning bit
 (42 8)  (588 344)  (588 344)  LC_4 Logic Functioning bit
 (48 8)  (594 344)  (594 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (27 9)  (573 345)  (573 345)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 345)  (582 345)  LC_4 Logic Functioning bit
 (38 9)  (584 345)  (584 345)  LC_4 Logic Functioning bit
 (41 9)  (587 345)  (587 345)  LC_4 Logic Functioning bit
 (43 9)  (589 345)  (589 345)  LC_4 Logic Functioning bit
 (11 12)  (557 348)  (557 348)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (13 12)  (559 348)  (559 348)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (12 13)  (558 349)  (558 349)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11


LogicTile_16_21

 (3 0)  (819 336)  (819 336)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0
 (3 1)  (819 337)  (819 337)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0
 (21 4)  (837 340)  (837 340)  routing T_16_21.sp4_v_b_11 <X> T_16_21.lc_trk_g1_3
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (839 340)  (839 340)  routing T_16_21.sp4_v_b_11 <X> T_16_21.lc_trk_g1_3
 (21 5)  (837 341)  (837 341)  routing T_16_21.sp4_v_b_11 <X> T_16_21.lc_trk_g1_3
 (16 6)  (832 342)  (832 342)  routing T_16_21.sp4_v_b_13 <X> T_16_21.lc_trk_g1_5
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 342)  (834 342)  routing T_16_21.sp4_v_b_13 <X> T_16_21.lc_trk_g1_5
 (18 7)  (834 343)  (834 343)  routing T_16_21.sp4_v_b_13 <X> T_16_21.lc_trk_g1_5
 (19 8)  (835 344)  (835 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (12 12)  (828 348)  (828 348)  routing T_16_21.sp4_v_b_11 <X> T_16_21.sp4_h_r_11
 (11 13)  (827 349)  (827 349)  routing T_16_21.sp4_v_b_11 <X> T_16_21.sp4_h_r_11
 (27 14)  (843 350)  (843 350)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 350)  (846 350)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (39 14)  (855 350)  (855 350)  LC_7 Logic Functioning bit
 (40 14)  (856 350)  (856 350)  LC_7 Logic Functioning bit
 (41 14)  (857 350)  (857 350)  LC_7 Logic Functioning bit
 (42 14)  (858 350)  (858 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (47 14)  (863 350)  (863 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (31 15)  (847 351)  (847 351)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (39 15)  (855 351)  (855 351)  LC_7 Logic Functioning bit
 (40 15)  (856 351)  (856 351)  LC_7 Logic Functioning bit
 (41 15)  (857 351)  (857 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit
 (43 15)  (859 351)  (859 351)  LC_7 Logic Functioning bit


LogicTile_17_21

 (8 1)  (882 337)  (882 337)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_b_1
 (9 9)  (883 345)  (883 345)  routing T_17_21.sp4_v_t_46 <X> T_17_21.sp4_v_b_7
 (10 9)  (884 345)  (884 345)  routing T_17_21.sp4_v_t_46 <X> T_17_21.sp4_v_b_7


LogicTile_18_21

 (22 0)  (950 336)  (950 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (965 336)  (965 336)  LC_0 Logic Functioning bit
 (39 0)  (967 336)  (967 336)  LC_0 Logic Functioning bit
 (40 0)  (968 336)  (968 336)  LC_0 Logic Functioning bit
 (41 0)  (969 336)  (969 336)  LC_0 Logic Functioning bit
 (42 0)  (970 336)  (970 336)  LC_0 Logic Functioning bit
 (43 0)  (971 336)  (971 336)  LC_0 Logic Functioning bit
 (47 0)  (975 336)  (975 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (954 337)  (954 337)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 337)  (955 337)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 337)  (956 337)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 337)  (959 337)  routing T_18_21.lc_trk_g0_3 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (38 1)  (966 337)  (966 337)  LC_0 Logic Functioning bit
 (40 1)  (968 337)  (968 337)  LC_0 Logic Functioning bit
 (41 1)  (969 337)  (969 337)  LC_0 Logic Functioning bit
 (42 1)  (970 337)  (970 337)  LC_0 Logic Functioning bit
 (43 1)  (971 337)  (971 337)  LC_0 Logic Functioning bit
 (21 12)  (949 348)  (949 348)  routing T_18_21.sp4_h_r_35 <X> T_18_21.lc_trk_g3_3
 (22 12)  (950 348)  (950 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (951 348)  (951 348)  routing T_18_21.sp4_h_r_35 <X> T_18_21.lc_trk_g3_3
 (24 12)  (952 348)  (952 348)  routing T_18_21.sp4_h_r_35 <X> T_18_21.lc_trk_g3_3
 (19 13)  (947 349)  (947 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_21

 (16 0)  (998 336)  (998 336)  routing T_19_21.sp4_v_b_9 <X> T_19_21.lc_trk_g0_1
 (17 0)  (999 336)  (999 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1000 336)  (1000 336)  routing T_19_21.sp4_v_b_9 <X> T_19_21.lc_trk_g0_1
 (18 1)  (1000 337)  (1000 337)  routing T_19_21.sp4_v_b_9 <X> T_19_21.lc_trk_g0_1
 (14 2)  (996 338)  (996 338)  routing T_19_21.sp4_v_b_4 <X> T_19_21.lc_trk_g0_4
 (16 3)  (998 339)  (998 339)  routing T_19_21.sp4_v_b_4 <X> T_19_21.lc_trk_g0_4
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 4)  (1003 340)  (1003 340)  routing T_19_21.sp4_v_b_3 <X> T_19_21.lc_trk_g1_3
 (22 4)  (1004 340)  (1004 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1005 340)  (1005 340)  routing T_19_21.sp4_v_b_3 <X> T_19_21.lc_trk_g1_3
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 342)  (1012 342)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 342)  (1016 342)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 342)  (1017 342)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.input_2_3
 (37 6)  (1019 342)  (1019 342)  LC_3 Logic Functioning bit
 (38 6)  (1020 342)  (1020 342)  LC_3 Logic Functioning bit
 (39 6)  (1021 342)  (1021 342)  LC_3 Logic Functioning bit
 (41 6)  (1023 342)  (1023 342)  LC_3 Logic Functioning bit
 (52 6)  (1034 342)  (1034 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 343)  (1013 343)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 343)  (1014 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1015 343)  (1015 343)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.input_2_3
 (35 7)  (1017 343)  (1017 343)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.input_2_3
 (37 7)  (1019 343)  (1019 343)  LC_3 Logic Functioning bit
 (39 7)  (1021 343)  (1021 343)  LC_3 Logic Functioning bit
 (40 7)  (1022 343)  (1022 343)  LC_3 Logic Functioning bit
 (21 10)  (1003 346)  (1003 346)  routing T_19_21.sp12_v_b_7 <X> T_19_21.lc_trk_g2_7
 (22 10)  (1004 346)  (1004 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1006 346)  (1006 346)  routing T_19_21.sp12_v_b_7 <X> T_19_21.lc_trk_g2_7
 (21 11)  (1003 347)  (1003 347)  routing T_19_21.sp12_v_b_7 <X> T_19_21.lc_trk_g2_7
 (5 12)  (987 348)  (987 348)  routing T_19_21.sp4_v_b_3 <X> T_19_21.sp4_h_r_9
 (4 13)  (986 349)  (986 349)  routing T_19_21.sp4_v_b_3 <X> T_19_21.sp4_h_r_9
 (6 13)  (988 349)  (988 349)  routing T_19_21.sp4_v_b_3 <X> T_19_21.sp4_h_r_9


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (14 6)  (1050 342)  (1050 342)  routing T_20_21.sp4_h_l_9 <X> T_20_21.lc_trk_g1_4
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (1062 342)  (1062 342)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (31 6)  (1067 342)  (1067 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 342)  (1070 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 342)  (1076 342)  LC_3 Logic Functioning bit
 (42 6)  (1078 342)  (1078 342)  LC_3 Logic Functioning bit
 (52 6)  (1088 342)  (1088 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (1050 343)  (1050 343)  routing T_20_21.sp4_h_l_9 <X> T_20_21.lc_trk_g1_4
 (15 7)  (1051 343)  (1051 343)  routing T_20_21.sp4_h_l_9 <X> T_20_21.lc_trk_g1_4
 (16 7)  (1052 343)  (1052 343)  routing T_20_21.sp4_h_l_9 <X> T_20_21.lc_trk_g1_4
 (17 7)  (1053 343)  (1053 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (1054 343)  (1054 343)  routing T_20_21.sp4_r_v_b_29 <X> T_20_21.lc_trk_g1_5
 (27 7)  (1063 343)  (1063 343)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (41 7)  (1077 343)  (1077 343)  LC_3 Logic Functioning bit
 (43 7)  (1079 343)  (1079 343)  LC_3 Logic Functioning bit
 (19 8)  (1055 344)  (1055 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_24_21

 (19 6)  (1271 342)  (1271 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (2 14)  (1254 350)  (1254 350)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_26_21

 (3 7)  (1351 343)  (1351 343)  routing T_26_21.sp12_h_l_23 <X> T_26_21.sp12_v_t_23


LogicTile_27_21

 (8 15)  (1410 351)  (1410 351)  routing T_27_21.sp4_h_l_47 <X> T_27_21.sp4_v_t_47


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0
 (19 10)  (199 330)  (199 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_10_20

 (3 8)  (495 328)  (495 328)  routing T_10_20.sp12_h_r_1 <X> T_10_20.sp12_v_b_1
 (3 9)  (495 329)  (495 329)  routing T_10_20.sp12_h_r_1 <X> T_10_20.sp12_v_b_1


LogicTile_12_20

 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 322)  (614 322)  routing T_12_20.bnr_op_4 <X> T_12_20.lc_trk_g0_4
 (14 3)  (614 323)  (614 323)  routing T_12_20.bnr_op_4 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (0 4)  (600 324)  (600 324)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_7/cen
 (1 4)  (601 324)  (601 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 325)  (601 325)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_7/cen
 (25 8)  (625 328)  (625 328)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g2_2
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 329)  (624 329)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g2_2
 (26 10)  (626 330)  (626 330)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 330)  (628 330)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 330)  (631 330)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (40 10)  (640 330)  (640 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (42 10)  (642 330)  (642 330)  LC_5 Logic Functioning bit
 (43 10)  (643 330)  (643 330)  LC_5 Logic Functioning bit
 (45 10)  (645 330)  (645 330)  LC_5 Logic Functioning bit
 (26 11)  (626 331)  (626 331)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 331)  (627 331)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 331)  (628 331)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (40 11)  (640 331)  (640 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (42 11)  (642 331)  (642 331)  LC_5 Logic Functioning bit
 (43 11)  (643 331)  (643 331)  LC_5 Logic Functioning bit
 (44 11)  (644 331)  (644 331)  LC_5 Logic Functioning bit
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (600 334)  (600 334)  routing T_12_20.glb_netwk_4 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_13_20

 (15 0)  (669 320)  (669 320)  routing T_13_20.sp4_v_b_17 <X> T_13_20.lc_trk_g0_1
 (16 0)  (670 320)  (670 320)  routing T_13_20.sp4_v_b_17 <X> T_13_20.lc_trk_g0_1
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 322)  (684 322)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (37 2)  (691 322)  (691 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (42 2)  (696 322)  (696 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (15 3)  (669 323)  (669 323)  routing T_13_20.bot_op_4 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 323)  (677 323)  routing T_13_20.sp4_v_b_22 <X> T_13_20.lc_trk_g0_6
 (24 3)  (678 323)  (678 323)  routing T_13_20.sp4_v_b_22 <X> T_13_20.lc_trk_g0_6
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 323)  (686 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (688 323)  (688 323)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.input_2_1
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (43 3)  (697 323)  (697 323)  LC_1 Logic Functioning bit
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (42 4)  (696 324)  (696 324)  LC_2 Logic Functioning bit
 (43 4)  (697 324)  (697 324)  LC_2 Logic Functioning bit
 (50 4)  (704 324)  (704 324)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (669 325)  (669 325)  routing T_13_20.bot_op_0 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (42 5)  (696 325)  (696 325)  LC_2 Logic Functioning bit
 (43 5)  (697 325)  (697 325)  LC_2 Logic Functioning bit
 (1 12)  (655 332)  (655 332)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (1 13)  (655 333)  (655 333)  routing T_13_20.glb_netwk_4 <X> T_13_20.glb2local_3


LogicTile_14_20

 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_20

 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (783 321)  (783 321)  routing T_15_20.sp4_r_v_b_32 <X> T_15_20.lc_trk_g0_3
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (46 2)  (808 322)  (808 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 323)  (792 323)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (40 3)  (802 323)  (802 323)  LC_1 Logic Functioning bit
 (41 3)  (803 323)  (803 323)  LC_1 Logic Functioning bit
 (42 3)  (804 323)  (804 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (28 4)  (790 324)  (790 324)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 324)  (802 324)  LC_2 Logic Functioning bit
 (42 4)  (804 324)  (804 324)  LC_2 Logic Functioning bit
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (35 6)  (797 326)  (797 326)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.input_2_3
 (38 6)  (800 326)  (800 326)  LC_3 Logic Functioning bit
 (41 6)  (803 326)  (803 326)  LC_3 Logic Functioning bit
 (28 7)  (790 327)  (790 327)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 327)  (794 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (795 327)  (795 327)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.input_2_3
 (35 7)  (797 327)  (797 327)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.input_2_3
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (40 7)  (802 327)  (802 327)  LC_3 Logic Functioning bit
 (16 8)  (778 328)  (778 328)  routing T_15_20.sp4_v_b_33 <X> T_15_20.lc_trk_g2_1
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 328)  (780 328)  routing T_15_20.sp4_v_b_33 <X> T_15_20.lc_trk_g2_1
 (18 9)  (780 329)  (780 329)  routing T_15_20.sp4_v_b_33 <X> T_15_20.lc_trk_g2_1
 (19 10)  (781 330)  (781 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (785 330)  (785 330)  routing T_15_20.sp12_v_b_23 <X> T_15_20.lc_trk_g2_7
 (21 11)  (783 331)  (783 331)  routing T_15_20.sp12_v_b_23 <X> T_15_20.lc_trk_g2_7
 (21 12)  (783 332)  (783 332)  routing T_15_20.sp4_v_t_22 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 332)  (785 332)  routing T_15_20.sp4_v_t_22 <X> T_15_20.lc_trk_g3_3
 (21 13)  (783 333)  (783 333)  routing T_15_20.sp4_v_t_22 <X> T_15_20.lc_trk_g3_3


LogicTile_16_20

 (8 0)  (824 320)  (824 320)  routing T_16_20.sp4_v_b_1 <X> T_16_20.sp4_h_r_1
 (9 0)  (825 320)  (825 320)  routing T_16_20.sp4_v_b_1 <X> T_16_20.sp4_h_r_1
 (3 1)  (819 321)  (819 321)  routing T_16_20.sp12_h_l_23 <X> T_16_20.sp12_v_b_0
 (14 1)  (830 321)  (830 321)  routing T_16_20.sp4_r_v_b_35 <X> T_16_20.lc_trk_g0_0
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (14 5)  (830 325)  (830 325)  routing T_16_20.sp4_r_v_b_24 <X> T_16_20.lc_trk_g1_0
 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 332)  (850 332)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 332)  (856 332)  LC_6 Logic Functioning bit
 (42 12)  (858 332)  (858 332)  LC_6 Logic Functioning bit
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (41 13)  (857 333)  (857 333)  LC_6 Logic Functioning bit
 (43 13)  (859 333)  (859 333)  LC_6 Logic Functioning bit


LogicTile_17_20

 (27 0)  (901 320)  (901 320)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 320)  (904 320)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 320)  (905 320)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 320)  (908 320)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (39 0)  (913 320)  (913 320)  LC_0 Logic Functioning bit
 (8 1)  (882 321)  (882 321)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_b_1
 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 321)  (897 321)  routing T_17_20.sp4_v_b_18 <X> T_17_20.lc_trk_g0_2
 (24 1)  (898 321)  (898 321)  routing T_17_20.sp4_v_b_18 <X> T_17_20.lc_trk_g0_2
 (26 1)  (900 321)  (900 321)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 321)  (904 321)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (907 321)  (907 321)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.input_2_0
 (35 1)  (909 321)  (909 321)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.input_2_0
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (27 2)  (901 322)  (901 322)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 322)  (902 322)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 322)  (905 322)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (39 2)  (913 322)  (913 322)  LC_1 Logic Functioning bit
 (40 2)  (914 322)  (914 322)  LC_1 Logic Functioning bit
 (41 2)  (915 322)  (915 322)  LC_1 Logic Functioning bit
 (50 2)  (924 322)  (924 322)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (926 322)  (926 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (896 323)  (896 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 323)  (898 323)  routing T_17_20.bot_op_6 <X> T_17_20.lc_trk_g0_6
 (27 3)  (901 323)  (901 323)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 323)  (904 323)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 323)  (905 323)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (38 3)  (912 323)  (912 323)  LC_1 Logic Functioning bit
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (41 3)  (915 323)  (915 323)  LC_1 Logic Functioning bit
 (14 4)  (888 324)  (888 324)  routing T_17_20.bnr_op_0 <X> T_17_20.lc_trk_g1_0
 (21 4)  (895 324)  (895 324)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 324)  (897 324)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (24 4)  (898 324)  (898 324)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (27 4)  (901 324)  (901 324)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 324)  (904 324)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 324)  (908 324)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 324)  (912 324)  LC_2 Logic Functioning bit
 (39 4)  (913 324)  (913 324)  LC_2 Logic Functioning bit
 (14 5)  (888 325)  (888 325)  routing T_17_20.bnr_op_0 <X> T_17_20.lc_trk_g1_0
 (17 5)  (891 325)  (891 325)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (895 325)  (895 325)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (26 5)  (900 325)  (900 325)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 325)  (904 325)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 325)  (906 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (907 325)  (907 325)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.input_2_2
 (35 5)  (909 325)  (909 325)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.input_2_2
 (37 5)  (911 325)  (911 325)  LC_2 Logic Functioning bit
 (38 5)  (912 325)  (912 325)  LC_2 Logic Functioning bit
 (39 5)  (913 325)  (913 325)  LC_2 Logic Functioning bit
 (14 6)  (888 326)  (888 326)  routing T_17_20.sp4_h_l_1 <X> T_17_20.lc_trk_g1_4
 (25 6)  (899 326)  (899 326)  routing T_17_20.lft_op_6 <X> T_17_20.lc_trk_g1_6
 (27 6)  (901 326)  (901 326)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 326)  (902 326)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 326)  (905 326)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (39 6)  (913 326)  (913 326)  LC_3 Logic Functioning bit
 (40 6)  (914 326)  (914 326)  LC_3 Logic Functioning bit
 (41 6)  (915 326)  (915 326)  LC_3 Logic Functioning bit
 (47 6)  (921 326)  (921 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (924 326)  (924 326)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (889 327)  (889 327)  routing T_17_20.sp4_h_l_1 <X> T_17_20.lc_trk_g1_4
 (16 7)  (890 327)  (890 327)  routing T_17_20.sp4_h_l_1 <X> T_17_20.lc_trk_g1_4
 (17 7)  (891 327)  (891 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (896 327)  (896 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 327)  (898 327)  routing T_17_20.lft_op_6 <X> T_17_20.lc_trk_g1_6
 (27 7)  (901 327)  (901 327)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 327)  (904 327)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 327)  (905 327)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (40 7)  (914 327)  (914 327)  LC_3 Logic Functioning bit
 (41 7)  (915 327)  (915 327)  LC_3 Logic Functioning bit
 (21 8)  (895 328)  (895 328)  routing T_17_20.sp4_v_t_22 <X> T_17_20.lc_trk_g2_3
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 328)  (897 328)  routing T_17_20.sp4_v_t_22 <X> T_17_20.lc_trk_g2_3
 (25 8)  (899 328)  (899 328)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g2_2
 (28 8)  (902 328)  (902 328)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 328)  (905 328)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (39 8)  (913 328)  (913 328)  LC_4 Logic Functioning bit
 (21 9)  (895 329)  (895 329)  routing T_17_20.sp4_v_t_22 <X> T_17_20.lc_trk_g2_3
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 329)  (897 329)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g2_2
 (24 9)  (898 329)  (898 329)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g2_2
 (25 9)  (899 329)  (899 329)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g2_2
 (26 9)  (900 329)  (900 329)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 329)  (904 329)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 329)  (906 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (907 329)  (907 329)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.input_2_4
 (35 9)  (909 329)  (909 329)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.input_2_4
 (37 9)  (911 329)  (911 329)  LC_4 Logic Functioning bit
 (38 9)  (912 329)  (912 329)  LC_4 Logic Functioning bit
 (39 9)  (913 329)  (913 329)  LC_4 Logic Functioning bit
 (27 10)  (901 330)  (901 330)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 330)  (905 330)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (912 330)  (912 330)  LC_5 Logic Functioning bit
 (39 10)  (913 330)  (913 330)  LC_5 Logic Functioning bit
 (40 10)  (914 330)  (914 330)  LC_5 Logic Functioning bit
 (41 10)  (915 330)  (915 330)  LC_5 Logic Functioning bit
 (50 10)  (924 330)  (924 330)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (926 330)  (926 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (901 331)  (901 331)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 331)  (904 331)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 331)  (905 331)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (40 11)  (914 331)  (914 331)  LC_5 Logic Functioning bit
 (41 11)  (915 331)  (915 331)  LC_5 Logic Functioning bit
 (4 12)  (878 332)  (878 332)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (902 332)  (902 332)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 332)  (905 332)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 332)  (911 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (39 12)  (913 332)  (913 332)  LC_6 Logic Functioning bit
 (5 13)  (879 333)  (879 333)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (21 13)  (895 333)  (895 333)  routing T_17_20.sp4_r_v_b_43 <X> T_17_20.lc_trk_g3_3
 (26 13)  (900 333)  (900 333)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 333)  (904 333)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 333)  (906 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (907 333)  (907 333)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.input_2_6
 (35 13)  (909 333)  (909 333)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.input_2_6
 (38 13)  (912 333)  (912 333)  LC_6 Logic Functioning bit
 (39 13)  (913 333)  (913 333)  LC_6 Logic Functioning bit
 (27 14)  (901 334)  (901 334)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 334)  (905 334)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (40 14)  (914 334)  (914 334)  LC_7 Logic Functioning bit
 (41 14)  (915 334)  (915 334)  LC_7 Logic Functioning bit
 (50 14)  (924 334)  (924 334)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (926 334)  (926 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (901 335)  (901 335)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 335)  (904 335)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 335)  (905 335)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (38 15)  (912 335)  (912 335)  LC_7 Logic Functioning bit
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit
 (41 15)  (915 335)  (915 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (26 0)  (954 320)  (954 320)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 320)  (958 320)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 320)  (961 320)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 320)  (964 320)  LC_0 Logic Functioning bit
 (38 0)  (966 320)  (966 320)  LC_0 Logic Functioning bit
 (41 0)  (969 320)  (969 320)  LC_0 Logic Functioning bit
 (43 0)  (971 320)  (971 320)  LC_0 Logic Functioning bit
 (51 0)  (979 320)  (979 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (15 1)  (943 321)  (943 321)  routing T_18_20.bot_op_0 <X> T_18_20.lc_trk_g0_0
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 321)  (958 321)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 321)  (959 321)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (965 321)  (965 321)  LC_0 Logic Functioning bit
 (39 1)  (967 321)  (967 321)  LC_0 Logic Functioning bit
 (40 1)  (968 321)  (968 321)  LC_0 Logic Functioning bit
 (41 1)  (969 321)  (969 321)  LC_0 Logic Functioning bit
 (42 1)  (970 321)  (970 321)  LC_0 Logic Functioning bit
 (43 1)  (971 321)  (971 321)  LC_0 Logic Functioning bit
 (51 1)  (979 321)  (979 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (980 321)  (980 321)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (53 1)  (981 321)  (981 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 4)  (949 324)  (949 324)  routing T_18_20.wire_logic_cluster/lc_3/out <X> T_18_20.lc_trk_g1_3
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (1 6)  (929 326)  (929 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (26 6)  (954 326)  (954 326)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 326)  (962 326)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 326)  (965 326)  LC_3 Logic Functioning bit
 (38 6)  (966 326)  (966 326)  LC_3 Logic Functioning bit
 (39 6)  (967 326)  (967 326)  LC_3 Logic Functioning bit
 (41 6)  (969 326)  (969 326)  LC_3 Logic Functioning bit
 (45 6)  (973 326)  (973 326)  LC_3 Logic Functioning bit
 (1 7)  (929 327)  (929 327)  routing T_18_20.glb_netwk_4 <X> T_18_20.glb2local_0
 (26 7)  (954 327)  (954 327)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 327)  (955 327)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 327)  (956 327)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 327)  (957 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 327)  (959 327)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 327)  (960 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (961 327)  (961 327)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.input_2_3
 (35 7)  (963 327)  (963 327)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.input_2_3
 (37 7)  (965 327)  (965 327)  LC_3 Logic Functioning bit
 (39 7)  (967 327)  (967 327)  LC_3 Logic Functioning bit
 (40 7)  (968 327)  (968 327)  LC_3 Logic Functioning bit
 (48 7)  (976 327)  (976 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (980 327)  (980 327)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (21 8)  (949 328)  (949 328)  routing T_18_20.rgt_op_3 <X> T_18_20.lc_trk_g2_3
 (22 8)  (950 328)  (950 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 328)  (952 328)  routing T_18_20.rgt_op_3 <X> T_18_20.lc_trk_g2_3
 (19 13)  (947 333)  (947 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (928 334)  (928 334)  routing T_18_20.glb_netwk_4 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 334)  (929 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (953 334)  (953 334)  routing T_18_20.rgt_op_6 <X> T_18_20.lc_trk_g3_6
 (22 15)  (950 335)  (950 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 335)  (952 335)  routing T_18_20.rgt_op_6 <X> T_18_20.lc_trk_g3_6


LogicTile_19_20

 (21 0)  (1003 320)  (1003 320)  routing T_19_20.wire_logic_cluster/lc_3/out <X> T_19_20.lc_trk_g0_3
 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (1004 323)  (1004 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 323)  (1005 323)  routing T_19_20.sp4_v_b_22 <X> T_19_20.lc_trk_g0_6
 (24 3)  (1006 323)  (1006 323)  routing T_19_20.sp4_v_b_22 <X> T_19_20.lc_trk_g0_6
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 326)  (1012 326)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 326)  (1015 326)  routing T_19_20.lc_trk_g2_0 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 326)  (1018 326)  LC_3 Logic Functioning bit
 (38 6)  (1020 326)  (1020 326)  LC_3 Logic Functioning bit
 (45 6)  (1027 326)  (1027 326)  LC_3 Logic Functioning bit
 (30 7)  (1012 327)  (1012 327)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 327)  (1018 327)  LC_3 Logic Functioning bit
 (38 7)  (1020 327)  (1020 327)  LC_3 Logic Functioning bit
 (44 7)  (1026 327)  (1026 327)  LC_3 Logic Functioning bit
 (14 9)  (996 329)  (996 329)  routing T_19_20.sp4_r_v_b_32 <X> T_19_20.lc_trk_g2_0
 (17 9)  (999 329)  (999 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (3 12)  (985 332)  (985 332)  routing T_19_20.sp12_v_t_22 <X> T_19_20.sp12_h_r_1
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 332)  (1018 332)  LC_6 Logic Functioning bit
 (37 12)  (1019 332)  (1019 332)  LC_6 Logic Functioning bit
 (38 12)  (1020 332)  (1020 332)  LC_6 Logic Functioning bit
 (39 12)  (1021 332)  (1021 332)  LC_6 Logic Functioning bit
 (45 12)  (1027 332)  (1027 332)  LC_6 Logic Functioning bit
 (31 13)  (1013 333)  (1013 333)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 333)  (1018 333)  LC_6 Logic Functioning bit
 (37 13)  (1019 333)  (1019 333)  LC_6 Logic Functioning bit
 (38 13)  (1020 333)  (1020 333)  LC_6 Logic Functioning bit
 (39 13)  (1021 333)  (1021 333)  LC_6 Logic Functioning bit
 (44 13)  (1026 333)  (1026 333)  LC_6 Logic Functioning bit
 (0 14)  (982 334)  (982 334)  routing T_19_20.glb_netwk_4 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_20

 (5 10)  (1041 330)  (1041 330)  routing T_20_20.sp4_v_t_43 <X> T_20_20.sp4_h_l_43
 (6 11)  (1042 331)  (1042 331)  routing T_20_20.sp4_v_t_43 <X> T_20_20.sp4_h_l_43
 (3 12)  (1039 332)  (1039 332)  routing T_20_20.sp12_v_t_22 <X> T_20_20.sp12_h_r_1


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


LogicTile_31_20

 (3 15)  (1621 335)  (1621 335)  routing T_31_20.sp12_h_l_22 <X> T_31_20.sp12_v_t_22


LogicTile_32_20

 (3 15)  (1675 335)  (1675 335)  routing T_32_20.sp12_h_l_22 <X> T_32_20.sp12_v_t_22


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0


LogicTile_6_19

 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_t_23 <X> T_6_19.sp12_h_r_0


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0


LogicTile_11_19

 (3 4)  (549 308)  (549 308)  routing T_11_19.sp12_v_t_23 <X> T_11_19.sp12_h_r_0


LogicTile_12_19

 (3 0)  (603 304)  (603 304)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_v_b_0
 (3 1)  (603 305)  (603 305)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_v_b_0
 (10 5)  (610 309)  (610 309)  routing T_12_19.sp4_h_r_11 <X> T_12_19.sp4_v_b_4


LogicTile_13_19

 (14 0)  (668 304)  (668 304)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g0_0
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 306)  (668 306)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g0_4
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.bot_op_7 <X> T_13_19.lc_trk_g0_7
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (2 4)  (656 308)  (656 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 308)  (685 308)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 308)  (689 308)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.input_2_2
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (52 4)  (706 308)  (706 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (675 309)  (675 309)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 309)  (686 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (688 309)  (688 309)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.input_2_2
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (41 5)  (695 309)  (695 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (44 5)  (698 309)  (698 309)  LC_2 Logic Functioning bit
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.wire_logic_cluster/lc_5/out <X> T_13_19.lc_trk_g1_5
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 310)  (677 310)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g1_7
 (24 6)  (678 310)  (678 310)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g1_7
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (46 6)  (700 310)  (700 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (707 310)  (707 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (21 7)  (675 311)  (675 311)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g1_7
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (44 7)  (698 311)  (698 311)  LC_3 Logic Functioning bit
 (11 8)  (665 312)  (665 312)  routing T_13_19.sp4_h_r_3 <X> T_13_19.sp4_v_b_8
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 313)  (685 313)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (44 9)  (698 313)  (698 313)  LC_4 Logic Functioning bit
 (21 10)  (675 314)  (675 314)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 314)  (679 314)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g2_6
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (25 12)  (679 316)  (679 316)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g3_2
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 317)  (681 317)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (675 318)  (675 318)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g3_7
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 318)  (678 318)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g3_7
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 318)  (681 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 318)  (685 318)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 318)  (689 318)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_7
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 319)  (686 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (689 319)  (689 319)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_7
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (25 2)  (733 306)  (733 306)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g0_6
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g0_6
 (15 6)  (723 310)  (723 310)  routing T_14_19.lft_op_5 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.lft_op_5 <X> T_14_19.lc_trk_g1_5
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (748 318)  (748 318)  LC_7 Logic Functioning bit
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (19 15)  (727 319)  (727 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (40 15)  (748 319)  (748 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 304)  (786 304)  routing T_15_19.top_op_3 <X> T_15_19.lc_trk_g0_3
 (16 1)  (778 305)  (778 305)  routing T_15_19.sp12_h_r_8 <X> T_15_19.lc_trk_g0_0
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (783 305)  (783 305)  routing T_15_19.top_op_3 <X> T_15_19.lc_trk_g0_3
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.top_op_2 <X> T_15_19.lc_trk_g0_2
 (25 1)  (787 305)  (787 305)  routing T_15_19.top_op_2 <X> T_15_19.lc_trk_g0_2
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (45 4)  (807 308)  (807 308)  LC_2 Logic Functioning bit
 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_h_l_23 <X> T_15_19.sp12_h_r_0
 (14 5)  (776 309)  (776 309)  routing T_15_19.sp12_h_r_16 <X> T_15_19.lc_trk_g1_0
 (16 5)  (778 309)  (778 309)  routing T_15_19.sp12_h_r_16 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 309)  (795 309)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.input_2_2
 (35 5)  (797 309)  (797 309)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.input_2_2
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (53 5)  (815 309)  (815 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (787 310)  (787 310)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g1_6
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 310)  (797 310)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.input_2_3
 (37 6)  (799 310)  (799 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (40 6)  (802 310)  (802 310)  LC_3 Logic Functioning bit
 (42 6)  (804 310)  (804 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (46 6)  (808 310)  (808 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (784 311)  (784 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (785 311)  (785 311)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g1_6
 (24 7)  (786 311)  (786 311)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g1_6
 (25 7)  (787 311)  (787 311)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g1_6
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (796 311)  (796 311)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.input_2_3
 (35 7)  (797 311)  (797 311)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.input_2_3
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (43 7)  (805 311)  (805 311)  LC_3 Logic Functioning bit
 (12 8)  (774 312)  (774 312)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_r_8
 (21 8)  (783 312)  (783 312)  routing T_15_19.bnl_op_3 <X> T_15_19.lc_trk_g2_3
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (787 312)  (787 312)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g2_2
 (11 9)  (773 313)  (773 313)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_r_8
 (21 9)  (783 313)  (783 313)  routing T_15_19.bnl_op_3 <X> T_15_19.lc_trk_g2_3
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 314)  (780 314)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g2_5
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 314)  (796 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 314)  (797 314)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.input_2_5
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (41 10)  (803 314)  (803 314)  LC_5 Logic Functioning bit
 (42 10)  (804 314)  (804 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (788 315)  (788 315)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 315)  (795 315)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.input_2_5
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (39 11)  (801 315)  (801 315)  LC_5 Logic Functioning bit
 (40 11)  (802 315)  (802 315)  LC_5 Logic Functioning bit
 (42 11)  (804 315)  (804 315)  LC_5 Logic Functioning bit
 (43 11)  (805 315)  (805 315)  LC_5 Logic Functioning bit
 (46 11)  (808 315)  (808 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (0 14)  (762 318)  (762 318)  routing T_15_19.glb_netwk_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (780 319)  (780 319)  routing T_15_19.sp4_r_v_b_45 <X> T_15_19.lc_trk_g3_5


LogicTile_16_19

 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (45 0)  (861 304)  (861 304)  LC_0 Logic Functioning bit
 (47 0)  (863 304)  (863 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (824 305)  (824 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (9 1)  (825 305)  (825 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (10 1)  (826 305)  (826 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (44 1)  (860 305)  (860 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (830 308)  (830 308)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 7)  (830 311)  (830 311)  routing T_16_19.sp12_h_r_20 <X> T_16_19.lc_trk_g1_4
 (16 7)  (832 311)  (832 311)  routing T_16_19.sp12_h_r_20 <X> T_16_19.lc_trk_g1_4
 (17 7)  (833 311)  (833 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (45 8)  (861 312)  (861 312)  LC_4 Logic Functioning bit
 (51 8)  (867 312)  (867 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (824 313)  (824 313)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_7
 (9 9)  (825 313)  (825 313)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_7
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (44 9)  (860 313)  (860 313)  LC_4 Logic Functioning bit
 (5 13)  (821 317)  (821 317)  routing T_16_19.sp4_h_r_9 <X> T_16_19.sp4_v_b_9
 (0 14)  (816 318)  (816 318)  routing T_16_19.glb_netwk_4 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_19

 (15 0)  (889 304)  (889 304)  routing T_17_19.bot_op_1 <X> T_17_19.lc_trk_g0_1
 (17 0)  (891 304)  (891 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 10)  (884 314)  (884 314)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_l_42
 (25 10)  (899 314)  (899 314)  routing T_17_19.wire_logic_cluster/lc_6/out <X> T_17_19.lc_trk_g2_6
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (888 316)  (888 316)  routing T_17_19.sp4_h_l_21 <X> T_17_19.lc_trk_g3_0
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 316)  (907 316)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 316)  (909 316)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.input_2_6
 (38 12)  (912 316)  (912 316)  LC_6 Logic Functioning bit
 (41 12)  (915 316)  (915 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (45 12)  (919 316)  (919 316)  LC_6 Logic Functioning bit
 (52 12)  (926 316)  (926 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (889 317)  (889 317)  routing T_17_19.sp4_h_l_21 <X> T_17_19.lc_trk_g3_0
 (16 13)  (890 317)  (890 317)  routing T_17_19.sp4_h_l_21 <X> T_17_19.lc_trk_g3_0
 (17 13)  (891 317)  (891 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (900 317)  (900 317)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 317)  (902 317)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 317)  (906 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (907 317)  (907 317)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.input_2_6
 (34 13)  (908 317)  (908 317)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.input_2_6
 (35 13)  (909 317)  (909 317)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.input_2_6
 (37 13)  (911 317)  (911 317)  LC_6 Logic Functioning bit
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (39 13)  (913 317)  (913 317)  LC_6 Logic Functioning bit
 (40 13)  (914 317)  (914 317)  LC_6 Logic Functioning bit
 (41 13)  (915 317)  (915 317)  LC_6 Logic Functioning bit
 (42 13)  (916 317)  (916 317)  LC_6 Logic Functioning bit
 (43 13)  (917 317)  (917 317)  LC_6 Logic Functioning bit
 (44 13)  (918 317)  (918 317)  LC_6 Logic Functioning bit
 (0 14)  (874 318)  (874 318)  routing T_17_19.glb_netwk_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (897 318)  (897 318)  routing T_17_19.sp12_v_b_23 <X> T_17_19.lc_trk_g3_7
 (19 15)  (893 319)  (893 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (895 319)  (895 319)  routing T_17_19.sp12_v_b_23 <X> T_17_19.lc_trk_g3_7


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (22 0)  (950 304)  (950 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (952 304)  (952 304)  routing T_18_19.top_op_3 <X> T_18_19.lc_trk_g0_3
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 304)  (961 304)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (41 0)  (969 304)  (969 304)  LC_0 Logic Functioning bit
 (43 0)  (971 304)  (971 304)  LC_0 Logic Functioning bit
 (45 0)  (973 304)  (973 304)  LC_0 Logic Functioning bit
 (46 0)  (974 304)  (974 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (21 1)  (949 305)  (949 305)  routing T_18_19.top_op_3 <X> T_18_19.lc_trk_g0_3
 (30 1)  (958 305)  (958 305)  routing T_18_19.lc_trk_g0_3 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (41 1)  (969 305)  (969 305)  LC_0 Logic Functioning bit
 (43 1)  (971 305)  (971 305)  LC_0 Logic Functioning bit
 (53 1)  (981 305)  (981 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (928 308)  (928 308)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (1 4)  (929 308)  (929 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (929 309)  (929 309)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (25 8)  (953 312)  (953 312)  routing T_18_19.bnl_op_2 <X> T_18_19.lc_trk_g2_2
 (22 9)  (950 313)  (950 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (953 313)  (953 313)  routing T_18_19.bnl_op_2 <X> T_18_19.lc_trk_g2_2
 (0 14)  (928 318)  (928 318)  routing T_18_19.glb_netwk_4 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 318)  (929 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_19_19

 (22 0)  (1004 304)  (1004 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1006 304)  (1006 304)  routing T_19_19.bot_op_3 <X> T_19_19.lc_trk_g0_3
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (997 307)  (997 307)  routing T_19_19.sp4_v_t_9 <X> T_19_19.lc_trk_g0_4
 (16 3)  (998 307)  (998 307)  routing T_19_19.sp4_v_t_9 <X> T_19_19.lc_trk_g0_4
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (28 4)  (1010 308)  (1010 308)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 308)  (1012 308)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 308)  (1013 308)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 308)  (1015 308)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 308)  (1016 308)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (1022 308)  (1022 308)  LC_2 Logic Functioning bit
 (42 4)  (1024 308)  (1024 308)  LC_2 Logic Functioning bit
 (40 5)  (1022 309)  (1022 309)  LC_2 Logic Functioning bit
 (42 5)  (1024 309)  (1024 309)  LC_2 Logic Functioning bit
 (6 6)  (988 310)  (988 310)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_v_t_38
 (14 10)  (996 314)  (996 314)  routing T_19_19.bnl_op_4 <X> T_19_19.lc_trk_g2_4
 (17 10)  (999 314)  (999 314)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1000 314)  (1000 314)  routing T_19_19.bnl_op_5 <X> T_19_19.lc_trk_g2_5
 (14 11)  (996 315)  (996 315)  routing T_19_19.bnl_op_4 <X> T_19_19.lc_trk_g2_4
 (17 11)  (999 315)  (999 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (1000 315)  (1000 315)  routing T_19_19.bnl_op_5 <X> T_19_19.lc_trk_g2_5
 (26 12)  (1008 316)  (1008 316)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 316)  (1013 316)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 316)  (1015 316)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 316)  (1016 316)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 316)  (1017 316)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.input_2_6
 (37 12)  (1019 316)  (1019 316)  LC_6 Logic Functioning bit
 (39 12)  (1021 316)  (1021 316)  LC_6 Logic Functioning bit
 (45 12)  (1027 316)  (1027 316)  LC_6 Logic Functioning bit
 (28 13)  (1010 317)  (1010 317)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 317)  (1012 317)  routing T_19_19.lc_trk_g0_3 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 317)  (1013 317)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 317)  (1014 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (39 13)  (1021 317)  (1021 317)  LC_6 Logic Functioning bit
 (42 13)  (1024 317)  (1024 317)  LC_6 Logic Functioning bit
 (47 13)  (1029 317)  (1029 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (996 318)  (996 318)  routing T_19_19.bnl_op_4 <X> T_19_19.lc_trk_g3_4
 (25 14)  (1007 318)  (1007 318)  routing T_19_19.wire_logic_cluster/lc_6/out <X> T_19_19.lc_trk_g3_6
 (14 15)  (996 319)  (996 319)  routing T_19_19.bnl_op_4 <X> T_19_19.lc_trk_g3_4
 (17 15)  (999 319)  (999 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_20_19

 (4 4)  (1040 308)  (1040 308)  routing T_20_19.sp4_h_l_38 <X> T_20_19.sp4_v_b_3
 (5 5)  (1041 309)  (1041 309)  routing T_20_19.sp4_h_l_38 <X> T_20_19.sp4_v_b_3


LogicTile_21_19

 (13 4)  (1103 308)  (1103 308)  routing T_21_19.sp4_h_l_40 <X> T_21_19.sp4_v_b_5
 (12 5)  (1102 309)  (1102 309)  routing T_21_19.sp4_h_l_40 <X> T_21_19.sp4_v_b_5
 (12 7)  (1102 311)  (1102 311)  routing T_21_19.sp4_h_l_40 <X> T_21_19.sp4_v_t_40


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_t_23 <X> T_2_18.sp12_h_r_0


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0
 (3 14)  (291 302)  (291 302)  routing T_6_18.sp12_h_r_1 <X> T_6_18.sp12_v_t_22
 (3 15)  (291 303)  (291 303)  routing T_6_18.sp12_h_r_1 <X> T_6_18.sp12_v_t_22


LogicTile_10_18

 (2 8)  (494 296)  (494 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (494 300)  (494 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_18

 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 4)  (557 292)  (557 292)  routing T_11_18.sp4_h_r_0 <X> T_11_18.sp4_v_b_5
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 299)  (569 299)  routing T_11_18.sp4_v_b_46 <X> T_11_18.lc_trk_g2_6
 (24 11)  (570 299)  (570 299)  routing T_11_18.sp4_v_b_46 <X> T_11_18.lc_trk_g2_6
 (0 14)  (546 302)  (546 302)  routing T_11_18.glb_netwk_4 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 302)  (579 302)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 302)  (582 302)  LC_7 Logic Functioning bit
 (37 14)  (583 302)  (583 302)  LC_7 Logic Functioning bit
 (38 14)  (584 302)  (584 302)  LC_7 Logic Functioning bit
 (39 14)  (585 302)  (585 302)  LC_7 Logic Functioning bit
 (45 14)  (591 302)  (591 302)  LC_7 Logic Functioning bit
 (47 14)  (593 302)  (593 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (31 15)  (577 303)  (577 303)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 303)  (582 303)  LC_7 Logic Functioning bit
 (37 15)  (583 303)  (583 303)  LC_7 Logic Functioning bit
 (38 15)  (584 303)  (584 303)  LC_7 Logic Functioning bit
 (39 15)  (585 303)  (585 303)  LC_7 Logic Functioning bit
 (44 15)  (590 303)  (590 303)  LC_7 Logic Functioning bit
 (53 15)  (599 303)  (599 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_18

 (25 0)  (625 288)  (625 288)  routing T_12_18.sp12_h_r_2 <X> T_12_18.lc_trk_g0_2
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.sp12_h_r_2 <X> T_12_18.lc_trk_g0_2
 (25 1)  (625 289)  (625 289)  routing T_12_18.sp12_h_r_2 <X> T_12_18.lc_trk_g0_2
 (21 4)  (621 292)  (621 292)  routing T_12_18.sp4_h_r_11 <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 292)  (623 292)  routing T_12_18.sp4_h_r_11 <X> T_12_18.lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.sp4_h_r_11 <X> T_12_18.lc_trk_g1_3
 (21 8)  (621 296)  (621 296)  routing T_12_18.sp12_v_t_0 <X> T_12_18.lc_trk_g2_3
 (22 8)  (622 296)  (622 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (624 296)  (624 296)  routing T_12_18.sp12_v_t_0 <X> T_12_18.lc_trk_g2_3
 (21 9)  (621 297)  (621 297)  routing T_12_18.sp12_v_t_0 <X> T_12_18.lc_trk_g2_3
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (40 10)  (640 298)  (640 298)  LC_5 Logic Functioning bit
 (41 10)  (641 298)  (641 298)  LC_5 Logic Functioning bit
 (42 10)  (642 298)  (642 298)  LC_5 Logic Functioning bit
 (43 10)  (643 298)  (643 298)  LC_5 Logic Functioning bit
 (26 11)  (626 299)  (626 299)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 299)  (630 299)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 299)  (631 299)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 299)  (632 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 299)  (633 299)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.input_2_5
 (35 11)  (635 299)  (635 299)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.input_2_5
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (38 11)  (638 299)  (638 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (40 11)  (640 299)  (640 299)  LC_5 Logic Functioning bit
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (42 11)  (642 299)  (642 299)  LC_5 Logic Functioning bit
 (43 11)  (643 299)  (643 299)  LC_5 Logic Functioning bit
 (2 12)  (602 300)  (602 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 12)  (619 300)  (619 300)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (25 12)  (625 300)  (625 300)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g3_2
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 301)  (624 301)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g3_2


LogicTile_13_18

 (5 0)  (659 288)  (659 288)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_h_r_0
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.bot_op_3 <X> T_13_18.lc_trk_g0_3
 (4 1)  (658 289)  (658 289)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_h_r_0
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (677 289)  (677 289)  routing T_13_18.sp12_h_r_10 <X> T_13_18.lc_trk_g0_2
 (15 2)  (669 290)  (669 290)  routing T_13_18.sp4_v_b_21 <X> T_13_18.lc_trk_g0_5
 (16 2)  (670 290)  (670 290)  routing T_13_18.sp4_v_b_21 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (679 290)  (679 290)  routing T_13_18.sp4_h_l_11 <X> T_13_18.lc_trk_g0_6
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (40 2)  (694 290)  (694 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (46 2)  (700 290)  (700 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (669 291)  (669 291)  routing T_13_18.bot_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (677 291)  (677 291)  routing T_13_18.sp4_h_l_11 <X> T_13_18.lc_trk_g0_6
 (24 3)  (678 291)  (678 291)  routing T_13_18.sp4_h_l_11 <X> T_13_18.lc_trk_g0_6
 (25 3)  (679 291)  (679 291)  routing T_13_18.sp4_h_l_11 <X> T_13_18.lc_trk_g0_6
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (11 4)  (665 292)  (665 292)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_5
 (13 4)  (667 292)  (667 292)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_5
 (15 4)  (669 292)  (669 292)  routing T_13_18.bot_op_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g1_3
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (40 4)  (694 292)  (694 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (50 4)  (704 292)  (704 292)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (666 293)  (666 293)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_5
 (21 5)  (675 293)  (675 293)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g1_3
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (14 6)  (668 294)  (668 294)  routing T_13_18.bnr_op_4 <X> T_13_18.lc_trk_g1_4
 (21 6)  (675 294)  (675 294)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (50 6)  (704 294)  (704 294)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 295)  (668 295)  routing T_13_18.bnr_op_4 <X> T_13_18.lc_trk_g1_4
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (675 295)  (675 295)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g1_7
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.bot_op_6 <X> T_13_18.lc_trk_g1_6
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (47 7)  (701 295)  (701 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (694 302)  (694 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (51 14)  (705 302)  (705 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (26 0)  (734 288)  (734 288)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (39 0)  (747 288)  (747 288)  LC_0 Logic Functioning bit
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (51 1)  (759 289)  (759 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (43 2)  (751 290)  (751 290)  LC_1 Logic Functioning bit
 (46 2)  (754 290)  (754 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (15 4)  (723 292)  (723 292)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g1_1
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 292)  (726 292)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g1_1
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 292)  (743 292)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.input_2_2
 (40 4)  (748 292)  (748 292)  LC_2 Logic Functioning bit
 (16 5)  (724 293)  (724 293)  routing T_14_18.sp12_h_r_8 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (742 293)  (742 293)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.input_2_2
 (14 6)  (722 294)  (722 294)  routing T_14_18.sp4_h_l_1 <X> T_14_18.lc_trk_g1_4
 (16 6)  (724 294)  (724 294)  routing T_14_18.sp12_h_r_13 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (50 6)  (758 294)  (758 294)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (723 295)  (723 295)  routing T_14_18.sp4_h_l_1 <X> T_14_18.lc_trk_g1_4
 (16 7)  (724 295)  (724 295)  routing T_14_18.sp4_h_l_1 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (713 296)  (713 296)  routing T_14_18.sp4_h_l_38 <X> T_14_18.sp4_h_r_6
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.bnl_op_1 <X> T_14_18.lc_trk_g2_1
 (21 8)  (729 296)  (729 296)  routing T_14_18.bnl_op_3 <X> T_14_18.lc_trk_g2_3
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (733 296)  (733 296)  routing T_14_18.sp4_v_t_23 <X> T_14_18.lc_trk_g2_2
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (4 9)  (712 297)  (712 297)  routing T_14_18.sp4_h_l_38 <X> T_14_18.sp4_h_r_6
 (18 9)  (726 297)  (726 297)  routing T_14_18.bnl_op_1 <X> T_14_18.lc_trk_g2_1
 (21 9)  (729 297)  (729 297)  routing T_14_18.bnl_op_3 <X> T_14_18.lc_trk_g2_3
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 297)  (731 297)  routing T_14_18.sp4_v_t_23 <X> T_14_18.lc_trk_g2_2
 (25 9)  (733 297)  (733 297)  routing T_14_18.sp4_v_t_23 <X> T_14_18.lc_trk_g2_2
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (51 9)  (759 297)  (759 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (50 10)  (758 298)  (758 298)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (46 11)  (754 299)  (754 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (723 300)  (723 300)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g3_1
 (21 12)  (729 300)  (729 300)  routing T_14_18.bnl_op_3 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (41 12)  (749 300)  (749 300)  LC_6 Logic Functioning bit
 (43 12)  (751 300)  (751 300)  LC_6 Logic Functioning bit
 (21 13)  (729 301)  (729 301)  routing T_14_18.bnl_op_3 <X> T_14_18.lc_trk_g3_3
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (14 14)  (722 302)  (722 302)  routing T_14_18.bnl_op_4 <X> T_14_18.lc_trk_g3_4
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (733 302)  (733 302)  routing T_14_18.bnl_op_6 <X> T_14_18.lc_trk_g3_6
 (14 15)  (722 303)  (722 303)  routing T_14_18.bnl_op_4 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (729 303)  (729 303)  routing T_14_18.sp4_r_v_b_47 <X> T_14_18.lc_trk_g3_7
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.bnl_op_6 <X> T_14_18.lc_trk_g3_6


LogicTile_15_18

 (21 0)  (783 288)  (783 288)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 288)  (787 288)  routing T_15_18.lft_op_2 <X> T_15_18.lc_trk_g0_2
 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 288)  (792 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 288)  (797 288)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_0
 (40 0)  (802 288)  (802 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 289)  (786 289)  routing T_15_18.lft_op_2 <X> T_15_18.lc_trk_g0_2
 (28 1)  (790 289)  (790 289)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 289)  (795 289)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_0
 (35 1)  (797 289)  (797 289)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_0
 (40 1)  (802 289)  (802 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (43 1)  (805 289)  (805 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (40 2)  (802 290)  (802 290)  LC_1 Logic Functioning bit
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (50 2)  (812 290)  (812 290)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 291)  (786 291)  routing T_15_18.bot_op_6 <X> T_15_18.lc_trk_g0_6
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 291)  (792 291)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (40 3)  (802 291)  (802 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (21 4)  (783 292)  (783 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (15 6)  (777 294)  (777 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (40 7)  (802 295)  (802 295)  LC_3 Logic Functioning bit
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 296)  (780 296)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g2_1
 (25 8)  (787 296)  (787 296)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g2_2
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g2_2
 (24 9)  (786 297)  (786 297)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g2_2
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.wire_logic_cluster/lc_5/out <X> T_15_18.lc_trk_g2_5
 (21 10)  (783 298)  (783 298)  routing T_15_18.wire_logic_cluster/lc_7/out <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 298)  (792 298)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (41 10)  (803 298)  (803 298)  LC_5 Logic Functioning bit
 (43 10)  (805 298)  (805 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (47 10)  (809 298)  (809 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (810 298)  (810 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 299)  (792 299)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (38 11)  (800 299)  (800 299)  LC_5 Logic Functioning bit
 (40 11)  (802 299)  (802 299)  LC_5 Logic Functioning bit
 (41 11)  (803 299)  (803 299)  LC_5 Logic Functioning bit
 (42 11)  (804 299)  (804 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (44 11)  (806 299)  (806 299)  LC_5 Logic Functioning bit
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (762 302)  (762 302)  routing T_15_18.glb_netwk_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (788 302)  (788 302)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 302)  (790 302)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 302)  (792 302)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 302)  (793 302)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (39 14)  (801 302)  (801 302)  LC_7 Logic Functioning bit
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (12 15)  (774 303)  (774 303)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_t_46
 (26 15)  (788 303)  (788 303)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 303)  (790 303)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 303)  (792 303)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 303)  (794 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (795 303)  (795 303)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_7
 (34 15)  (796 303)  (796 303)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_7
 (35 15)  (797 303)  (797 303)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_7
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit
 (42 15)  (804 303)  (804 303)  LC_7 Logic Functioning bit
 (44 15)  (806 303)  (806 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 288)  (834 288)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g0_1
 (21 0)  (837 288)  (837 288)  routing T_16_18.lft_op_3 <X> T_16_18.lc_trk_g0_3
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 288)  (840 288)  routing T_16_18.lft_op_3 <X> T_16_18.lc_trk_g0_3
 (14 1)  (830 289)  (830 289)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g0_0
 (15 1)  (831 289)  (831 289)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 290)  (847 290)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (857 290)  (857 290)  LC_1 Logic Functioning bit
 (42 2)  (858 290)  (858 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (47 2)  (863 290)  (863 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (842 291)  (842 291)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 291)  (846 291)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 291)  (848 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (43 3)  (859 291)  (859 291)  LC_1 Logic Functioning bit
 (16 4)  (832 292)  (832 292)  routing T_16_18.sp12_h_l_14 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (18 5)  (834 293)  (834 293)  routing T_16_18.sp12_h_l_14 <X> T_16_18.lc_trk_g1_1
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (14 7)  (830 295)  (830 295)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g1_4
 (15 7)  (831 295)  (831 295)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (51 7)  (867 295)  (867 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (841 296)  (841 296)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 297)  (839 297)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (21 10)  (837 298)  (837 298)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 299)  (839 299)  routing T_16_18.sp4_h_r_30 <X> T_16_18.lc_trk_g2_6
 (24 11)  (840 299)  (840 299)  routing T_16_18.sp4_h_r_30 <X> T_16_18.lc_trk_g2_6
 (25 11)  (841 299)  (841 299)  routing T_16_18.sp4_h_r_30 <X> T_16_18.lc_trk_g2_6
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 300)  (840 300)  routing T_16_18.tnl_op_3 <X> T_16_18.lc_trk_g3_3
 (25 12)  (841 300)  (841 300)  routing T_16_18.sp4_h_r_42 <X> T_16_18.lc_trk_g3_2
 (21 13)  (837 301)  (837 301)  routing T_16_18.tnl_op_3 <X> T_16_18.lc_trk_g3_3
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (839 301)  (839 301)  routing T_16_18.sp4_h_r_42 <X> T_16_18.lc_trk_g3_2
 (24 13)  (840 301)  (840 301)  routing T_16_18.sp4_h_r_42 <X> T_16_18.lc_trk_g3_2
 (25 13)  (841 301)  (841 301)  routing T_16_18.sp4_h_r_42 <X> T_16_18.lc_trk_g3_2
 (0 14)  (816 302)  (816 302)  routing T_16_18.glb_netwk_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (828 302)  (828 302)  routing T_16_18.sp4_v_t_40 <X> T_16_18.sp4_h_l_46
 (21 14)  (837 302)  (837 302)  routing T_16_18.bnl_op_7 <X> T_16_18.lc_trk_g3_7
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (42 14)  (858 302)  (858 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (51 14)  (867 302)  (867 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (827 303)  (827 303)  routing T_16_18.sp4_v_t_40 <X> T_16_18.sp4_h_l_46
 (13 15)  (829 303)  (829 303)  routing T_16_18.sp4_v_t_40 <X> T_16_18.sp4_h_l_46
 (21 15)  (837 303)  (837 303)  routing T_16_18.bnl_op_7 <X> T_16_18.lc_trk_g3_7
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (849 303)  (849 303)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.input_2_7
 (34 15)  (850 303)  (850 303)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.input_2_7
 (35 15)  (851 303)  (851 303)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.input_2_7
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (42 15)  (858 303)  (858 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (17 0)  (891 288)  (891 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (892 288)  (892 288)  routing T_17_18.bnr_op_1 <X> T_17_18.lc_trk_g0_1
 (21 0)  (895 288)  (895 288)  routing T_17_18.wire_logic_cluster/lc_3/out <X> T_17_18.lc_trk_g0_3
 (22 0)  (896 288)  (896 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 288)  (901 288)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 288)  (904 288)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 288)  (908 288)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 288)  (909 288)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_0
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (18 1)  (892 289)  (892 289)  routing T_17_18.bnr_op_1 <X> T_17_18.lc_trk_g0_1
 (27 1)  (901 289)  (901 289)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 289)  (902 289)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 289)  (904 289)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 289)  (905 289)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (907 289)  (907 289)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_0
 (34 1)  (908 289)  (908 289)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_0
 (35 1)  (909 289)  (909 289)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_0
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (884 290)  (884 290)  routing T_17_18.sp4_v_b_8 <X> T_17_18.sp4_h_l_36
 (14 2)  (888 290)  (888 290)  routing T_17_18.wire_logic_cluster/lc_4/out <X> T_17_18.lc_trk_g0_4
 (17 2)  (891 290)  (891 290)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (19 2)  (893 290)  (893 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 2)  (896 290)  (896 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (897 290)  (897 290)  routing T_17_18.sp4_h_r_7 <X> T_17_18.lc_trk_g0_7
 (24 2)  (898 290)  (898 290)  routing T_17_18.sp4_h_r_7 <X> T_17_18.lc_trk_g0_7
 (31 2)  (905 290)  (905 290)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (37 2)  (911 290)  (911 290)  LC_1 Logic Functioning bit
 (41 2)  (915 290)  (915 290)  LC_1 Logic Functioning bit
 (42 2)  (916 290)  (916 290)  LC_1 Logic Functioning bit
 (43 2)  (917 290)  (917 290)  LC_1 Logic Functioning bit
 (50 2)  (924 290)  (924 290)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (879 291)  (879 291)  routing T_17_18.sp4_h_l_37 <X> T_17_18.sp4_v_t_37
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (895 291)  (895 291)  routing T_17_18.sp4_h_r_7 <X> T_17_18.lc_trk_g0_7
 (26 3)  (900 291)  (900 291)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 291)  (910 291)  LC_1 Logic Functioning bit
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (40 3)  (914 291)  (914 291)  LC_1 Logic Functioning bit
 (42 3)  (916 291)  (916 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (0 4)  (874 292)  (874 292)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 4)  (875 292)  (875 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (878 292)  (878 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (5 4)  (879 292)  (879 292)  routing T_17_18.sp4_v_b_9 <X> T_17_18.sp4_h_r_3
 (6 4)  (880 292)  (880 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (21 4)  (895 292)  (895 292)  routing T_17_18.lft_op_3 <X> T_17_18.lc_trk_g1_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 292)  (898 292)  routing T_17_18.lft_op_3 <X> T_17_18.lc_trk_g1_3
 (31 4)  (905 292)  (905 292)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (42 4)  (916 292)  (916 292)  LC_2 Logic Functioning bit
 (43 4)  (917 292)  (917 292)  LC_2 Logic Functioning bit
 (50 4)  (924 292)  (924 292)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (874 293)  (874 293)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 5)  (875 293)  (875 293)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (4 5)  (878 293)  (878 293)  routing T_17_18.sp4_v_b_9 <X> T_17_18.sp4_h_r_3
 (5 5)  (879 293)  (879 293)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (6 5)  (880 293)  (880 293)  routing T_17_18.sp4_v_b_9 <X> T_17_18.sp4_h_r_3
 (22 5)  (896 293)  (896 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 293)  (898 293)  routing T_17_18.bot_op_2 <X> T_17_18.lc_trk_g1_2
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (37 5)  (911 293)  (911 293)  LC_2 Logic Functioning bit
 (38 5)  (912 293)  (912 293)  LC_2 Logic Functioning bit
 (39 5)  (913 293)  (913 293)  LC_2 Logic Functioning bit
 (42 5)  (916 293)  (916 293)  LC_2 Logic Functioning bit
 (43 5)  (917 293)  (917 293)  LC_2 Logic Functioning bit
 (3 6)  (877 294)  (877 294)  routing T_17_18.sp12_h_r_0 <X> T_17_18.sp12_v_t_23
 (14 6)  (888 294)  (888 294)  routing T_17_18.sp12_h_l_3 <X> T_17_18.lc_trk_g1_4
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 294)  (898 294)  routing T_17_18.bot_op_7 <X> T_17_18.lc_trk_g1_7
 (26 6)  (900 294)  (900 294)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 294)  (902 294)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 294)  (904 294)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 294)  (908 294)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 294)  (909 294)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.input_2_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (46 6)  (920 294)  (920 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (877 295)  (877 295)  routing T_17_18.sp12_h_r_0 <X> T_17_18.sp12_v_t_23
 (14 7)  (888 295)  (888 295)  routing T_17_18.sp12_h_l_3 <X> T_17_18.lc_trk_g1_4
 (15 7)  (889 295)  (889 295)  routing T_17_18.sp12_h_l_3 <X> T_17_18.lc_trk_g1_4
 (17 7)  (891 295)  (891 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (896 295)  (896 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (897 295)  (897 295)  routing T_17_18.sp12_h_r_14 <X> T_17_18.lc_trk_g1_6
 (26 7)  (900 295)  (900 295)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 295)  (901 295)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 295)  (902 295)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 295)  (904 295)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 295)  (906 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (908 295)  (908 295)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.input_2_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (1 8)  (875 296)  (875 296)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (26 8)  (900 296)  (900 296)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 296)  (901 296)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 296)  (905 296)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (909 296)  (909 296)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.input_2_4
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (41 8)  (915 296)  (915 296)  LC_4 Logic Functioning bit
 (42 8)  (916 296)  (916 296)  LC_4 Logic Functioning bit
 (43 8)  (917 296)  (917 296)  LC_4 Logic Functioning bit
 (51 8)  (925 296)  (925 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (1 9)  (875 297)  (875 297)  routing T_17_18.glb_netwk_4 <X> T_17_18.glb2local_1
 (26 9)  (900 297)  (900 297)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 297)  (901 297)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 297)  (902 297)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 297)  (904 297)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 297)  (905 297)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 297)  (906 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (907 297)  (907 297)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.input_2_4
 (36 9)  (910 297)  (910 297)  LC_4 Logic Functioning bit
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (38 9)  (912 297)  (912 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (40 9)  (914 297)  (914 297)  LC_4 Logic Functioning bit
 (41 9)  (915 297)  (915 297)  LC_4 Logic Functioning bit
 (42 9)  (916 297)  (916 297)  LC_4 Logic Functioning bit
 (43 9)  (917 297)  (917 297)  LC_4 Logic Functioning bit
 (46 9)  (920 297)  (920 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (925 297)  (925 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (888 298)  (888 298)  routing T_17_18.rgt_op_4 <X> T_17_18.lc_trk_g2_4
 (21 10)  (895 298)  (895 298)  routing T_17_18.sp4_v_t_26 <X> T_17_18.lc_trk_g2_7
 (22 10)  (896 298)  (896 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (897 298)  (897 298)  routing T_17_18.sp4_v_t_26 <X> T_17_18.lc_trk_g2_7
 (26 10)  (900 298)  (900 298)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 298)  (902 298)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 298)  (904 298)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 298)  (907 298)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 298)  (908 298)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (914 298)  (914 298)  LC_5 Logic Functioning bit
 (42 10)  (916 298)  (916 298)  LC_5 Logic Functioning bit
 (50 10)  (924 298)  (924 298)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (889 299)  (889 299)  routing T_17_18.rgt_op_4 <X> T_17_18.lc_trk_g2_4
 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (895 299)  (895 299)  routing T_17_18.sp4_v_t_26 <X> T_17_18.lc_trk_g2_7
 (22 11)  (896 299)  (896 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 299)  (897 299)  routing T_17_18.sp4_v_b_46 <X> T_17_18.lc_trk_g2_6
 (24 11)  (898 299)  (898 299)  routing T_17_18.sp4_v_b_46 <X> T_17_18.lc_trk_g2_6
 (27 11)  (901 299)  (901 299)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 299)  (904 299)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (40 11)  (914 299)  (914 299)  LC_5 Logic Functioning bit
 (41 11)  (915 299)  (915 299)  LC_5 Logic Functioning bit
 (42 11)  (916 299)  (916 299)  LC_5 Logic Functioning bit
 (5 12)  (879 300)  (879 300)  routing T_17_18.sp4_v_b_9 <X> T_17_18.sp4_h_r_9
 (15 12)  (889 300)  (889 300)  routing T_17_18.rgt_op_1 <X> T_17_18.lc_trk_g3_1
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 300)  (892 300)  routing T_17_18.rgt_op_1 <X> T_17_18.lc_trk_g3_1
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (900 300)  (900 300)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (50 12)  (924 300)  (924 300)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (880 301)  (880 301)  routing T_17_18.sp4_v_b_9 <X> T_17_18.sp4_h_r_9
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (39 13)  (913 301)  (913 301)  LC_6 Logic Functioning bit
 (40 13)  (914 301)  (914 301)  LC_6 Logic Functioning bit
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (896 302)  (896 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (897 302)  (897 302)  routing T_17_18.sp12_v_b_23 <X> T_17_18.lc_trk_g3_7
 (26 14)  (900 302)  (900 302)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (31 14)  (905 302)  (905 302)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 302)  (908 302)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (37 14)  (911 302)  (911 302)  LC_7 Logic Functioning bit
 (40 14)  (914 302)  (914 302)  LC_7 Logic Functioning bit
 (42 14)  (916 302)  (916 302)  LC_7 Logic Functioning bit
 (45 14)  (919 302)  (919 302)  LC_7 Logic Functioning bit
 (50 14)  (924 302)  (924 302)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (892 303)  (892 303)  routing T_17_18.sp4_r_v_b_45 <X> T_17_18.lc_trk_g3_5
 (21 15)  (895 303)  (895 303)  routing T_17_18.sp12_v_b_23 <X> T_17_18.lc_trk_g3_7
 (22 15)  (896 303)  (896 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 303)  (899 303)  routing T_17_18.sp4_r_v_b_46 <X> T_17_18.lc_trk_g3_6
 (26 15)  (900 303)  (900 303)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 303)  (902 303)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 303)  (905 303)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 303)  (910 303)  LC_7 Logic Functioning bit
 (37 15)  (911 303)  (911 303)  LC_7 Logic Functioning bit
 (41 15)  (915 303)  (915 303)  LC_7 Logic Functioning bit
 (43 15)  (917 303)  (917 303)  LC_7 Logic Functioning bit
 (48 15)  (922 303)  (922 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (926 303)  (926 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_18_18

 (10 0)  (938 288)  (938 288)  routing T_18_18.sp4_v_t_45 <X> T_18_18.sp4_h_r_1
 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 288)  (956 288)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 288)  (958 288)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 288)  (959 288)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 288)  (961 288)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 288)  (962 288)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 288)  (963 288)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.input_2_0
 (46 0)  (974 288)  (974 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (954 289)  (954 289)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 289)  (956 289)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 289)  (958 289)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 289)  (960 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (963 289)  (963 289)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.input_2_0
 (37 1)  (965 289)  (965 289)  LC_0 Logic Functioning bit
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (945 290)  (945 290)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (946 290)  (946 290)  routing T_18_18.bnr_op_5 <X> T_18_18.lc_trk_g0_5
 (25 2)  (953 290)  (953 290)  routing T_18_18.bnr_op_6 <X> T_18_18.lc_trk_g0_6
 (26 2)  (954 290)  (954 290)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 290)  (955 290)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 290)  (956 290)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 290)  (958 290)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 290)  (961 290)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 290)  (966 290)  LC_1 Logic Functioning bit
 (39 2)  (967 290)  (967 290)  LC_1 Logic Functioning bit
 (40 2)  (968 290)  (968 290)  LC_1 Logic Functioning bit
 (41 2)  (969 290)  (969 290)  LC_1 Logic Functioning bit
 (50 2)  (978 290)  (978 290)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (946 291)  (946 291)  routing T_18_18.bnr_op_5 <X> T_18_18.lc_trk_g0_5
 (22 3)  (950 291)  (950 291)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (953 291)  (953 291)  routing T_18_18.bnr_op_6 <X> T_18_18.lc_trk_g0_6
 (26 3)  (954 291)  (954 291)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 291)  (955 291)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 291)  (956 291)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 291)  (957 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 291)  (958 291)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 291)  (959 291)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (39 3)  (967 291)  (967 291)  LC_1 Logic Functioning bit
 (40 3)  (968 291)  (968 291)  LC_1 Logic Functioning bit
 (41 3)  (969 291)  (969 291)  LC_1 Logic Functioning bit
 (21 4)  (949 292)  (949 292)  routing T_18_18.wire_logic_cluster/lc_3/out <X> T_18_18.lc_trk_g1_3
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (954 292)  (954 292)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 292)  (955 292)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 292)  (956 292)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 292)  (961 292)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 292)  (962 292)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 292)  (963 292)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.input_2_2
 (36 4)  (964 292)  (964 292)  LC_2 Logic Functioning bit
 (53 4)  (981 292)  (981 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (950 293)  (950 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (28 5)  (956 293)  (956 293)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 293)  (957 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 293)  (958 293)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 293)  (960 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (961 293)  (961 293)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.input_2_2
 (34 5)  (962 293)  (962 293)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.input_2_2
 (1 6)  (929 294)  (929 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (14 6)  (942 294)  (942 294)  routing T_18_18.wire_logic_cluster/lc_4/out <X> T_18_18.lc_trk_g1_4
 (21 6)  (949 294)  (949 294)  routing T_18_18.wire_logic_cluster/lc_7/out <X> T_18_18.lc_trk_g1_7
 (22 6)  (950 294)  (950 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (953 294)  (953 294)  routing T_18_18.wire_logic_cluster/lc_6/out <X> T_18_18.lc_trk_g1_6
 (26 6)  (954 294)  (954 294)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 294)  (958 294)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 294)  (962 294)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 294)  (963 294)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.input_2_3
 (37 6)  (965 294)  (965 294)  LC_3 Logic Functioning bit
 (39 6)  (967 294)  (967 294)  LC_3 Logic Functioning bit
 (45 6)  (973 294)  (973 294)  LC_3 Logic Functioning bit
 (53 6)  (981 294)  (981 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (1 7)  (929 295)  (929 295)  routing T_18_18.glb_netwk_4 <X> T_18_18.glb2local_0
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (950 295)  (950 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (957 295)  (957 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 295)  (959 295)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 295)  (960 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (961 295)  (961 295)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.input_2_3
 (39 7)  (967 295)  (967 295)  LC_3 Logic Functioning bit
 (42 7)  (970 295)  (970 295)  LC_3 Logic Functioning bit
 (6 8)  (934 296)  (934 296)  routing T_18_18.sp4_h_r_1 <X> T_18_18.sp4_v_b_6
 (21 8)  (949 296)  (949 296)  routing T_18_18.rgt_op_3 <X> T_18_18.lc_trk_g2_3
 (22 8)  (950 296)  (950 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 296)  (952 296)  routing T_18_18.rgt_op_3 <X> T_18_18.lc_trk_g2_3
 (26 8)  (954 296)  (954 296)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 296)  (955 296)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 296)  (958 296)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 296)  (961 296)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (45 8)  (973 296)  (973 296)  LC_4 Logic Functioning bit
 (48 8)  (976 296)  (976 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (979 296)  (979 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (952 297)  (952 297)  routing T_18_18.tnr_op_2 <X> T_18_18.lc_trk_g2_2
 (26 9)  (954 297)  (954 297)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 297)  (959 297)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (40 9)  (968 297)  (968 297)  LC_4 Logic Functioning bit
 (41 9)  (969 297)  (969 297)  LC_4 Logic Functioning bit
 (42 9)  (970 297)  (970 297)  LC_4 Logic Functioning bit
 (43 9)  (971 297)  (971 297)  LC_4 Logic Functioning bit
 (17 10)  (945 298)  (945 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 298)  (946 298)  routing T_18_18.wire_logic_cluster/lc_5/out <X> T_18_18.lc_trk_g2_5
 (26 10)  (954 298)  (954 298)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 298)  (958 298)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (35 10)  (963 298)  (963 298)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.input_2_5
 (37 10)  (965 298)  (965 298)  LC_5 Logic Functioning bit
 (42 10)  (970 298)  (970 298)  LC_5 Logic Functioning bit
 (45 10)  (973 298)  (973 298)  LC_5 Logic Functioning bit
 (14 11)  (942 299)  (942 299)  routing T_18_18.sp4_r_v_b_36 <X> T_18_18.lc_trk_g2_4
 (17 11)  (945 299)  (945 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 299)  (960 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (961 299)  (961 299)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.input_2_5
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (40 11)  (968 299)  (968 299)  LC_5 Logic Functioning bit
 (52 11)  (980 299)  (980 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (942 300)  (942 300)  routing T_18_18.rgt_op_0 <X> T_18_18.lc_trk_g3_0
 (25 12)  (953 300)  (953 300)  routing T_18_18.bnl_op_2 <X> T_18_18.lc_trk_g3_2
 (26 12)  (954 300)  (954 300)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 300)  (955 300)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 300)  (959 300)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 300)  (962 300)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 300)  (963 300)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.input_2_6
 (37 12)  (965 300)  (965 300)  LC_6 Logic Functioning bit
 (39 12)  (967 300)  (967 300)  LC_6 Logic Functioning bit
 (45 12)  (973 300)  (973 300)  LC_6 Logic Functioning bit
 (15 13)  (943 301)  (943 301)  routing T_18_18.rgt_op_0 <X> T_18_18.lc_trk_g3_0
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (953 301)  (953 301)  routing T_18_18.bnl_op_2 <X> T_18_18.lc_trk_g3_2
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 301)  (958 301)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 301)  (959 301)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 301)  (960 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (962 301)  (962 301)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.input_2_6
 (35 13)  (963 301)  (963 301)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.input_2_6
 (38 13)  (966 301)  (966 301)  LC_6 Logic Functioning bit
 (43 13)  (971 301)  (971 301)  LC_6 Logic Functioning bit
 (46 13)  (974 301)  (974 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (942 302)  (942 302)  routing T_18_18.rgt_op_4 <X> T_18_18.lc_trk_g3_4
 (16 14)  (944 302)  (944 302)  routing T_18_18.sp4_v_b_37 <X> T_18_18.lc_trk_g3_5
 (17 14)  (945 302)  (945 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 302)  (946 302)  routing T_18_18.sp4_v_b_37 <X> T_18_18.lc_trk_g3_5
 (21 14)  (949 302)  (949 302)  routing T_18_18.rgt_op_7 <X> T_18_18.lc_trk_g3_7
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 302)  (952 302)  routing T_18_18.rgt_op_7 <X> T_18_18.lc_trk_g3_7
 (25 14)  (953 302)  (953 302)  routing T_18_18.rgt_op_6 <X> T_18_18.lc_trk_g3_6
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 302)  (958 302)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 302)  (959 302)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 302)  (962 302)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 302)  (965 302)  LC_7 Logic Functioning bit
 (39 14)  (967 302)  (967 302)  LC_7 Logic Functioning bit
 (45 14)  (973 302)  (973 302)  LC_7 Logic Functioning bit
 (15 15)  (943 303)  (943 303)  routing T_18_18.rgt_op_4 <X> T_18_18.lc_trk_g3_4
 (17 15)  (945 303)  (945 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (946 303)  (946 303)  routing T_18_18.sp4_v_b_37 <X> T_18_18.lc_trk_g3_5
 (22 15)  (950 303)  (950 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 303)  (952 303)  routing T_18_18.rgt_op_6 <X> T_18_18.lc_trk_g3_6
 (26 15)  (954 303)  (954 303)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 303)  (955 303)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 303)  (959 303)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (40 15)  (968 303)  (968 303)  LC_7 Logic Functioning bit
 (42 15)  (970 303)  (970 303)  LC_7 Logic Functioning bit


LogicTile_19_18

 (17 0)  (999 288)  (999 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1000 288)  (1000 288)  routing T_19_18.bnr_op_1 <X> T_19_18.lc_trk_g0_1
 (21 0)  (1003 288)  (1003 288)  routing T_19_18.bnr_op_3 <X> T_19_18.lc_trk_g0_3
 (22 0)  (1004 288)  (1004 288)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (1022 288)  (1022 288)  LC_0 Logic Functioning bit
 (42 0)  (1024 288)  (1024 288)  LC_0 Logic Functioning bit
 (47 0)  (1029 288)  (1029 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (13 1)  (995 289)  (995 289)  routing T_19_18.sp4_v_t_44 <X> T_19_18.sp4_h_r_2
 (18 1)  (1000 289)  (1000 289)  routing T_19_18.bnr_op_1 <X> T_19_18.lc_trk_g0_1
 (21 1)  (1003 289)  (1003 289)  routing T_19_18.bnr_op_3 <X> T_19_18.lc_trk_g0_3
 (31 1)  (1013 289)  (1013 289)  routing T_19_18.lc_trk_g0_3 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (40 1)  (1022 289)  (1022 289)  LC_0 Logic Functioning bit
 (42 1)  (1024 289)  (1024 289)  LC_0 Logic Functioning bit
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 290)  (996 290)  routing T_19_18.bnr_op_4 <X> T_19_18.lc_trk_g0_4
 (17 2)  (999 290)  (999 290)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (1003 290)  (1003 290)  routing T_19_18.lft_op_7 <X> T_19_18.lc_trk_g0_7
 (22 2)  (1004 290)  (1004 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1006 290)  (1006 290)  routing T_19_18.lft_op_7 <X> T_19_18.lc_trk_g0_7
 (26 2)  (1008 290)  (1008 290)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 290)  (1011 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 290)  (1012 290)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 290)  (1013 290)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 290)  (1017 290)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.input_2_1
 (14 3)  (996 291)  (996 291)  routing T_19_18.bnr_op_4 <X> T_19_18.lc_trk_g0_4
 (17 3)  (999 291)  (999 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (1004 291)  (1004 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1006 291)  (1006 291)  routing T_19_18.top_op_6 <X> T_19_18.lc_trk_g0_6
 (25 3)  (1007 291)  (1007 291)  routing T_19_18.top_op_6 <X> T_19_18.lc_trk_g0_6
 (27 3)  (1009 291)  (1009 291)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 291)  (1011 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 291)  (1012 291)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 291)  (1014 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1015 291)  (1015 291)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.input_2_1
 (34 3)  (1016 291)  (1016 291)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.input_2_1
 (43 3)  (1025 291)  (1025 291)  LC_1 Logic Functioning bit
 (15 4)  (997 292)  (997 292)  routing T_19_18.bot_op_1 <X> T_19_18.lc_trk_g1_1
 (17 4)  (999 292)  (999 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1003 292)  (1003 292)  routing T_19_18.lft_op_3 <X> T_19_18.lc_trk_g1_3
 (22 4)  (1004 292)  (1004 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1006 292)  (1006 292)  routing T_19_18.lft_op_3 <X> T_19_18.lc_trk_g1_3
 (29 4)  (1011 292)  (1011 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 292)  (1012 292)  routing T_19_18.lc_trk_g0_5 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 292)  (1013 292)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 292)  (1014 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 292)  (1016 292)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 292)  (1018 292)  LC_2 Logic Functioning bit
 (38 4)  (1020 292)  (1020 292)  LC_2 Logic Functioning bit
 (41 4)  (1023 292)  (1023 292)  LC_2 Logic Functioning bit
 (43 4)  (1025 292)  (1025 292)  LC_2 Logic Functioning bit
 (27 5)  (1009 293)  (1009 293)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 293)  (1010 293)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 293)  (1011 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 293)  (1013 293)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 293)  (1014 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1015 293)  (1015 293)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.input_2_2
 (34 5)  (1016 293)  (1016 293)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.input_2_2
 (35 5)  (1017 293)  (1017 293)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.input_2_2
 (36 5)  (1018 293)  (1018 293)  LC_2 Logic Functioning bit
 (38 5)  (1020 293)  (1020 293)  LC_2 Logic Functioning bit
 (39 5)  (1021 293)  (1021 293)  LC_2 Logic Functioning bit
 (41 5)  (1023 293)  (1023 293)  LC_2 Logic Functioning bit
 (43 5)  (1025 293)  (1025 293)  LC_2 Logic Functioning bit
 (14 6)  (996 294)  (996 294)  routing T_19_18.lft_op_4 <X> T_19_18.lc_trk_g1_4
 (25 6)  (1007 294)  (1007 294)  routing T_19_18.bnr_op_6 <X> T_19_18.lc_trk_g1_6
 (27 6)  (1009 294)  (1009 294)  routing T_19_18.lc_trk_g1_1 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 294)  (1011 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 294)  (1015 294)  routing T_19_18.lc_trk_g2_0 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 294)  (1018 294)  LC_3 Logic Functioning bit
 (37 6)  (1019 294)  (1019 294)  LC_3 Logic Functioning bit
 (41 6)  (1023 294)  (1023 294)  LC_3 Logic Functioning bit
 (42 6)  (1024 294)  (1024 294)  LC_3 Logic Functioning bit
 (43 6)  (1025 294)  (1025 294)  LC_3 Logic Functioning bit
 (50 6)  (1032 294)  (1032 294)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (997 295)  (997 295)  routing T_19_18.lft_op_4 <X> T_19_18.lc_trk_g1_4
 (17 7)  (999 295)  (999 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (1004 295)  (1004 295)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1007 295)  (1007 295)  routing T_19_18.bnr_op_6 <X> T_19_18.lc_trk_g1_6
 (36 7)  (1018 295)  (1018 295)  LC_3 Logic Functioning bit
 (37 7)  (1019 295)  (1019 295)  LC_3 Logic Functioning bit
 (41 7)  (1023 295)  (1023 295)  LC_3 Logic Functioning bit
 (42 7)  (1024 295)  (1024 295)  LC_3 Logic Functioning bit
 (43 7)  (1025 295)  (1025 295)  LC_3 Logic Functioning bit
 (1 8)  (983 296)  (983 296)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (14 8)  (996 296)  (996 296)  routing T_19_18.sp4_h_l_21 <X> T_19_18.lc_trk_g2_0
 (15 8)  (997 296)  (997 296)  routing T_19_18.sp4_h_r_25 <X> T_19_18.lc_trk_g2_1
 (16 8)  (998 296)  (998 296)  routing T_19_18.sp4_h_r_25 <X> T_19_18.lc_trk_g2_1
 (17 8)  (999 296)  (999 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (1009 296)  (1009 296)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 296)  (1010 296)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 296)  (1012 296)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 296)  (1013 296)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 296)  (1015 296)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (41 8)  (1023 296)  (1023 296)  LC_4 Logic Functioning bit
 (45 8)  (1027 296)  (1027 296)  LC_4 Logic Functioning bit
 (50 8)  (1032 296)  (1032 296)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (983 297)  (983 297)  routing T_19_18.glb_netwk_4 <X> T_19_18.glb2local_1
 (15 9)  (997 297)  (997 297)  routing T_19_18.sp4_h_l_21 <X> T_19_18.lc_trk_g2_0
 (16 9)  (998 297)  (998 297)  routing T_19_18.sp4_h_l_21 <X> T_19_18.lc_trk_g2_0
 (17 9)  (999 297)  (999 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1000 297)  (1000 297)  routing T_19_18.sp4_h_r_25 <X> T_19_18.lc_trk_g2_1
 (27 9)  (1009 297)  (1009 297)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 297)  (1010 297)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (38 9)  (1020 297)  (1020 297)  LC_4 Logic Functioning bit
 (39 9)  (1021 297)  (1021 297)  LC_4 Logic Functioning bit
 (41 9)  (1023 297)  (1023 297)  LC_4 Logic Functioning bit
 (17 10)  (999 298)  (999 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 298)  (1000 298)  routing T_19_18.wire_logic_cluster/lc_5/out <X> T_19_18.lc_trk_g2_5
 (26 10)  (1008 298)  (1008 298)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (31 10)  (1013 298)  (1013 298)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (38 10)  (1020 298)  (1020 298)  LC_5 Logic Functioning bit
 (48 10)  (1030 298)  (1030 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (1009 299)  (1009 299)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 299)  (1013 299)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (1019 299)  (1019 299)  LC_5 Logic Functioning bit
 (39 11)  (1021 299)  (1021 299)  LC_5 Logic Functioning bit
 (16 12)  (998 300)  (998 300)  routing T_19_18.sp4_v_b_33 <X> T_19_18.lc_trk_g3_1
 (17 12)  (999 300)  (999 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 300)  (1000 300)  routing T_19_18.sp4_v_b_33 <X> T_19_18.lc_trk_g3_1
 (22 12)  (1004 300)  (1004 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 300)  (1005 300)  routing T_19_18.sp4_h_r_27 <X> T_19_18.lc_trk_g3_3
 (24 12)  (1006 300)  (1006 300)  routing T_19_18.sp4_h_r_27 <X> T_19_18.lc_trk_g3_3
 (28 12)  (1010 300)  (1010 300)  routing T_19_18.lc_trk_g2_1 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 300)  (1011 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 300)  (1013 300)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 300)  (1018 300)  LC_6 Logic Functioning bit
 (37 12)  (1019 300)  (1019 300)  LC_6 Logic Functioning bit
 (38 12)  (1020 300)  (1020 300)  LC_6 Logic Functioning bit
 (39 12)  (1021 300)  (1021 300)  LC_6 Logic Functioning bit
 (41 12)  (1023 300)  (1023 300)  LC_6 Logic Functioning bit
 (43 12)  (1025 300)  (1025 300)  LC_6 Logic Functioning bit
 (18 13)  (1000 301)  (1000 301)  routing T_19_18.sp4_v_b_33 <X> T_19_18.lc_trk_g3_1
 (21 13)  (1003 301)  (1003 301)  routing T_19_18.sp4_h_r_27 <X> T_19_18.lc_trk_g3_3
 (26 13)  (1008 301)  (1008 301)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 301)  (1009 301)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 301)  (1011 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 301)  (1013 301)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 301)  (1018 301)  LC_6 Logic Functioning bit
 (37 13)  (1019 301)  (1019 301)  LC_6 Logic Functioning bit
 (38 13)  (1020 301)  (1020 301)  LC_6 Logic Functioning bit
 (39 13)  (1021 301)  (1021 301)  LC_6 Logic Functioning bit
 (40 13)  (1022 301)  (1022 301)  LC_6 Logic Functioning bit
 (41 13)  (1023 301)  (1023 301)  LC_6 Logic Functioning bit
 (42 13)  (1024 301)  (1024 301)  LC_6 Logic Functioning bit
 (43 13)  (1025 301)  (1025 301)  LC_6 Logic Functioning bit
 (14 14)  (996 302)  (996 302)  routing T_19_18.wire_logic_cluster/lc_4/out <X> T_19_18.lc_trk_g3_4
 (27 14)  (1009 302)  (1009 302)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 302)  (1010 302)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 302)  (1018 302)  LC_7 Logic Functioning bit
 (38 14)  (1020 302)  (1020 302)  LC_7 Logic Functioning bit
 (17 15)  (999 303)  (999 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 303)  (1018 303)  LC_7 Logic Functioning bit
 (38 15)  (1020 303)  (1020 303)  LC_7 Logic Functioning bit


LogicTile_20_18

 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 290)  (1050 290)  routing T_20_18.lft_op_4 <X> T_20_18.lc_trk_g0_4
 (15 2)  (1051 290)  (1051 290)  routing T_20_18.lft_op_5 <X> T_20_18.lc_trk_g0_5
 (17 2)  (1053 290)  (1053 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1054 290)  (1054 290)  routing T_20_18.lft_op_5 <X> T_20_18.lc_trk_g0_5
 (25 2)  (1061 290)  (1061 290)  routing T_20_18.sp4_v_t_3 <X> T_20_18.lc_trk_g0_6
 (15 3)  (1051 291)  (1051 291)  routing T_20_18.lft_op_4 <X> T_20_18.lc_trk_g0_4
 (17 3)  (1053 291)  (1053 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1058 291)  (1058 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1059 291)  (1059 291)  routing T_20_18.sp4_v_t_3 <X> T_20_18.lc_trk_g0_6
 (25 3)  (1061 291)  (1061 291)  routing T_20_18.sp4_v_t_3 <X> T_20_18.lc_trk_g0_6
 (11 4)  (1047 292)  (1047 292)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_b_5
 (13 4)  (1049 292)  (1049 292)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_b_5
 (14 4)  (1050 292)  (1050 292)  routing T_20_18.lft_op_0 <X> T_20_18.lc_trk_g1_0
 (21 4)  (1057 292)  (1057 292)  routing T_20_18.wire_logic_cluster/lc_3/out <X> T_20_18.lc_trk_g1_3
 (22 4)  (1058 292)  (1058 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 292)  (1062 292)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 292)  (1063 292)  routing T_20_18.lc_trk_g1_0 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 292)  (1067 292)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 292)  (1070 292)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 292)  (1071 292)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.input_2_2
 (38 4)  (1074 292)  (1074 292)  LC_2 Logic Functioning bit
 (12 5)  (1048 293)  (1048 293)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_b_5
 (15 5)  (1051 293)  (1051 293)  routing T_20_18.lft_op_0 <X> T_20_18.lc_trk_g1_0
 (17 5)  (1053 293)  (1053 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (1062 293)  (1062 293)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 293)  (1063 293)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 293)  (1064 293)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 293)  (1068 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1070 293)  (1070 293)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.input_2_2
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 294)  (1054 294)  routing T_20_18.wire_logic_cluster/lc_5/out <X> T_20_18.lc_trk_g1_5
 (26 6)  (1062 294)  (1062 294)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 294)  (1063 294)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 294)  (1067 294)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 294)  (1069 294)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 294)  (1072 294)  LC_3 Logic Functioning bit
 (38 6)  (1074 294)  (1074 294)  LC_3 Logic Functioning bit
 (41 6)  (1077 294)  (1077 294)  LC_3 Logic Functioning bit
 (43 6)  (1079 294)  (1079 294)  LC_3 Logic Functioning bit
 (45 6)  (1081 294)  (1081 294)  LC_3 Logic Functioning bit
 (50 6)  (1086 294)  (1086 294)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (1051 295)  (1051 295)  routing T_20_18.bot_op_4 <X> T_20_18.lc_trk_g1_4
 (17 7)  (1053 295)  (1053 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (1063 295)  (1063 295)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 295)  (1064 295)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 295)  (1066 295)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (1072 295)  (1072 295)  LC_3 Logic Functioning bit
 (38 7)  (1074 295)  (1074 295)  LC_3 Logic Functioning bit
 (41 7)  (1077 295)  (1077 295)  LC_3 Logic Functioning bit
 (42 7)  (1078 295)  (1078 295)  LC_3 Logic Functioning bit
 (53 7)  (1089 295)  (1089 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (1062 296)  (1062 296)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 296)  (1063 296)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 296)  (1064 296)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 296)  (1065 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 296)  (1067 296)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 296)  (1069 296)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 296)  (1073 296)  LC_4 Logic Functioning bit
 (41 8)  (1077 296)  (1077 296)  LC_4 Logic Functioning bit
 (42 8)  (1078 296)  (1078 296)  LC_4 Logic Functioning bit
 (43 8)  (1079 296)  (1079 296)  LC_4 Logic Functioning bit
 (26 9)  (1062 297)  (1062 297)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 297)  (1065 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 297)  (1067 297)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 297)  (1068 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (1069 297)  (1069 297)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.input_2_4
 (34 9)  (1070 297)  (1070 297)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.input_2_4
 (35 9)  (1071 297)  (1071 297)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.input_2_4
 (36 9)  (1072 297)  (1072 297)  LC_4 Logic Functioning bit
 (41 9)  (1077 297)  (1077 297)  LC_4 Logic Functioning bit
 (43 9)  (1079 297)  (1079 297)  LC_4 Logic Functioning bit
 (14 10)  (1050 298)  (1050 298)  routing T_20_18.sp4_h_r_44 <X> T_20_18.lc_trk_g2_4
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1059 298)  (1059 298)  routing T_20_18.sp12_v_b_23 <X> T_20_18.lc_trk_g2_7
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 298)  (1066 298)  routing T_20_18.lc_trk_g0_4 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 298)  (1067 298)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 298)  (1069 298)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 298)  (1072 298)  LC_5 Logic Functioning bit
 (37 10)  (1073 298)  (1073 298)  LC_5 Logic Functioning bit
 (38 10)  (1074 298)  (1074 298)  LC_5 Logic Functioning bit
 (39 10)  (1075 298)  (1075 298)  LC_5 Logic Functioning bit
 (41 10)  (1077 298)  (1077 298)  LC_5 Logic Functioning bit
 (43 10)  (1079 298)  (1079 298)  LC_5 Logic Functioning bit
 (51 10)  (1087 298)  (1087 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (1050 299)  (1050 299)  routing T_20_18.sp4_h_r_44 <X> T_20_18.lc_trk_g2_4
 (15 11)  (1051 299)  (1051 299)  routing T_20_18.sp4_h_r_44 <X> T_20_18.lc_trk_g2_4
 (16 11)  (1052 299)  (1052 299)  routing T_20_18.sp4_h_r_44 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (1057 299)  (1057 299)  routing T_20_18.sp12_v_b_23 <X> T_20_18.lc_trk_g2_7
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1060 299)  (1060 299)  routing T_20_18.tnl_op_6 <X> T_20_18.lc_trk_g2_6
 (25 11)  (1061 299)  (1061 299)  routing T_20_18.tnl_op_6 <X> T_20_18.lc_trk_g2_6
 (31 11)  (1067 299)  (1067 299)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 299)  (1072 299)  LC_5 Logic Functioning bit
 (37 11)  (1073 299)  (1073 299)  LC_5 Logic Functioning bit
 (38 11)  (1074 299)  (1074 299)  LC_5 Logic Functioning bit
 (39 11)  (1075 299)  (1075 299)  LC_5 Logic Functioning bit
 (41 11)  (1077 299)  (1077 299)  LC_5 Logic Functioning bit
 (43 11)  (1079 299)  (1079 299)  LC_5 Logic Functioning bit
 (47 11)  (1083 299)  (1083 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (21 12)  (1057 300)  (1057 300)  routing T_20_18.sp4_v_t_22 <X> T_20_18.lc_trk_g3_3
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 300)  (1059 300)  routing T_20_18.sp4_v_t_22 <X> T_20_18.lc_trk_g3_3
 (26 12)  (1062 300)  (1062 300)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 300)  (1063 300)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 300)  (1066 300)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 300)  (1070 300)  routing T_20_18.lc_trk_g1_0 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 300)  (1072 300)  LC_6 Logic Functioning bit
 (50 12)  (1086 300)  (1086 300)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (1053 301)  (1053 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1057 301)  (1057 301)  routing T_20_18.sp4_v_t_22 <X> T_20_18.lc_trk_g3_3
 (27 13)  (1063 301)  (1063 301)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 301)  (1064 301)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (0 14)  (1036 302)  (1036 302)  routing T_20_18.glb_netwk_4 <X> T_20_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 302)  (1037 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 302)  (1050 302)  routing T_20_18.wire_logic_cluster/lc_4/out <X> T_20_18.lc_trk_g3_4
 (17 14)  (1053 302)  (1053 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1057 302)  (1057 302)  routing T_20_18.sp4_v_t_26 <X> T_20_18.lc_trk_g3_7
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1059 302)  (1059 302)  routing T_20_18.sp4_v_t_26 <X> T_20_18.lc_trk_g3_7
 (26 14)  (1062 302)  (1062 302)  routing T_20_18.lc_trk_g0_5 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 302)  (1063 302)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 302)  (1064 302)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 302)  (1065 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 302)  (1066 302)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 302)  (1067 302)  routing T_20_18.lc_trk_g0_4 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 302)  (1068 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 302)  (1072 302)  LC_7 Logic Functioning bit
 (37 14)  (1073 302)  (1073 302)  LC_7 Logic Functioning bit
 (43 14)  (1079 302)  (1079 302)  LC_7 Logic Functioning bit
 (50 14)  (1086 302)  (1086 302)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (1053 303)  (1053 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1054 303)  (1054 303)  routing T_20_18.sp4_r_v_b_45 <X> T_20_18.lc_trk_g3_5
 (21 15)  (1057 303)  (1057 303)  routing T_20_18.sp4_v_t_26 <X> T_20_18.lc_trk_g3_7
 (29 15)  (1065 303)  (1065 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 303)  (1066 303)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 303)  (1072 303)  LC_7 Logic Functioning bit
 (37 15)  (1073 303)  (1073 303)  LC_7 Logic Functioning bit
 (42 15)  (1078 303)  (1078 303)  LC_7 Logic Functioning bit
 (43 15)  (1079 303)  (1079 303)  LC_7 Logic Functioning bit


LogicTile_21_18

 (36 0)  (1126 288)  (1126 288)  LC_0 Logic Functioning bit
 (38 0)  (1128 288)  (1128 288)  LC_0 Logic Functioning bit
 (41 0)  (1131 288)  (1131 288)  LC_0 Logic Functioning bit
 (43 0)  (1133 288)  (1133 288)  LC_0 Logic Functioning bit
 (45 0)  (1135 288)  (1135 288)  LC_0 Logic Functioning bit
 (47 0)  (1137 288)  (1137 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1116 289)  (1116 289)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 289)  (1117 289)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 289)  (1119 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (1127 289)  (1127 289)  LC_0 Logic Functioning bit
 (39 1)  (1129 289)  (1129 289)  LC_0 Logic Functioning bit
 (40 1)  (1130 289)  (1130 289)  LC_0 Logic Functioning bit
 (42 1)  (1132 289)  (1132 289)  LC_0 Logic Functioning bit
 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 290)  (1091 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1090 292)  (1090 292)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 292)  (1091 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 292)  (1111 292)  routing T_21_18.sp4_h_r_19 <X> T_21_18.lc_trk_g1_3
 (22 4)  (1112 292)  (1112 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1113 292)  (1113 292)  routing T_21_18.sp4_h_r_19 <X> T_21_18.lc_trk_g1_3
 (24 4)  (1114 292)  (1114 292)  routing T_21_18.sp4_h_r_19 <X> T_21_18.lc_trk_g1_3
 (1 5)  (1091 293)  (1091 293)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_7/cen
 (21 5)  (1111 293)  (1111 293)  routing T_21_18.sp4_h_r_19 <X> T_21_18.lc_trk_g1_3
 (22 9)  (1112 297)  (1112 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1113 297)  (1113 297)  routing T_21_18.sp4_h_l_15 <X> T_21_18.lc_trk_g2_2
 (24 9)  (1114 297)  (1114 297)  routing T_21_18.sp4_h_l_15 <X> T_21_18.lc_trk_g2_2
 (25 9)  (1115 297)  (1115 297)  routing T_21_18.sp4_h_l_15 <X> T_21_18.lc_trk_g2_2
 (11 12)  (1101 300)  (1101 300)  routing T_21_18.sp4_h_l_40 <X> T_21_18.sp4_v_b_11
 (13 12)  (1103 300)  (1103 300)  routing T_21_18.sp4_h_l_40 <X> T_21_18.sp4_v_b_11
 (12 13)  (1102 301)  (1102 301)  routing T_21_18.sp4_h_l_40 <X> T_21_18.sp4_v_b_11
 (0 14)  (1090 302)  (1090 302)  routing T_21_18.glb_netwk_4 <X> T_21_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 302)  (1091 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_18

 (5 10)  (1257 298)  (1257 298)  routing T_24_18.sp4_v_t_43 <X> T_24_18.sp4_h_l_43
 (6 11)  (1258 299)  (1258 299)  routing T_24_18.sp4_v_t_43 <X> T_24_18.sp4_h_l_43


LogicTile_26_18

 (3 15)  (1351 303)  (1351 303)  routing T_26_18.sp12_h_l_22 <X> T_26_18.sp12_v_t_22


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (17 5)  (0 277)  (0 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 1)  (183 273)  (183 273)  routing T_4_17.sp12_h_l_23 <X> T_4_17.sp12_v_b_0
 (8 6)  (188 278)  (188 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (9 6)  (189 278)  (189 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (10 6)  (190 278)  (190 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0


LogicTile_10_17

 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 274)  (527 274)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.input_2_1
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (41 2)  (533 274)  (533 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (47 2)  (539 274)  (539 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (519 275)  (519 275)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 275)  (520 275)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 275)  (523 275)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 275)  (524 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (526 275)  (526 275)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.input_2_1
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (41 3)  (533 275)  (533 275)  LC_1 Logic Functioning bit
 (42 3)  (534 275)  (534 275)  LC_1 Logic Functioning bit
 (46 3)  (538 275)  (538 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 6)  (506 278)  (506 278)  routing T_10_17.sp12_h_l_3 <X> T_10_17.lc_trk_g1_4
 (14 7)  (506 279)  (506 279)  routing T_10_17.sp12_h_l_3 <X> T_10_17.lc_trk_g1_4
 (15 7)  (507 279)  (507 279)  routing T_10_17.sp12_h_l_3 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g3_1
 (21 12)  (513 284)  (513 284)  routing T_10_17.rgt_op_3 <X> T_10_17.lc_trk_g3_3
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 284)  (516 284)  routing T_10_17.rgt_op_3 <X> T_10_17.lc_trk_g3_3
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (492 286)  (492 286)  routing T_10_17.glb_netwk_4 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_17

 (14 3)  (560 275)  (560 275)  routing T_11_17.sp4_r_v_b_28 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 278)  (576 278)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 278)  (579 278)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 278)  (580 278)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (587 278)  (587 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (41 7)  (587 279)  (587 279)  LC_3 Logic Functioning bit
 (43 7)  (589 279)  (589 279)  LC_3 Logic Functioning bit
 (15 14)  (561 286)  (561 286)  routing T_11_17.tnr_op_5 <X> T_11_17.lc_trk_g3_5
 (17 14)  (563 286)  (563 286)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_12_17

 (3 4)  (603 276)  (603 276)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_h_r_0
 (3 5)  (603 277)  (603 277)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_h_r_0
 (9 12)  (609 284)  (609 284)  routing T_12_17.sp4_v_t_47 <X> T_12_17.sp4_h_r_10


LogicTile_13_17

 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 274)  (668 274)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g0_4
 (21 2)  (675 274)  (675 274)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 274)  (677 274)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (24 2)  (678 274)  (678 274)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (675 275)  (675 275)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (44 3)  (698 275)  (698 275)  LC_1 Logic Functioning bit
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g1_2
 (25 5)  (679 277)  (679 277)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g1_2
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (8 7)  (662 279)  (662 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_41
 (9 7)  (663 279)  (663 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_41
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (44 7)  (698 279)  (698 279)  LC_3 Logic Functioning bit
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (44 9)  (698 281)  (698 281)  LC_4 Logic Functioning bit
 (21 10)  (675 282)  (675 282)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 282)  (679 282)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g2_6
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (44 13)  (698 285)  (698 285)  LC_6 Logic Functioning bit
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 286)  (669 286)  routing T_13_17.tnl_op_5 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (42 14)  (696 286)  (696 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (18 15)  (672 287)  (672 287)  routing T_13_17.tnl_op_5 <X> T_13_17.lc_trk_g3_5
 (21 15)  (675 287)  (675 287)  routing T_13_17.sp4_r_v_b_47 <X> T_13_17.lc_trk_g3_7
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (688 287)  (688 287)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.input_2_7
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (15 0)  (723 272)  (723 272)  routing T_14_17.sp4_h_r_1 <X> T_14_17.lc_trk_g0_1
 (16 0)  (724 272)  (724 272)  routing T_14_17.sp4_h_r_1 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (733 272)  (733 272)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g0_2
 (18 1)  (726 273)  (726 273)  routing T_14_17.sp4_h_r_1 <X> T_14_17.lc_trk_g0_1
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (729 274)  (729 274)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g0_7
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g0_7
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (40 2)  (748 274)  (748 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 275)  (739 275)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (741 275)  (741 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_1
 (34 3)  (742 275)  (742 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_1
 (35 3)  (743 275)  (743 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_1
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (15 4)  (723 276)  (723 276)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g1_1
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (40 4)  (748 276)  (748 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (47 4)  (755 276)  (755 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (758 276)  (758 276)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (25 5)  (733 277)  (733 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (14 6)  (722 278)  (722 278)  routing T_14_17.lft_op_4 <X> T_14_17.lc_trk_g1_4
 (21 6)  (729 278)  (729 278)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 7)  (723 279)  (723 279)  routing T_14_17.lft_op_4 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 279)  (732 279)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g1_6
 (25 7)  (733 279)  (733 279)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g1_6
 (2 8)  (710 280)  (710 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 8)  (719 280)  (719 280)  routing T_14_17.sp4_h_l_39 <X> T_14_17.sp4_v_b_8
 (13 8)  (721 280)  (721 280)  routing T_14_17.sp4_h_l_39 <X> T_14_17.sp4_v_b_8
 (15 8)  (723 280)  (723 280)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g2_1
 (16 8)  (724 280)  (724 280)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g2_1
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 280)  (726 280)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g2_1
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 280)  (743 280)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_4
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (12 9)  (720 281)  (720 281)  routing T_14_17.sp4_h_l_39 <X> T_14_17.sp4_v_b_8
 (18 9)  (726 281)  (726 281)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g2_1
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 281)  (741 281)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_4
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (14 10)  (722 282)  (722 282)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g2_4
 (21 10)  (729 282)  (729 282)  routing T_14_17.sp4_h_r_39 <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (731 282)  (731 282)  routing T_14_17.sp4_h_r_39 <X> T_14_17.lc_trk_g2_7
 (24 10)  (732 282)  (732 282)  routing T_14_17.sp4_h_r_39 <X> T_14_17.lc_trk_g2_7
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 282)  (743 282)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.input_2_5
 (51 10)  (759 282)  (759 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (742 283)  (742 283)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.input_2_5
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g3_1
 (28 12)  (736 284)  (736 284)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (42 12)  (750 284)  (750 284)  LC_6 Logic Functioning bit
 (50 12)  (758 284)  (758 284)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 285)  (732 285)  routing T_14_17.tnl_op_2 <X> T_14_17.lc_trk_g3_2
 (25 13)  (733 285)  (733 285)  routing T_14_17.tnl_op_2 <X> T_14_17.lc_trk_g3_2
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 286)  (723 286)  routing T_14_17.rgt_op_5 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.rgt_op_5 <X> T_14_17.lc_trk_g3_5
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 286)  (731 286)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g3_7
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (42 14)  (750 286)  (750 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (50 14)  (758 286)  (758 286)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 287)  (738 287)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (14 0)  (776 272)  (776 272)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g0_3
 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (14 1)  (776 273)  (776 273)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (15 1)  (777 273)  (777 273)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (16 1)  (778 273)  (778 273)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (783 273)  (783 273)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g0_3
 (30 1)  (792 273)  (792 273)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (51 1)  (813 273)  (813 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (11 3)  (773 275)  (773 275)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_h_l_39
 (13 3)  (775 275)  (775 275)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_h_l_39
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (785 275)  (785 275)  routing T_15_17.sp4_h_r_6 <X> T_15_17.lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.sp4_h_r_6 <X> T_15_17.lc_trk_g0_6
 (25 3)  (787 275)  (787 275)  routing T_15_17.sp4_h_r_6 <X> T_15_17.lc_trk_g0_6
 (8 4)  (770 276)  (770 276)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_h_r_4
 (16 4)  (778 276)  (778 276)  routing T_15_17.sp12_h_r_9 <X> T_15_17.lc_trk_g1_1
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (8 6)  (770 278)  (770 278)  routing T_15_17.sp4_v_t_47 <X> T_15_17.sp4_h_l_41
 (9 6)  (771 278)  (771 278)  routing T_15_17.sp4_v_t_47 <X> T_15_17.sp4_h_l_41
 (10 6)  (772 278)  (772 278)  routing T_15_17.sp4_v_t_47 <X> T_15_17.sp4_h_l_41
 (25 6)  (787 278)  (787 278)  routing T_15_17.sp4_h_l_11 <X> T_15_17.lc_trk_g1_6
 (16 7)  (778 279)  (778 279)  routing T_15_17.sp12_h_r_12 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (785 279)  (785 279)  routing T_15_17.sp4_h_l_11 <X> T_15_17.lc_trk_g1_6
 (24 7)  (786 279)  (786 279)  routing T_15_17.sp4_h_l_11 <X> T_15_17.lc_trk_g1_6
 (25 7)  (787 279)  (787 279)  routing T_15_17.sp4_h_l_11 <X> T_15_17.lc_trk_g1_6
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (780 281)  (780 281)  routing T_15_17.sp4_r_v_b_33 <X> T_15_17.lc_trk_g2_1
 (26 10)  (788 282)  (788 282)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (795 283)  (795 283)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.input_2_5
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g3_3
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (14 13)  (776 285)  (776 285)  routing T_15_17.tnl_op_0 <X> T_15_17.lc_trk_g3_0
 (15 13)  (777 285)  (777 285)  routing T_15_17.tnl_op_0 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (783 285)  (783 285)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g3_3
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (15 14)  (777 286)  (777 286)  routing T_15_17.tnl_op_5 <X> T_15_17.lc_trk_g3_5
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (802 286)  (802 286)  LC_7 Logic Functioning bit
 (50 14)  (812 286)  (812 286)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (776 287)  (776 287)  routing T_15_17.tnl_op_4 <X> T_15_17.lc_trk_g3_4
 (15 15)  (777 287)  (777 287)  routing T_15_17.tnl_op_4 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (780 287)  (780 287)  routing T_15_17.tnl_op_5 <X> T_15_17.lc_trk_g3_5
 (26 15)  (788 287)  (788 287)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 287)  (793 287)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (2 0)  (818 272)  (818 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 4)  (844 276)  (844 276)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 276)  (851 276)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.input_2_2
 (37 4)  (853 276)  (853 276)  LC_2 Logic Functioning bit
 (39 4)  (855 276)  (855 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (48 4)  (864 276)  (864 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (869 276)  (869 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (27 5)  (843 277)  (843 277)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 277)  (846 277)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 277)  (848 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (850 277)  (850 277)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.input_2_2
 (35 5)  (851 277)  (851 277)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.input_2_2
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (38 5)  (854 277)  (854 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (40 5)  (856 277)  (856 277)  LC_2 Logic Functioning bit
 (51 5)  (867 277)  (867 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (839 278)  (839 278)  routing T_16_17.sp12_h_l_12 <X> T_16_17.lc_trk_g1_7
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (21 8)  (837 280)  (837 280)  routing T_16_17.sp4_h_r_35 <X> T_16_17.lc_trk_g2_3
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 280)  (839 280)  routing T_16_17.sp4_h_r_35 <X> T_16_17.lc_trk_g2_3
 (24 8)  (840 280)  (840 280)  routing T_16_17.sp4_h_r_35 <X> T_16_17.lc_trk_g2_3
 (13 9)  (829 281)  (829 281)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_h_r_8
 (15 12)  (831 284)  (831 284)  routing T_16_17.tnr_op_1 <X> T_16_17.lc_trk_g3_1
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (841 284)  (841 284)  routing T_16_17.wire_logic_cluster/lc_2/out <X> T_16_17.lc_trk_g3_2
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (816 286)  (816 286)  routing T_16_17.glb_netwk_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (2 14)  (818 286)  (818 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_17_17

 (11 0)  (885 272)  (885 272)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_b_2
 (14 0)  (888 272)  (888 272)  routing T_17_17.sp4_h_r_8 <X> T_17_17.lc_trk_g0_0
 (26 0)  (900 272)  (900 272)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 272)  (909 272)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.input_2_0
 (37 0)  (911 272)  (911 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (41 0)  (915 272)  (915 272)  LC_0 Logic Functioning bit
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (53 0)  (927 272)  (927 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (889 273)  (889 273)  routing T_17_17.sp4_h_r_8 <X> T_17_17.lc_trk_g0_0
 (16 1)  (890 273)  (890 273)  routing T_17_17.sp4_h_r_8 <X> T_17_17.lc_trk_g0_0
 (17 1)  (891 273)  (891 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 273)  (897 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (25 1)  (899 273)  (899 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (27 1)  (901 273)  (901 273)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (908 273)  (908 273)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.input_2_0
 (35 1)  (909 273)  (909 273)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.input_2_0
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (41 1)  (915 273)  (915 273)  LC_0 Logic Functioning bit
 (51 1)  (925 273)  (925 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (885 274)  (885 274)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_v_t_39
 (13 2)  (887 274)  (887 274)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_v_t_39
 (14 2)  (888 274)  (888 274)  routing T_17_17.sp4_h_l_1 <X> T_17_17.lc_trk_g0_4
 (15 2)  (889 274)  (889 274)  routing T_17_17.sp4_h_r_5 <X> T_17_17.lc_trk_g0_5
 (16 2)  (890 274)  (890 274)  routing T_17_17.sp4_h_r_5 <X> T_17_17.lc_trk_g0_5
 (17 2)  (891 274)  (891 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 274)  (907 274)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 274)  (914 274)  LC_1 Logic Functioning bit
 (42 2)  (916 274)  (916 274)  LC_1 Logic Functioning bit
 (12 3)  (886 275)  (886 275)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_v_t_39
 (15 3)  (889 275)  (889 275)  routing T_17_17.sp4_h_l_1 <X> T_17_17.lc_trk_g0_4
 (16 3)  (890 275)  (890 275)  routing T_17_17.sp4_h_l_1 <X> T_17_17.lc_trk_g0_4
 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (892 275)  (892 275)  routing T_17_17.sp4_h_r_5 <X> T_17_17.lc_trk_g0_5
 (27 3)  (901 275)  (901 275)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 275)  (902 275)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (911 275)  (911 275)  LC_1 Logic Functioning bit
 (39 3)  (913 275)  (913 275)  LC_1 Logic Functioning bit
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (41 3)  (915 275)  (915 275)  LC_1 Logic Functioning bit
 (42 3)  (916 275)  (916 275)  LC_1 Logic Functioning bit
 (43 3)  (917 275)  (917 275)  LC_1 Logic Functioning bit
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (878 276)  (878 276)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (6 4)  (880 276)  (880 276)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (14 4)  (888 276)  (888 276)  routing T_17_17.sp12_h_r_0 <X> T_17_17.lc_trk_g1_0
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 276)  (897 276)  routing T_17_17.sp4_h_r_3 <X> T_17_17.lc_trk_g1_3
 (24 4)  (898 276)  (898 276)  routing T_17_17.sp4_h_r_3 <X> T_17_17.lc_trk_g1_3
 (26 4)  (900 276)  (900 276)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 276)  (904 276)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 276)  (907 276)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 276)  (909 276)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.input_2_2
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (42 4)  (916 276)  (916 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (0 5)  (874 277)  (874 277)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 5)  (875 277)  (875 277)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (5 5)  (879 277)  (879 277)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (8 5)  (882 277)  (882 277)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_v_b_4
 (10 5)  (884 277)  (884 277)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_v_b_4
 (14 5)  (888 277)  (888 277)  routing T_17_17.sp12_h_r_0 <X> T_17_17.lc_trk_g1_0
 (15 5)  (889 277)  (889 277)  routing T_17_17.sp12_h_r_0 <X> T_17_17.lc_trk_g1_0
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (895 277)  (895 277)  routing T_17_17.sp4_h_r_3 <X> T_17_17.lc_trk_g1_3
 (27 5)  (901 277)  (901 277)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 277)  (902 277)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 277)  (905 277)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 277)  (906 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (907 277)  (907 277)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.input_2_2
 (35 5)  (909 277)  (909 277)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.input_2_2
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (40 5)  (914 277)  (914 277)  LC_2 Logic Functioning bit
 (41 5)  (915 277)  (915 277)  LC_2 Logic Functioning bit
 (42 5)  (916 277)  (916 277)  LC_2 Logic Functioning bit
 (43 5)  (917 277)  (917 277)  LC_2 Logic Functioning bit
 (47 5)  (921 277)  (921 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (922 277)  (922 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (877 278)  (877 278)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_t_23
 (8 6)  (882 278)  (882 278)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_h_l_41
 (10 6)  (884 278)  (884 278)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_h_l_41
 (15 6)  (889 278)  (889 278)  routing T_17_17.top_op_5 <X> T_17_17.lc_trk_g1_5
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (895 278)  (895 278)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g1_7
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (905 278)  (905 278)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (42 6)  (916 278)  (916 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (50 6)  (924 278)  (924 278)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (877 279)  (877 279)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_t_23
 (14 7)  (888 279)  (888 279)  routing T_17_17.top_op_4 <X> T_17_17.lc_trk_g1_4
 (15 7)  (889 279)  (889 279)  routing T_17_17.top_op_4 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (892 279)  (892 279)  routing T_17_17.top_op_5 <X> T_17_17.lc_trk_g1_5
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (43 7)  (917 279)  (917 279)  LC_3 Logic Functioning bit
 (46 7)  (920 279)  (920 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (3 8)  (877 280)  (877 280)  routing T_17_17.sp12_v_t_22 <X> T_17_17.sp12_v_b_1
 (14 8)  (888 280)  (888 280)  routing T_17_17.rgt_op_0 <X> T_17_17.lc_trk_g2_0
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 280)  (892 280)  routing T_17_17.wire_logic_cluster/lc_1/out <X> T_17_17.lc_trk_g2_1
 (22 8)  (896 280)  (896 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (898 280)  (898 280)  routing T_17_17.tnr_op_3 <X> T_17_17.lc_trk_g2_3
 (28 8)  (902 280)  (902 280)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 280)  (904 280)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 280)  (905 280)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (39 8)  (913 280)  (913 280)  LC_4 Logic Functioning bit
 (40 8)  (914 280)  (914 280)  LC_4 Logic Functioning bit
 (41 8)  (915 280)  (915 280)  LC_4 Logic Functioning bit
 (42 8)  (916 280)  (916 280)  LC_4 Logic Functioning bit
 (50 8)  (924 280)  (924 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (925 280)  (925 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (889 281)  (889 281)  routing T_17_17.rgt_op_0 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (38 9)  (912 281)  (912 281)  LC_4 Logic Functioning bit
 (41 9)  (915 281)  (915 281)  LC_4 Logic Functioning bit
 (43 9)  (917 281)  (917 281)  LC_4 Logic Functioning bit
 (14 10)  (888 282)  (888 282)  routing T_17_17.rgt_op_4 <X> T_17_17.lc_trk_g2_4
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 282)  (892 282)  routing T_17_17.wire_logic_cluster/lc_5/out <X> T_17_17.lc_trk_g2_5
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (898 282)  (898 282)  routing T_17_17.tnr_op_7 <X> T_17_17.lc_trk_g2_7
 (35 10)  (909 282)  (909 282)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.input_2_5
 (37 10)  (911 282)  (911 282)  LC_5 Logic Functioning bit
 (42 10)  (916 282)  (916 282)  LC_5 Logic Functioning bit
 (15 11)  (889 283)  (889 283)  routing T_17_17.rgt_op_4 <X> T_17_17.lc_trk_g2_4
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (898 283)  (898 283)  routing T_17_17.tnr_op_6 <X> T_17_17.lc_trk_g2_6
 (27 11)  (901 283)  (901 283)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 283)  (906 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (907 283)  (907 283)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.input_2_5
 (34 11)  (908 283)  (908 283)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.input_2_5
 (36 11)  (910 283)  (910 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (10 12)  (884 284)  (884 284)  routing T_17_17.sp4_v_t_40 <X> T_17_17.sp4_h_r_10
 (15 12)  (889 284)  (889 284)  routing T_17_17.rgt_op_1 <X> T_17_17.lc_trk_g3_1
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.rgt_op_1 <X> T_17_17.lc_trk_g3_1
 (21 12)  (895 284)  (895 284)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g3_3
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (909 284)  (909 284)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.input_2_6
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (40 12)  (914 284)  (914 284)  LC_6 Logic Functioning bit
 (42 12)  (916 284)  (916 284)  LC_6 Logic Functioning bit
 (15 13)  (889 285)  (889 285)  routing T_17_17.sp4_v_t_29 <X> T_17_17.lc_trk_g3_0
 (16 13)  (890 285)  (890 285)  routing T_17_17.sp4_v_t_29 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 285)  (901 285)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 285)  (902 285)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (907 285)  (907 285)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.input_2_6
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (42 13)  (916 285)  (916 285)  LC_6 Logic Functioning bit
 (11 14)  (885 286)  (885 286)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_v_t_46
 (13 14)  (887 286)  (887 286)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_v_t_46
 (15 14)  (889 286)  (889 286)  routing T_17_17.tnr_op_5 <X> T_17_17.lc_trk_g3_5
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 286)  (907 286)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (39 14)  (913 286)  (913 286)  LC_7 Logic Functioning bit
 (40 14)  (914 286)  (914 286)  LC_7 Logic Functioning bit
 (50 14)  (924 286)  (924 286)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (886 287)  (886 287)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_v_t_46
 (15 15)  (889 287)  (889 287)  routing T_17_17.tnr_op_4 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (27 15)  (901 287)  (901 287)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 287)  (902 287)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 287)  (904 287)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (41 15)  (915 287)  (915 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (26 0)  (954 272)  (954 272)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (35 0)  (963 272)  (963 272)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.input_2_0
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (39 0)  (967 272)  (967 272)  LC_0 Logic Functioning bit
 (40 0)  (968 272)  (968 272)  LC_0 Logic Functioning bit
 (43 0)  (971 272)  (971 272)  LC_0 Logic Functioning bit
 (47 0)  (975 272)  (975 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (950 273)  (950 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (951 273)  (951 273)  routing T_18_17.sp4_h_r_2 <X> T_18_17.lc_trk_g0_2
 (24 1)  (952 273)  (952 273)  routing T_18_17.sp4_h_r_2 <X> T_18_17.lc_trk_g0_2
 (25 1)  (953 273)  (953 273)  routing T_18_17.sp4_h_r_2 <X> T_18_17.lc_trk_g0_2
 (26 1)  (954 273)  (954 273)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 273)  (956 273)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 273)  (960 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (38 1)  (966 273)  (966 273)  LC_0 Logic Functioning bit
 (41 1)  (969 273)  (969 273)  LC_0 Logic Functioning bit
 (42 1)  (970 273)  (970 273)  LC_0 Logic Functioning bit
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (932 274)  (932 274)  routing T_18_17.sp4_h_r_0 <X> T_18_17.sp4_v_t_37
 (21 2)  (949 274)  (949 274)  routing T_18_17.lft_op_7 <X> T_18_17.lc_trk_g0_7
 (22 2)  (950 274)  (950 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (952 274)  (952 274)  routing T_18_17.lft_op_7 <X> T_18_17.lc_trk_g0_7
 (26 2)  (954 274)  (954 274)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 274)  (958 274)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (5 3)  (933 275)  (933 275)  routing T_18_17.sp4_h_r_0 <X> T_18_17.sp4_v_t_37
 (14 3)  (942 275)  (942 275)  routing T_18_17.top_op_4 <X> T_18_17.lc_trk_g0_4
 (15 3)  (943 275)  (943 275)  routing T_18_17.top_op_4 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (954 275)  (954 275)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 275)  (955 275)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 275)  (956 275)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g0_2 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (38 3)  (966 275)  (966 275)  LC_1 Logic Functioning bit
 (0 4)  (928 276)  (928 276)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 276)  (949 276)  routing T_18_17.wire_logic_cluster/lc_3/out <X> T_18_17.lc_trk_g1_3
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 276)  (953 276)  routing T_18_17.lft_op_2 <X> T_18_17.lc_trk_g1_2
 (28 4)  (956 276)  (956 276)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 276)  (958 276)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 276)  (959 276)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (39 4)  (967 276)  (967 276)  LC_2 Logic Functioning bit
 (40 4)  (968 276)  (968 276)  LC_2 Logic Functioning bit
 (42 4)  (970 276)  (970 276)  LC_2 Logic Functioning bit
 (45 4)  (973 276)  (973 276)  LC_2 Logic Functioning bit
 (46 4)  (974 276)  (974 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (976 276)  (976 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (978 276)  (978 276)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (928 277)  (928 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 5)  (929 277)  (929 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (952 277)  (952 277)  routing T_18_17.lft_op_2 <X> T_18_17.lc_trk_g1_2
 (26 5)  (954 277)  (954 277)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 277)  (955 277)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (39 5)  (967 277)  (967 277)  LC_2 Logic Functioning bit
 (41 5)  (969 277)  (969 277)  LC_2 Logic Functioning bit
 (43 5)  (971 277)  (971 277)  LC_2 Logic Functioning bit
 (48 5)  (976 277)  (976 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (940 278)  (940 278)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_h_l_40
 (14 6)  (942 278)  (942 278)  routing T_18_17.sp12_h_l_3 <X> T_18_17.lc_trk_g1_4
 (26 6)  (954 278)  (954 278)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 278)  (961 278)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (969 278)  (969 278)  LC_3 Logic Functioning bit
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (11 7)  (939 279)  (939 279)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_h_l_40
 (14 7)  (942 279)  (942 279)  routing T_18_17.sp12_h_l_3 <X> T_18_17.lc_trk_g1_4
 (15 7)  (943 279)  (943 279)  routing T_18_17.sp12_h_l_3 <X> T_18_17.lc_trk_g1_4
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (955 279)  (955 279)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (40 7)  (968 279)  (968 279)  LC_3 Logic Functioning bit
 (42 7)  (970 279)  (970 279)  LC_3 Logic Functioning bit
 (14 8)  (942 280)  (942 280)  routing T_18_17.wire_logic_cluster/lc_0/out <X> T_18_17.lc_trk_g2_0
 (26 8)  (954 280)  (954 280)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (35 8)  (963 280)  (963 280)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.input_2_4
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (43 8)  (971 280)  (971 280)  LC_4 Logic Functioning bit
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (954 281)  (954 281)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 281)  (956 281)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 281)  (960 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (42 9)  (970 281)  (970 281)  LC_4 Logic Functioning bit
 (11 10)  (939 282)  (939 282)  routing T_18_17.sp4_h_r_2 <X> T_18_17.sp4_v_t_45
 (13 10)  (941 282)  (941 282)  routing T_18_17.sp4_h_r_2 <X> T_18_17.sp4_v_t_45
 (15 10)  (943 282)  (943 282)  routing T_18_17.tnl_op_5 <X> T_18_17.lc_trk_g2_5
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (953 282)  (953 282)  routing T_18_17.rgt_op_6 <X> T_18_17.lc_trk_g2_6
 (28 10)  (956 282)  (956 282)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 282)  (958 282)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 282)  (959 282)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (969 282)  (969 282)  LC_5 Logic Functioning bit
 (43 10)  (971 282)  (971 282)  LC_5 Logic Functioning bit
 (46 10)  (974 282)  (974 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (12 11)  (940 283)  (940 283)  routing T_18_17.sp4_h_r_2 <X> T_18_17.sp4_v_t_45
 (18 11)  (946 283)  (946 283)  routing T_18_17.tnl_op_5 <X> T_18_17.lc_trk_g2_5
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 283)  (952 283)  routing T_18_17.rgt_op_6 <X> T_18_17.lc_trk_g2_6
 (30 11)  (958 283)  (958 283)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (41 11)  (969 283)  (969 283)  LC_5 Logic Functioning bit
 (43 11)  (971 283)  (971 283)  LC_5 Logic Functioning bit
 (15 12)  (943 284)  (943 284)  routing T_18_17.tnr_op_1 <X> T_18_17.lc_trk_g3_1
 (17 12)  (945 284)  (945 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (949 284)  (949 284)  routing T_18_17.sp4_h_r_35 <X> T_18_17.lc_trk_g3_3
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (951 284)  (951 284)  routing T_18_17.sp4_h_r_35 <X> T_18_17.lc_trk_g3_3
 (24 12)  (952 284)  (952 284)  routing T_18_17.sp4_h_r_35 <X> T_18_17.lc_trk_g3_3
 (25 12)  (953 284)  (953 284)  routing T_18_17.rgt_op_2 <X> T_18_17.lc_trk_g3_2
 (26 12)  (954 284)  (954 284)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 284)  (955 284)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 284)  (958 284)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 284)  (962 284)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (41 12)  (969 284)  (969 284)  LC_6 Logic Functioning bit
 (43 12)  (971 284)  (971 284)  LC_6 Logic Functioning bit
 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 285)  (952 285)  routing T_18_17.rgt_op_2 <X> T_18_17.lc_trk_g3_2
 (26 13)  (954 285)  (954 285)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 285)  (956 285)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (12 14)  (940 286)  (940 286)  routing T_18_17.sp4_v_t_46 <X> T_18_17.sp4_h_l_46
 (21 14)  (949 286)  (949 286)  routing T_18_17.rgt_op_7 <X> T_18_17.lc_trk_g3_7
 (22 14)  (950 286)  (950 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 286)  (952 286)  routing T_18_17.rgt_op_7 <X> T_18_17.lc_trk_g3_7
 (25 14)  (953 286)  (953 286)  routing T_18_17.rgt_op_6 <X> T_18_17.lc_trk_g3_6
 (27 14)  (955 286)  (955 286)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 286)  (956 286)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 286)  (959 286)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 286)  (961 286)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 286)  (962 286)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (39 14)  (967 286)  (967 286)  LC_7 Logic Functioning bit
 (40 14)  (968 286)  (968 286)  LC_7 Logic Functioning bit
 (42 14)  (970 286)  (970 286)  LC_7 Logic Functioning bit
 (50 14)  (978 286)  (978 286)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (939 287)  (939 287)  routing T_18_17.sp4_v_t_46 <X> T_18_17.sp4_h_l_46
 (22 15)  (950 287)  (950 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 287)  (952 287)  routing T_18_17.rgt_op_6 <X> T_18_17.lc_trk_g3_6
 (26 15)  (954 287)  (954 287)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 287)  (955 287)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 287)  (956 287)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 287)  (959 287)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (38 15)  (966 287)  (966 287)  LC_7 Logic Functioning bit
 (41 15)  (969 287)  (969 287)  LC_7 Logic Functioning bit
 (46 15)  (974 287)  (974 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (979 287)  (979 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_17

 (26 0)  (1008 272)  (1008 272)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 272)  (1012 272)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 272)  (1013 272)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 272)  (1015 272)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 272)  (1016 272)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 272)  (1017 272)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_0
 (14 1)  (996 273)  (996 273)  routing T_19_17.top_op_0 <X> T_19_17.lc_trk_g0_0
 (15 1)  (997 273)  (997 273)  routing T_19_17.top_op_0 <X> T_19_17.lc_trk_g0_0
 (17 1)  (999 273)  (999 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (27 1)  (1009 273)  (1009 273)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 273)  (1010 273)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 273)  (1012 273)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 273)  (1014 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1015 273)  (1015 273)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_0
 (35 1)  (1017 273)  (1017 273)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_0
 (41 1)  (1023 273)  (1023 273)  LC_0 Logic Functioning bit
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 274)  (1003 274)  routing T_19_17.sp12_h_l_4 <X> T_19_17.lc_trk_g0_7
 (22 2)  (1004 274)  (1004 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1006 274)  (1006 274)  routing T_19_17.sp12_h_l_4 <X> T_19_17.lc_trk_g0_7
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 274)  (1013 274)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 274)  (1015 274)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 274)  (1017 274)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.input_2_1
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (37 2)  (1019 274)  (1019 274)  LC_1 Logic Functioning bit
 (38 2)  (1020 274)  (1020 274)  LC_1 Logic Functioning bit
 (39 2)  (1021 274)  (1021 274)  LC_1 Logic Functioning bit
 (40 2)  (1022 274)  (1022 274)  LC_1 Logic Functioning bit
 (41 2)  (1023 274)  (1023 274)  LC_1 Logic Functioning bit
 (42 2)  (1024 274)  (1024 274)  LC_1 Logic Functioning bit
 (43 2)  (1025 274)  (1025 274)  LC_1 Logic Functioning bit
 (8 3)  (990 275)  (990 275)  routing T_19_17.sp4_h_l_36 <X> T_19_17.sp4_v_t_36
 (14 3)  (996 275)  (996 275)  routing T_19_17.top_op_4 <X> T_19_17.lc_trk_g0_4
 (15 3)  (997 275)  (997 275)  routing T_19_17.top_op_4 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (1003 275)  (1003 275)  routing T_19_17.sp12_h_l_4 <X> T_19_17.lc_trk_g0_7
 (26 3)  (1008 275)  (1008 275)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 275)  (1009 275)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 275)  (1010 275)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 275)  (1014 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1015 275)  (1015 275)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.input_2_1
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (39 3)  (1021 275)  (1021 275)  LC_1 Logic Functioning bit
 (40 3)  (1022 275)  (1022 275)  LC_1 Logic Functioning bit
 (41 3)  (1023 275)  (1023 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (43 3)  (1025 275)  (1025 275)  LC_1 Logic Functioning bit
 (13 4)  (995 276)  (995 276)  routing T_19_17.sp4_h_l_40 <X> T_19_17.sp4_v_b_5
 (15 4)  (997 276)  (997 276)  routing T_19_17.top_op_1 <X> T_19_17.lc_trk_g1_1
 (17 4)  (999 276)  (999 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (1009 276)  (1009 276)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 276)  (1010 276)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 276)  (1013 276)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 276)  (1015 276)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 276)  (1018 276)  LC_2 Logic Functioning bit
 (37 4)  (1019 276)  (1019 276)  LC_2 Logic Functioning bit
 (38 4)  (1020 276)  (1020 276)  LC_2 Logic Functioning bit
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (41 4)  (1023 276)  (1023 276)  LC_2 Logic Functioning bit
 (43 4)  (1025 276)  (1025 276)  LC_2 Logic Functioning bit
 (50 4)  (1032 276)  (1032 276)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (994 277)  (994 277)  routing T_19_17.sp4_h_l_40 <X> T_19_17.sp4_v_b_5
 (14 5)  (996 277)  (996 277)  routing T_19_17.top_op_0 <X> T_19_17.lc_trk_g1_0
 (15 5)  (997 277)  (997 277)  routing T_19_17.top_op_0 <X> T_19_17.lc_trk_g1_0
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (1000 277)  (1000 277)  routing T_19_17.top_op_1 <X> T_19_17.lc_trk_g1_1
 (22 5)  (1004 277)  (1004 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 277)  (1006 277)  routing T_19_17.top_op_2 <X> T_19_17.lc_trk_g1_2
 (25 5)  (1007 277)  (1007 277)  routing T_19_17.top_op_2 <X> T_19_17.lc_trk_g1_2
 (28 5)  (1010 277)  (1010 277)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 277)  (1013 277)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 277)  (1018 277)  LC_2 Logic Functioning bit
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (38 5)  (1020 277)  (1020 277)  LC_2 Logic Functioning bit
 (39 5)  (1021 277)  (1021 277)  LC_2 Logic Functioning bit
 (40 5)  (1022 277)  (1022 277)  LC_2 Logic Functioning bit
 (41 5)  (1023 277)  (1023 277)  LC_2 Logic Functioning bit
 (43 5)  (1025 277)  (1025 277)  LC_2 Logic Functioning bit
 (6 6)  (988 278)  (988 278)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_v_t_38
 (15 6)  (997 278)  (997 278)  routing T_19_17.top_op_5 <X> T_19_17.lc_trk_g1_5
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1003 278)  (1003 278)  routing T_19_17.wire_logic_cluster/lc_7/out <X> T_19_17.lc_trk_g1_7
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1007 278)  (1007 278)  routing T_19_17.lft_op_6 <X> T_19_17.lc_trk_g1_6
 (26 6)  (1008 278)  (1008 278)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g1_1 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 278)  (1013 278)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 278)  (1016 278)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (41 6)  (1023 278)  (1023 278)  LC_3 Logic Functioning bit
 (42 6)  (1024 278)  (1024 278)  LC_3 Logic Functioning bit
 (43 6)  (1025 278)  (1025 278)  LC_3 Logic Functioning bit
 (50 6)  (1032 278)  (1032 278)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (990 279)  (990 279)  routing T_19_17.sp4_h_l_41 <X> T_19_17.sp4_v_t_41
 (18 7)  (1000 279)  (1000 279)  routing T_19_17.top_op_5 <X> T_19_17.lc_trk_g1_5
 (22 7)  (1004 279)  (1004 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 279)  (1006 279)  routing T_19_17.lft_op_6 <X> T_19_17.lc_trk_g1_6
 (26 7)  (1008 279)  (1008 279)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 279)  (1009 279)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (37 7)  (1019 279)  (1019 279)  LC_3 Logic Functioning bit
 (39 7)  (1021 279)  (1021 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (43 7)  (1025 279)  (1025 279)  LC_3 Logic Functioning bit
 (14 8)  (996 280)  (996 280)  routing T_19_17.wire_logic_cluster/lc_0/out <X> T_19_17.lc_trk_g2_0
 (17 8)  (999 280)  (999 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 280)  (1000 280)  routing T_19_17.wire_logic_cluster/lc_1/out <X> T_19_17.lc_trk_g2_1
 (25 8)  (1007 280)  (1007 280)  routing T_19_17.sp4_h_r_34 <X> T_19_17.lc_trk_g2_2
 (38 8)  (1020 280)  (1020 280)  LC_4 Logic Functioning bit
 (39 8)  (1021 280)  (1021 280)  LC_4 Logic Functioning bit
 (40 8)  (1022 280)  (1022 280)  LC_4 Logic Functioning bit
 (41 8)  (1023 280)  (1023 280)  LC_4 Logic Functioning bit
 (50 8)  (1032 280)  (1032 280)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (990 281)  (990 281)  routing T_19_17.sp4_h_l_36 <X> T_19_17.sp4_v_b_7
 (9 9)  (991 281)  (991 281)  routing T_19_17.sp4_h_l_36 <X> T_19_17.sp4_v_b_7
 (10 9)  (992 281)  (992 281)  routing T_19_17.sp4_h_l_36 <X> T_19_17.sp4_v_b_7
 (17 9)  (999 281)  (999 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 281)  (1005 281)  routing T_19_17.sp4_h_r_34 <X> T_19_17.lc_trk_g2_2
 (24 9)  (1006 281)  (1006 281)  routing T_19_17.sp4_h_r_34 <X> T_19_17.lc_trk_g2_2
 (38 9)  (1020 281)  (1020 281)  LC_4 Logic Functioning bit
 (39 9)  (1021 281)  (1021 281)  LC_4 Logic Functioning bit
 (40 9)  (1022 281)  (1022 281)  LC_4 Logic Functioning bit
 (41 9)  (1023 281)  (1023 281)  LC_4 Logic Functioning bit
 (47 9)  (1029 281)  (1029 281)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (14 10)  (996 282)  (996 282)  routing T_19_17.rgt_op_4 <X> T_19_17.lc_trk_g2_4
 (15 10)  (997 282)  (997 282)  routing T_19_17.sp4_h_r_45 <X> T_19_17.lc_trk_g2_5
 (16 10)  (998 282)  (998 282)  routing T_19_17.sp4_h_r_45 <X> T_19_17.lc_trk_g2_5
 (17 10)  (999 282)  (999 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1000 282)  (1000 282)  routing T_19_17.sp4_h_r_45 <X> T_19_17.lc_trk_g2_5
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1006 282)  (1006 282)  routing T_19_17.tnr_op_7 <X> T_19_17.lc_trk_g2_7
 (25 10)  (1007 282)  (1007 282)  routing T_19_17.wire_logic_cluster/lc_6/out <X> T_19_17.lc_trk_g2_6
 (26 10)  (1008 282)  (1008 282)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 282)  (1009 282)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 282)  (1012 282)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 282)  (1013 282)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (38 10)  (1020 282)  (1020 282)  LC_5 Logic Functioning bit
 (4 11)  (986 283)  (986 283)  routing T_19_17.sp4_v_b_1 <X> T_19_17.sp4_h_l_43
 (15 11)  (997 283)  (997 283)  routing T_19_17.rgt_op_4 <X> T_19_17.lc_trk_g2_4
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (1000 283)  (1000 283)  routing T_19_17.sp4_h_r_45 <X> T_19_17.lc_trk_g2_5
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1008 283)  (1008 283)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 283)  (1009 283)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 283)  (1010 283)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (14 12)  (996 284)  (996 284)  routing T_19_17.sp4_v_t_21 <X> T_19_17.lc_trk_g3_0
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 284)  (1015 284)  routing T_19_17.lc_trk_g2_1 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 284)  (1017 284)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_6
 (37 12)  (1019 284)  (1019 284)  LC_6 Logic Functioning bit
 (39 12)  (1021 284)  (1021 284)  LC_6 Logic Functioning bit
 (42 12)  (1024 284)  (1024 284)  LC_6 Logic Functioning bit
 (45 12)  (1027 284)  (1027 284)  LC_6 Logic Functioning bit
 (47 12)  (1029 284)  (1029 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (1030 284)  (1030 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (1033 284)  (1033 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (996 285)  (996 285)  routing T_19_17.sp4_v_t_21 <X> T_19_17.lc_trk_g3_0
 (16 13)  (998 285)  (998 285)  routing T_19_17.sp4_v_t_21 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 285)  (1005 285)  routing T_19_17.sp4_v_b_42 <X> T_19_17.lc_trk_g3_2
 (24 13)  (1006 285)  (1006 285)  routing T_19_17.sp4_v_b_42 <X> T_19_17.lc_trk_g3_2
 (26 13)  (1008 285)  (1008 285)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 285)  (1010 285)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 285)  (1011 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 285)  (1012 285)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 285)  (1014 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1015 285)  (1015 285)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_6
 (35 13)  (1017 285)  (1017 285)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_6
 (39 13)  (1021 285)  (1021 285)  LC_6 Logic Functioning bit
 (40 13)  (1022 285)  (1022 285)  LC_6 Logic Functioning bit
 (13 14)  (995 286)  (995 286)  routing T_19_17.sp4_h_r_11 <X> T_19_17.sp4_v_t_46
 (15 14)  (997 286)  (997 286)  routing T_19_17.tnr_op_5 <X> T_19_17.lc_trk_g3_5
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (1007 286)  (1007 286)  routing T_19_17.wire_logic_cluster/lc_6/out <X> T_19_17.lc_trk_g3_6
 (26 14)  (1008 286)  (1008 286)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 286)  (1009 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 286)  (1010 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 286)  (1012 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 286)  (1013 286)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 286)  (1015 286)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (12 15)  (994 287)  (994 287)  routing T_19_17.sp4_h_r_11 <X> T_19_17.sp4_v_t_46
 (14 15)  (996 287)  (996 287)  routing T_19_17.tnl_op_4 <X> T_19_17.lc_trk_g3_4
 (15 15)  (997 287)  (997 287)  routing T_19_17.tnl_op_4 <X> T_19_17.lc_trk_g3_4
 (17 15)  (999 287)  (999 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (1004 287)  (1004 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (1009 287)  (1009 287)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 287)  (1010 287)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 287)  (1014 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1016 287)  (1016 287)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.input_2_7
 (39 15)  (1021 287)  (1021 287)  LC_7 Logic Functioning bit


LogicTile_20_17

 (16 0)  (1052 272)  (1052 272)  routing T_20_17.sp4_v_b_1 <X> T_20_17.lc_trk_g0_1
 (17 0)  (1053 272)  (1053 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1054 272)  (1054 272)  routing T_20_17.sp4_v_b_1 <X> T_20_17.lc_trk_g0_1
 (21 0)  (1057 272)  (1057 272)  routing T_20_17.wire_logic_cluster/lc_3/out <X> T_20_17.lc_trk_g0_3
 (22 0)  (1058 272)  (1058 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1062 272)  (1062 272)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 272)  (1064 272)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 272)  (1067 272)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 272)  (1070 272)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (29 1)  (1065 273)  (1065 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 273)  (1066 273)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 273)  (1068 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1069 273)  (1069 273)  routing T_20_17.lc_trk_g2_0 <X> T_20_17.input_2_0
 (39 1)  (1075 273)  (1075 273)  LC_0 Logic Functioning bit
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 274)  (1044 274)  routing T_20_17.sp4_v_t_42 <X> T_20_17.sp4_h_l_36
 (9 2)  (1045 274)  (1045 274)  routing T_20_17.sp4_v_t_42 <X> T_20_17.sp4_h_l_36
 (10 2)  (1046 274)  (1046 274)  routing T_20_17.sp4_v_t_42 <X> T_20_17.sp4_h_l_36
 (14 2)  (1050 274)  (1050 274)  routing T_20_17.wire_logic_cluster/lc_4/out <X> T_20_17.lc_trk_g0_4
 (21 2)  (1057 274)  (1057 274)  routing T_20_17.lft_op_7 <X> T_20_17.lc_trk_g0_7
 (22 2)  (1058 274)  (1058 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1060 274)  (1060 274)  routing T_20_17.lft_op_7 <X> T_20_17.lc_trk_g0_7
 (27 2)  (1063 274)  (1063 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 274)  (1064 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 274)  (1066 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 274)  (1069 274)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 274)  (1070 274)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (38 2)  (1074 274)  (1074 274)  LC_1 Logic Functioning bit
 (39 2)  (1075 274)  (1075 274)  LC_1 Logic Functioning bit
 (42 2)  (1078 274)  (1078 274)  LC_1 Logic Functioning bit
 (45 2)  (1081 274)  (1081 274)  LC_1 Logic Functioning bit
 (50 2)  (1086 274)  (1086 274)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (1048 275)  (1048 275)  routing T_20_17.sp4_h_l_39 <X> T_20_17.sp4_v_t_39
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (30 3)  (1066 275)  (1066 275)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (38 3)  (1074 275)  (1074 275)  LC_1 Logic Functioning bit
 (39 3)  (1075 275)  (1075 275)  LC_1 Logic Functioning bit
 (42 3)  (1078 275)  (1078 275)  LC_1 Logic Functioning bit
 (17 6)  (1053 278)  (1053 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (1063 278)  (1063 278)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 278)  (1066 278)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 278)  (1067 278)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 278)  (1069 278)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (45 6)  (1081 278)  (1081 278)  LC_3 Logic Functioning bit
 (16 7)  (1052 279)  (1052 279)  routing T_20_17.sp12_h_r_12 <X> T_20_17.lc_trk_g1_4
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (1054 279)  (1054 279)  routing T_20_17.sp4_r_v_b_29 <X> T_20_17.lc_trk_g1_5
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 279)  (1067 279)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (40 7)  (1076 279)  (1076 279)  LC_3 Logic Functioning bit
 (42 7)  (1078 279)  (1078 279)  LC_3 Logic Functioning bit
 (12 8)  (1048 280)  (1048 280)  routing T_20_17.sp4_h_l_40 <X> T_20_17.sp4_h_r_8
 (15 8)  (1051 280)  (1051 280)  routing T_20_17.tnl_op_1 <X> T_20_17.lc_trk_g2_1
 (17 8)  (1053 280)  (1053 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (1057 280)  (1057 280)  routing T_20_17.sp4_h_r_43 <X> T_20_17.lc_trk_g2_3
 (22 8)  (1058 280)  (1058 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1059 280)  (1059 280)  routing T_20_17.sp4_h_r_43 <X> T_20_17.lc_trk_g2_3
 (24 8)  (1060 280)  (1060 280)  routing T_20_17.sp4_h_r_43 <X> T_20_17.lc_trk_g2_3
 (26 8)  (1062 280)  (1062 280)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 280)  (1063 280)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 280)  (1064 280)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 280)  (1065 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 280)  (1066 280)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 280)  (1069 280)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 280)  (1072 280)  LC_4 Logic Functioning bit
 (38 8)  (1074 280)  (1074 280)  LC_4 Logic Functioning bit
 (41 8)  (1077 280)  (1077 280)  LC_4 Logic Functioning bit
 (43 8)  (1079 280)  (1079 280)  LC_4 Logic Functioning bit
 (45 8)  (1081 280)  (1081 280)  LC_4 Logic Functioning bit
 (46 8)  (1082 280)  (1082 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (13 9)  (1049 281)  (1049 281)  routing T_20_17.sp4_h_l_40 <X> T_20_17.sp4_h_r_8
 (14 9)  (1050 281)  (1050 281)  routing T_20_17.tnl_op_0 <X> T_20_17.lc_trk_g2_0
 (15 9)  (1051 281)  (1051 281)  routing T_20_17.tnl_op_0 <X> T_20_17.lc_trk_g2_0
 (17 9)  (1053 281)  (1053 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (1054 281)  (1054 281)  routing T_20_17.tnl_op_1 <X> T_20_17.lc_trk_g2_1
 (21 9)  (1057 281)  (1057 281)  routing T_20_17.sp4_h_r_43 <X> T_20_17.lc_trk_g2_3
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 281)  (1066 281)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 281)  (1072 281)  LC_4 Logic Functioning bit
 (37 9)  (1073 281)  (1073 281)  LC_4 Logic Functioning bit
 (38 9)  (1074 281)  (1074 281)  LC_4 Logic Functioning bit
 (39 9)  (1075 281)  (1075 281)  LC_4 Logic Functioning bit
 (40 9)  (1076 281)  (1076 281)  LC_4 Logic Functioning bit
 (42 9)  (1078 281)  (1078 281)  LC_4 Logic Functioning bit
 (47 9)  (1083 281)  (1083 281)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (27 10)  (1063 282)  (1063 282)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 282)  (1064 282)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 282)  (1067 282)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 282)  (1071 282)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.input_2_5
 (39 10)  (1075 282)  (1075 282)  LC_5 Logic Functioning bit
 (46 10)  (1082 282)  (1082 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (1084 282)  (1084 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (22 11)  (1058 283)  (1058 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1059 283)  (1059 283)  routing T_20_17.sp4_v_b_46 <X> T_20_17.lc_trk_g2_6
 (24 11)  (1060 283)  (1060 283)  routing T_20_17.sp4_v_b_46 <X> T_20_17.lc_trk_g2_6
 (26 11)  (1062 283)  (1062 283)  routing T_20_17.lc_trk_g0_3 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 283)  (1068 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1069 283)  (1069 283)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.input_2_5
 (34 11)  (1070 283)  (1070 283)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.input_2_5
 (2 12)  (1038 284)  (1038 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (1053 284)  (1053 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 284)  (1054 284)  routing T_20_17.wire_logic_cluster/lc_1/out <X> T_20_17.lc_trk_g3_1
 (26 12)  (1062 284)  (1062 284)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 284)  (1064 284)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 284)  (1065 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 284)  (1067 284)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (37 12)  (1073 284)  (1073 284)  LC_6 Logic Functioning bit
 (38 12)  (1074 284)  (1074 284)  LC_6 Logic Functioning bit
 (39 12)  (1075 284)  (1075 284)  LC_6 Logic Functioning bit
 (41 12)  (1077 284)  (1077 284)  LC_6 Logic Functioning bit
 (43 12)  (1079 284)  (1079 284)  LC_6 Logic Functioning bit
 (50 12)  (1086 284)  (1086 284)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (1063 285)  (1063 285)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 285)  (1064 285)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 285)  (1065 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 285)  (1067 285)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 285)  (1072 285)  LC_6 Logic Functioning bit
 (37 13)  (1073 285)  (1073 285)  LC_6 Logic Functioning bit
 (38 13)  (1074 285)  (1074 285)  LC_6 Logic Functioning bit
 (39 13)  (1075 285)  (1075 285)  LC_6 Logic Functioning bit
 (41 13)  (1077 285)  (1077 285)  LC_6 Logic Functioning bit
 (42 13)  (1078 285)  (1078 285)  LC_6 Logic Functioning bit
 (43 13)  (1079 285)  (1079 285)  LC_6 Logic Functioning bit
 (0 14)  (1036 286)  (1036 286)  routing T_20_17.glb_netwk_4 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1048 286)  (1048 286)  routing T_20_17.sp4_h_r_8 <X> T_20_17.sp4_h_l_46
 (15 14)  (1051 286)  (1051 286)  routing T_20_17.tnl_op_5 <X> T_20_17.lc_trk_g3_5
 (17 14)  (1053 286)  (1053 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (1057 286)  (1057 286)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g3_7
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1059 286)  (1059 286)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g3_7
 (24 14)  (1060 286)  (1060 286)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g3_7
 (13 15)  (1049 287)  (1049 287)  routing T_20_17.sp4_h_r_8 <X> T_20_17.sp4_h_l_46
 (14 15)  (1050 287)  (1050 287)  routing T_20_17.tnl_op_4 <X> T_20_17.lc_trk_g3_4
 (15 15)  (1051 287)  (1051 287)  routing T_20_17.tnl_op_4 <X> T_20_17.lc_trk_g3_4
 (17 15)  (1053 287)  (1053 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (1054 287)  (1054 287)  routing T_20_17.tnl_op_5 <X> T_20_17.lc_trk_g3_5
 (21 15)  (1057 287)  (1057 287)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g3_7
 (22 15)  (1058 287)  (1058 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_21_17

 (12 2)  (1102 274)  (1102 274)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_39
 (11 3)  (1101 275)  (1101 275)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_39
 (13 10)  (1103 282)  (1103 282)  routing T_21_17.sp4_h_r_8 <X> T_21_17.sp4_v_t_45
 (11 11)  (1101 283)  (1101 283)  routing T_21_17.sp4_h_r_8 <X> T_21_17.sp4_h_l_45
 (12 11)  (1102 283)  (1102 283)  routing T_21_17.sp4_h_r_8 <X> T_21_17.sp4_v_t_45
 (4 12)  (1094 284)  (1094 284)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_v_b_9
 (5 13)  (1095 285)  (1095 285)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_v_b_9


LogicTile_22_17

 (3 2)  (1147 274)  (1147 274)  routing T_22_17.sp12_v_t_23 <X> T_22_17.sp12_h_l_23


RAM_Tile_25_17

 (12 10)  (1318 282)  (1318 282)  routing T_25_17.sp4_h_r_5 <X> T_25_17.sp4_h_l_45
 (13 11)  (1319 283)  (1319 283)  routing T_25_17.sp4_h_r_5 <X> T_25_17.sp4_h_l_45


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_29_17

 (11 7)  (1521 279)  (1521 279)  routing T_29_17.sp4_h_r_5 <X> T_29_17.sp4_h_l_40


IO_Tile_33_17

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (0 3)  (1726 275)  (1726 275)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (4 14)  (13 270)  (13 270)  routing T_0_16.span12_horz_6 <X> T_0_16.lc_trk_g1_6
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit
 (4 15)  (13 271)  (13 271)  routing T_0_16.span12_horz_6 <X> T_0_16.lc_trk_g1_6
 (5 15)  (12 271)  (12 271)  routing T_0_16.span12_horz_6 <X> T_0_16.lc_trk_g1_6
 (7 15)  (10 271)  (10 271)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


RAM_Tile_8_16

 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0


LogicTile_9_16

 (3 10)  (441 266)  (441 266)  routing T_9_16.sp12_h_r_1 <X> T_9_16.sp12_h_l_22
 (3 11)  (441 267)  (441 267)  routing T_9_16.sp12_h_r_1 <X> T_9_16.sp12_h_l_22


LogicTile_10_16

 (25 6)  (517 262)  (517 262)  routing T_10_16.sp4_v_t_3 <X> T_10_16.lc_trk_g1_6
 (22 7)  (514 263)  (514 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (515 263)  (515 263)  routing T_10_16.sp4_v_t_3 <X> T_10_16.lc_trk_g1_6
 (25 7)  (517 263)  (517 263)  routing T_10_16.sp4_v_t_3 <X> T_10_16.lc_trk_g1_6
 (26 10)  (518 266)  (518 266)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (37 10)  (529 266)  (529 266)  LC_5 Logic Functioning bit
 (39 10)  (531 266)  (531 266)  LC_5 Logic Functioning bit
 (40 10)  (532 266)  (532 266)  LC_5 Logic Functioning bit
 (42 10)  (534 266)  (534 266)  LC_5 Logic Functioning bit
 (47 10)  (539 266)  (539 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (518 267)  (518 267)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 267)  (519 267)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (38 11)  (530 267)  (530 267)  LC_5 Logic Functioning bit
 (41 11)  (533 267)  (533 267)  LC_5 Logic Functioning bit
 (43 11)  (535 267)  (535 267)  LC_5 Logic Functioning bit


LogicTile_14_16

 (5 0)  (713 256)  (713 256)  routing T_14_16.sp4_v_t_37 <X> T_14_16.sp4_h_r_0
 (2 4)  (710 260)  (710 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 260)  (748 260)  LC_2 Logic Functioning bit
 (42 4)  (750 260)  (750 260)  LC_2 Logic Functioning bit
 (51 4)  (759 260)  (759 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (43 5)  (751 261)  (751 261)  LC_2 Logic Functioning bit
 (15 6)  (723 262)  (723 262)  routing T_14_16.sp4_v_b_21 <X> T_14_16.lc_trk_g1_5
 (16 6)  (724 262)  (724 262)  routing T_14_16.sp4_v_b_21 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (9 8)  (717 264)  (717 264)  routing T_14_16.sp4_v_t_42 <X> T_14_16.sp4_h_r_7
 (12 8)  (720 264)  (720 264)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_h_r_8
 (15 8)  (723 264)  (723 264)  routing T_14_16.sp4_h_r_25 <X> T_14_16.lc_trk_g2_1
 (16 8)  (724 264)  (724 264)  routing T_14_16.sp4_h_r_25 <X> T_14_16.lc_trk_g2_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (726 265)  (726 265)  routing T_14_16.sp4_h_r_25 <X> T_14_16.lc_trk_g2_1


LogicTile_15_16

 (3 0)  (765 256)  (765 256)  routing T_15_16.sp12_h_r_0 <X> T_15_16.sp12_v_b_0
 (3 1)  (765 257)  (765 257)  routing T_15_16.sp12_h_r_0 <X> T_15_16.sp12_v_b_0


LogicTile_16_16

 (25 0)  (841 256)  (841 256)  routing T_16_16.sp4_h_l_7 <X> T_16_16.lc_trk_g0_2
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 257)  (839 257)  routing T_16_16.sp4_h_l_7 <X> T_16_16.lc_trk_g0_2
 (24 1)  (840 257)  (840 257)  routing T_16_16.sp4_h_l_7 <X> T_16_16.lc_trk_g0_2
 (25 1)  (841 257)  (841 257)  routing T_16_16.sp4_h_l_7 <X> T_16_16.lc_trk_g0_2
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 258)  (824 258)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_36
 (9 2)  (825 258)  (825 258)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_36
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 261)  (817 261)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (4 9)  (820 265)  (820 265)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_r_6
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (40 9)  (856 265)  (856 265)  LC_4 Logic Functioning bit
 (42 9)  (858 265)  (858 265)  LC_4 Logic Functioning bit
 (48 9)  (864 265)  (864 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 268)  (839 268)  routing T_16_16.sp12_v_b_11 <X> T_16_16.lc_trk_g3_3
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_16

 (6 0)  (880 256)  (880 256)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_v_b_0
 (5 1)  (879 257)  (879 257)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_v_b_0
 (8 1)  (882 257)  (882 257)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_b_1
 (9 1)  (883 257)  (883 257)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_b_1
 (10 1)  (884 257)  (884 257)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_b_1
 (14 1)  (888 257)  (888 257)  routing T_17_16.top_op_0 <X> T_17_16.lc_trk_g0_0
 (15 1)  (889 257)  (889 257)  routing T_17_16.top_op_0 <X> T_17_16.lc_trk_g0_0
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (896 258)  (896 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (897 258)  (897 258)  routing T_17_16.sp4_h_r_7 <X> T_17_16.lc_trk_g0_7
 (24 2)  (898 258)  (898 258)  routing T_17_16.sp4_h_r_7 <X> T_17_16.lc_trk_g0_7
 (6 3)  (880 259)  (880 259)  routing T_17_16.sp4_h_r_0 <X> T_17_16.sp4_h_l_37
 (21 3)  (895 259)  (895 259)  routing T_17_16.sp4_h_r_7 <X> T_17_16.lc_trk_g0_7
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (879 260)  (879 260)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_h_r_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (0 5)  (874 261)  (874 261)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (1 5)  (875 261)  (875 261)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (4 5)  (878 261)  (878 261)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_h_r_3
 (13 5)  (887 261)  (887 261)  routing T_17_16.sp4_v_t_37 <X> T_17_16.sp4_h_r_5
 (14 5)  (888 261)  (888 261)  routing T_17_16.top_op_0 <X> T_17_16.lc_trk_g1_0
 (15 5)  (889 261)  (889 261)  routing T_17_16.top_op_0 <X> T_17_16.lc_trk_g1_0
 (17 5)  (891 261)  (891 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (22 6)  (896 262)  (896 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (897 262)  (897 262)  routing T_17_16.sp4_h_r_7 <X> T_17_16.lc_trk_g1_7
 (24 6)  (898 262)  (898 262)  routing T_17_16.sp4_h_r_7 <X> T_17_16.lc_trk_g1_7
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (51 6)  (925 262)  (925 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (895 263)  (895 263)  routing T_17_16.sp4_h_r_7 <X> T_17_16.lc_trk_g1_7
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (4 8)  (878 264)  (878 264)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_v_b_6
 (6 8)  (880 264)  (880 264)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_v_b_6
 (21 8)  (895 264)  (895 264)  routing T_17_16.sp4_v_t_14 <X> T_17_16.lc_trk_g2_3
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (897 264)  (897 264)  routing T_17_16.sp4_v_t_14 <X> T_17_16.lc_trk_g2_3
 (5 9)  (879 265)  (879 265)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_v_b_6
 (8 9)  (882 265)  (882 265)  routing T_17_16.sp4_h_r_7 <X> T_17_16.sp4_v_b_7
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 265)  (898 265)  routing T_17_16.tnl_op_2 <X> T_17_16.lc_trk_g2_2
 (25 9)  (899 265)  (899 265)  routing T_17_16.tnl_op_2 <X> T_17_16.lc_trk_g2_2
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (892 266)  (892 266)  routing T_17_16.bnl_op_5 <X> T_17_16.lc_trk_g2_5
 (25 10)  (899 266)  (899 266)  routing T_17_16.rgt_op_6 <X> T_17_16.lc_trk_g2_6
 (28 10)  (902 266)  (902 266)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 266)  (904 266)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (37 10)  (911 266)  (911 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (40 10)  (914 266)  (914 266)  LC_5 Logic Functioning bit
 (42 10)  (916 266)  (916 266)  LC_5 Logic Functioning bit
 (18 11)  (892 267)  (892 267)  routing T_17_16.bnl_op_5 <X> T_17_16.lc_trk_g2_5
 (22 11)  (896 267)  (896 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 267)  (898 267)  routing T_17_16.rgt_op_6 <X> T_17_16.lc_trk_g2_6
 (26 11)  (900 267)  (900 267)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 267)  (902 267)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 267)  (904 267)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 267)  (905 267)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 267)  (906 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (907 267)  (907 267)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_5
 (34 11)  (908 267)  (908 267)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_5
 (35 11)  (909 267)  (909 267)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_5
 (37 11)  (911 267)  (911 267)  LC_5 Logic Functioning bit
 (40 11)  (914 267)  (914 267)  LC_5 Logic Functioning bit
 (42 11)  (916 267)  (916 267)  LC_5 Logic Functioning bit
 (4 12)  (878 268)  (878 268)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_v_b_9
 (6 12)  (880 268)  (880 268)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_v_b_9
 (27 12)  (901 268)  (901 268)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 268)  (905 268)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 268)  (910 268)  LC_6 Logic Functioning bit
 (37 12)  (911 268)  (911 268)  LC_6 Logic Functioning bit
 (43 12)  (917 268)  (917 268)  LC_6 Logic Functioning bit
 (45 12)  (919 268)  (919 268)  LC_6 Logic Functioning bit
 (50 12)  (924 268)  (924 268)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (926 268)  (926 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 269)  (897 269)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g3_2
 (24 13)  (898 269)  (898 269)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g3_2
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 269)  (910 269)  LC_6 Logic Functioning bit
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (43 13)  (917 269)  (917 269)  LC_6 Logic Functioning bit
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_16

 (25 0)  (953 256)  (953 256)  routing T_18_16.bnr_op_2 <X> T_18_16.lc_trk_g0_2
 (22 1)  (950 257)  (950 257)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 257)  (953 257)  routing T_18_16.bnr_op_2 <X> T_18_16.lc_trk_g0_2
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (947 258)  (947 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (955 258)  (955 258)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 258)  (956 258)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 258)  (957 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 258)  (961 258)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 258)  (962 258)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 258)  (963 258)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.input_2_1
 (36 2)  (964 258)  (964 258)  LC_1 Logic Functioning bit
 (37 2)  (965 258)  (965 258)  LC_1 Logic Functioning bit
 (38 2)  (966 258)  (966 258)  LC_1 Logic Functioning bit
 (39 2)  (967 258)  (967 258)  LC_1 Logic Functioning bit
 (40 2)  (968 258)  (968 258)  LC_1 Logic Functioning bit
 (42 2)  (970 258)  (970 258)  LC_1 Logic Functioning bit
 (45 2)  (973 258)  (973 258)  LC_1 Logic Functioning bit
 (46 2)  (974 258)  (974 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (981 258)  (981 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (954 259)  (954 259)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 259)  (955 259)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 259)  (956 259)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 259)  (958 259)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 259)  (960 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (961 259)  (961 259)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.input_2_1
 (35 3)  (963 259)  (963 259)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.input_2_1
 (36 3)  (964 259)  (964 259)  LC_1 Logic Functioning bit
 (37 3)  (965 259)  (965 259)  LC_1 Logic Functioning bit
 (38 3)  (966 259)  (966 259)  LC_1 Logic Functioning bit
 (42 3)  (970 259)  (970 259)  LC_1 Logic Functioning bit
 (51 3)  (979 259)  (979 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (933 260)  (933 260)  routing T_18_16.sp4_h_l_37 <X> T_18_16.sp4_h_r_3
 (4 5)  (932 261)  (932 261)  routing T_18_16.sp4_h_l_37 <X> T_18_16.sp4_h_r_3
 (22 5)  (950 261)  (950 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (952 261)  (952 261)  routing T_18_16.top_op_2 <X> T_18_16.lc_trk_g1_2
 (25 5)  (953 261)  (953 261)  routing T_18_16.top_op_2 <X> T_18_16.lc_trk_g1_2
 (19 6)  (947 262)  (947 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (27 6)  (955 262)  (955 262)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 262)  (956 262)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 262)  (958 262)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 262)  (961 262)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 262)  (962 262)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 262)  (965 262)  LC_3 Logic Functioning bit
 (40 6)  (968 262)  (968 262)  LC_3 Logic Functioning bit
 (42 6)  (970 262)  (970 262)  LC_3 Logic Functioning bit
 (26 7)  (954 263)  (954 263)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 263)  (955 263)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 263)  (958 263)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 263)  (960 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (961 263)  (961 263)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.input_2_3
 (34 7)  (962 263)  (962 263)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.input_2_3
 (39 7)  (967 263)  (967 263)  LC_3 Logic Functioning bit
 (40 7)  (968 263)  (968 263)  LC_3 Logic Functioning bit
 (10 9)  (938 265)  (938 265)  routing T_18_16.sp4_h_r_2 <X> T_18_16.sp4_v_b_7
 (14 10)  (942 266)  (942 266)  routing T_18_16.bnl_op_4 <X> T_18_16.lc_trk_g2_4
 (22 10)  (950 266)  (950 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 266)  (952 266)  routing T_18_16.tnl_op_7 <X> T_18_16.lc_trk_g2_7
 (14 11)  (942 267)  (942 267)  routing T_18_16.bnl_op_4 <X> T_18_16.lc_trk_g2_4
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (949 267)  (949 267)  routing T_18_16.tnl_op_7 <X> T_18_16.lc_trk_g2_7
 (9 12)  (937 268)  (937 268)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_h_r_10
 (10 12)  (938 268)  (938 268)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_h_r_10
 (12 12)  (940 268)  (940 268)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_h_r_11
 (17 12)  (945 268)  (945 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 268)  (946 268)  routing T_18_16.wire_logic_cluster/lc_1/out <X> T_18_16.lc_trk_g3_1
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (952 268)  (952 268)  routing T_18_16.tnr_op_3 <X> T_18_16.lc_trk_g3_3
 (27 12)  (955 268)  (955 268)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 268)  (956 268)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 268)  (958 268)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 268)  (963 268)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.input_2_6
 (37 12)  (965 268)  (965 268)  LC_6 Logic Functioning bit
 (39 12)  (967 268)  (967 268)  LC_6 Logic Functioning bit
 (40 12)  (968 268)  (968 268)  LC_6 Logic Functioning bit
 (41 12)  (969 268)  (969 268)  LC_6 Logic Functioning bit
 (43 12)  (971 268)  (971 268)  LC_6 Logic Functioning bit
 (13 13)  (941 269)  (941 269)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_h_r_11
 (14 13)  (942 269)  (942 269)  routing T_18_16.tnl_op_0 <X> T_18_16.lc_trk_g3_0
 (15 13)  (943 269)  (943 269)  routing T_18_16.tnl_op_0 <X> T_18_16.lc_trk_g3_0
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (950 269)  (950 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (954 269)  (954 269)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 269)  (958 269)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 269)  (959 269)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 269)  (960 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (961 269)  (961 269)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.input_2_6
 (40 13)  (968 269)  (968 269)  LC_6 Logic Functioning bit
 (41 13)  (969 269)  (969 269)  LC_6 Logic Functioning bit
 (43 13)  (971 269)  (971 269)  LC_6 Logic Functioning bit
 (21 14)  (949 270)  (949 270)  routing T_18_16.sp4_v_t_26 <X> T_18_16.lc_trk_g3_7
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (951 270)  (951 270)  routing T_18_16.sp4_v_t_26 <X> T_18_16.lc_trk_g3_7
 (21 15)  (949 271)  (949 271)  routing T_18_16.sp4_v_t_26 <X> T_18_16.lc_trk_g3_7
 (22 15)  (950 271)  (950 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (951 271)  (951 271)  routing T_18_16.sp4_h_r_30 <X> T_18_16.lc_trk_g3_6
 (24 15)  (952 271)  (952 271)  routing T_18_16.sp4_h_r_30 <X> T_18_16.lc_trk_g3_6
 (25 15)  (953 271)  (953 271)  routing T_18_16.sp4_h_r_30 <X> T_18_16.lc_trk_g3_6


LogicTile_19_16

 (14 0)  (996 256)  (996 256)  routing T_19_16.wire_logic_cluster/lc_0/out <X> T_19_16.lc_trk_g0_0
 (21 0)  (1003 256)  (1003 256)  routing T_19_16.lft_op_3 <X> T_19_16.lc_trk_g0_3
 (22 0)  (1004 256)  (1004 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 256)  (1006 256)  routing T_19_16.lft_op_3 <X> T_19_16.lc_trk_g0_3
 (26 0)  (1008 256)  (1008 256)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 256)  (1012 256)  routing T_19_16.lc_trk_g0_5 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 256)  (1013 256)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 256)  (1015 256)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 256)  (1018 256)  LC_0 Logic Functioning bit
 (37 0)  (1019 256)  (1019 256)  LC_0 Logic Functioning bit
 (42 0)  (1024 256)  (1024 256)  LC_0 Logic Functioning bit
 (45 0)  (1027 256)  (1027 256)  LC_0 Logic Functioning bit
 (47 0)  (1029 256)  (1029 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (1034 256)  (1034 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (990 257)  (990 257)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_b_1
 (17 1)  (999 257)  (999 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (1009 257)  (1009 257)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 257)  (1010 257)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 257)  (1014 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1018 257)  (1018 257)  LC_0 Logic Functioning bit
 (37 1)  (1019 257)  (1019 257)  LC_0 Logic Functioning bit
 (41 1)  (1023 257)  (1023 257)  LC_0 Logic Functioning bit
 (42 1)  (1024 257)  (1024 257)  LC_0 Logic Functioning bit
 (43 1)  (1025 257)  (1025 257)  LC_0 Logic Functioning bit
 (44 1)  (1026 257)  (1026 257)  LC_0 Logic Functioning bit
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (999 258)  (999 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (1007 258)  (1007 258)  routing T_19_16.sp4_h_r_14 <X> T_19_16.lc_trk_g0_6
 (17 3)  (999 259)  (999 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (1000 259)  (1000 259)  routing T_19_16.sp4_r_v_b_29 <X> T_19_16.lc_trk_g0_5
 (22 3)  (1004 259)  (1004 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1005 259)  (1005 259)  routing T_19_16.sp4_h_r_14 <X> T_19_16.lc_trk_g0_6
 (24 3)  (1006 259)  (1006 259)  routing T_19_16.sp4_h_r_14 <X> T_19_16.lc_trk_g0_6
 (12 5)  (994 261)  (994 261)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_v_b_5
 (1 6)  (983 262)  (983 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (15 6)  (997 262)  (997 262)  routing T_19_16.top_op_5 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1003 262)  (1003 262)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g1_7
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 262)  (1005 262)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g1_7
 (24 6)  (1006 262)  (1006 262)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g1_7
 (25 6)  (1007 262)  (1007 262)  routing T_19_16.sp4_h_l_11 <X> T_19_16.lc_trk_g1_6
 (1 7)  (983 263)  (983 263)  routing T_19_16.glb_netwk_4 <X> T_19_16.glb2local_0
 (18 7)  (1000 263)  (1000 263)  routing T_19_16.top_op_5 <X> T_19_16.lc_trk_g1_5
 (21 7)  (1003 263)  (1003 263)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g1_7
 (22 7)  (1004 263)  (1004 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1005 263)  (1005 263)  routing T_19_16.sp4_h_l_11 <X> T_19_16.lc_trk_g1_6
 (24 7)  (1006 263)  (1006 263)  routing T_19_16.sp4_h_l_11 <X> T_19_16.lc_trk_g1_6
 (25 7)  (1007 263)  (1007 263)  routing T_19_16.sp4_h_l_11 <X> T_19_16.lc_trk_g1_6
 (26 8)  (1008 264)  (1008 264)  routing T_19_16.lc_trk_g0_4 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 264)  (1018 264)  LC_4 Logic Functioning bit
 (37 8)  (1019 264)  (1019 264)  LC_4 Logic Functioning bit
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (39 8)  (1021 264)  (1021 264)  LC_4 Logic Functioning bit
 (41 8)  (1023 264)  (1023 264)  LC_4 Logic Functioning bit
 (43 8)  (1025 264)  (1025 264)  LC_4 Logic Functioning bit
 (46 8)  (1028 264)  (1028 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (1034 264)  (1034 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (1011 265)  (1011 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 265)  (1013 265)  routing T_19_16.lc_trk_g0_3 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 265)  (1018 265)  LC_4 Logic Functioning bit
 (37 9)  (1019 265)  (1019 265)  LC_4 Logic Functioning bit
 (38 9)  (1020 265)  (1020 265)  LC_4 Logic Functioning bit
 (39 9)  (1021 265)  (1021 265)  LC_4 Logic Functioning bit
 (40 9)  (1022 265)  (1022 265)  LC_4 Logic Functioning bit
 (42 9)  (1024 265)  (1024 265)  LC_4 Logic Functioning bit
 (51 9)  (1033 265)  (1033 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (1035 265)  (1035 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (990 266)  (990 266)  routing T_19_16.sp4_v_t_36 <X> T_19_16.sp4_h_l_42
 (9 10)  (991 266)  (991 266)  routing T_19_16.sp4_v_t_36 <X> T_19_16.sp4_h_l_42
 (10 10)  (992 266)  (992 266)  routing T_19_16.sp4_v_t_36 <X> T_19_16.sp4_h_l_42
 (15 10)  (997 266)  (997 266)  routing T_19_16.sp4_h_l_16 <X> T_19_16.lc_trk_g2_5
 (16 10)  (998 266)  (998 266)  routing T_19_16.sp4_h_l_16 <X> T_19_16.lc_trk_g2_5
 (17 10)  (999 266)  (999 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (1004 266)  (1004 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1005 266)  (1005 266)  routing T_19_16.sp4_v_b_47 <X> T_19_16.lc_trk_g2_7
 (24 10)  (1006 266)  (1006 266)  routing T_19_16.sp4_v_b_47 <X> T_19_16.lc_trk_g2_7
 (26 10)  (1008 266)  (1008 266)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 266)  (1009 266)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 266)  (1010 266)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 266)  (1013 266)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (38 10)  (1020 266)  (1020 266)  LC_5 Logic Functioning bit
 (18 11)  (1000 267)  (1000 267)  routing T_19_16.sp4_h_l_16 <X> T_19_16.lc_trk_g2_5
 (26 11)  (1008 267)  (1008 267)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 267)  (1012 267)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (51 11)  (1033 267)  (1033 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (1003 268)  (1003 268)  routing T_19_16.sp4_v_t_22 <X> T_19_16.lc_trk_g3_3
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 268)  (1005 268)  routing T_19_16.sp4_v_t_22 <X> T_19_16.lc_trk_g3_3
 (26 12)  (1008 268)  (1008 268)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 268)  (1009 268)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 268)  (1011 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 268)  (1012 268)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 268)  (1013 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 268)  (1015 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 268)  (1016 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 268)  (1017 268)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.input_2_6
 (37 12)  (1019 268)  (1019 268)  LC_6 Logic Functioning bit
 (38 12)  (1020 268)  (1020 268)  LC_6 Logic Functioning bit
 (39 12)  (1021 268)  (1021 268)  LC_6 Logic Functioning bit
 (41 12)  (1023 268)  (1023 268)  LC_6 Logic Functioning bit
 (45 12)  (1027 268)  (1027 268)  LC_6 Logic Functioning bit
 (21 13)  (1003 269)  (1003 269)  routing T_19_16.sp4_v_t_22 <X> T_19_16.lc_trk_g3_3
 (26 13)  (1008 269)  (1008 269)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 269)  (1009 269)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 269)  (1012 269)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 269)  (1013 269)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 269)  (1014 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1017 269)  (1017 269)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.input_2_6
 (37 13)  (1019 269)  (1019 269)  LC_6 Logic Functioning bit
 (38 13)  (1020 269)  (1020 269)  LC_6 Logic Functioning bit
 (39 13)  (1021 269)  (1021 269)  LC_6 Logic Functioning bit
 (40 13)  (1022 269)  (1022 269)  LC_6 Logic Functioning bit
 (42 13)  (1024 269)  (1024 269)  LC_6 Logic Functioning bit
 (48 13)  (1030 269)  (1030 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 270)  (999 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (1007 270)  (1007 270)  routing T_19_16.wire_logic_cluster/lc_6/out <X> T_19_16.lc_trk_g3_6
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_20_16

 (2 0)  (1038 256)  (1038 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (1039 256)  (1039 256)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (3 1)  (1039 257)  (1039 257)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (19 4)  (1055 260)  (1055 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 8)  (1055 264)  (1055 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 13)  (1055 269)  (1055 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (11 14)  (1047 270)  (1047 270)  routing T_20_16.sp4_h_l_43 <X> T_20_16.sp4_v_t_46


LogicTile_21_16

 (8 1)  (1098 257)  (1098 257)  routing T_21_16.sp4_h_l_42 <X> T_21_16.sp4_v_b_1
 (9 1)  (1099 257)  (1099 257)  routing T_21_16.sp4_h_l_42 <X> T_21_16.sp4_v_b_1
 (10 1)  (1100 257)  (1100 257)  routing T_21_16.sp4_h_l_42 <X> T_21_16.sp4_v_b_1


LogicTile_22_16

 (13 3)  (1157 259)  (1157 259)  routing T_22_16.sp4_v_b_9 <X> T_22_16.sp4_h_l_39


LogicTile_24_16

 (19 10)  (1271 266)  (1271 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_v_t_23 <X> T_28_16.sp12_h_l_23


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_14_15

 (2 12)  (710 252)  (710 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_16_15

 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (14 4)  (830 244)  (830 244)  routing T_16_15.bnr_op_0 <X> T_16_15.lc_trk_g1_0
 (15 4)  (831 244)  (831 244)  routing T_16_15.top_op_1 <X> T_16_15.lc_trk_g1_1
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (14 5)  (830 245)  (830 245)  routing T_16_15.bnr_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (834 245)  (834 245)  routing T_16_15.top_op_1 <X> T_16_15.lc_trk_g1_1
 (6 6)  (822 246)  (822 246)  routing T_16_15.sp4_v_b_0 <X> T_16_15.sp4_v_t_38
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (5 7)  (821 247)  (821 247)  routing T_16_15.sp4_v_b_0 <X> T_16_15.sp4_v_t_38
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (40 8)  (856 248)  (856 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (42 8)  (858 248)  (858 248)  LC_4 Logic Functioning bit
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 249)  (848 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (851 249)  (851 249)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.input_2_4
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 250)  (844 250)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (39 10)  (855 250)  (855 250)  LC_5 Logic Functioning bit
 (40 10)  (856 250)  (856 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (50 10)  (866 250)  (866 250)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (843 251)  (843 251)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 251)  (846 251)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (38 11)  (854 251)  (854 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 252)  (839 252)  routing T_16_15.sp12_v_b_11 <X> T_16_15.lc_trk_g3_3
 (14 14)  (830 254)  (830 254)  routing T_16_15.sp4_v_t_17 <X> T_16_15.lc_trk_g3_4
 (16 15)  (832 255)  (832 255)  routing T_16_15.sp4_v_t_17 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_17_15

 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (900 242)  (900 242)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 242)  (901 242)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 242)  (902 242)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 242)  (904 242)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 242)  (905 242)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 242)  (908 242)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 242)  (909 242)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.input_2_1
 (37 2)  (911 242)  (911 242)  LC_1 Logic Functioning bit
 (39 2)  (913 242)  (913 242)  LC_1 Logic Functioning bit
 (40 2)  (914 242)  (914 242)  LC_1 Logic Functioning bit
 (41 2)  (915 242)  (915 242)  LC_1 Logic Functioning bit
 (42 2)  (916 242)  (916 242)  LC_1 Logic Functioning bit
 (27 3)  (901 243)  (901 243)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 243)  (902 243)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 243)  (903 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 243)  (904 243)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 243)  (905 243)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 243)  (906 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (907 243)  (907 243)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.input_2_1
 (36 3)  (910 243)  (910 243)  LC_1 Logic Functioning bit
 (40 3)  (914 243)  (914 243)  LC_1 Logic Functioning bit
 (43 3)  (917 243)  (917 243)  LC_1 Logic Functioning bit
 (0 4)  (874 244)  (874 244)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 245)  (874 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 246)  (898 246)  routing T_17_15.bot_op_7 <X> T_17_15.lc_trk_g1_7
 (15 7)  (889 247)  (889 247)  routing T_17_15.sp4_v_t_9 <X> T_17_15.lc_trk_g1_4
 (16 7)  (890 247)  (890 247)  routing T_17_15.sp4_v_t_9 <X> T_17_15.lc_trk_g1_4
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (6 8)  (880 248)  (880 248)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_v_b_6
 (13 8)  (887 248)  (887 248)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_v_b_8
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 248)  (908 248)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (39 8)  (913 248)  (913 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (5 9)  (879 249)  (879 249)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_v_b_6
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (15 10)  (889 250)  (889 250)  routing T_17_15.sp4_v_t_32 <X> T_17_15.lc_trk_g2_5
 (16 10)  (890 250)  (890 250)  routing T_17_15.sp4_v_t_32 <X> T_17_15.lc_trk_g2_5
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (8 11)  (882 251)  (882 251)  routing T_17_15.sp4_v_b_4 <X> T_17_15.sp4_v_t_42
 (10 11)  (884 251)  (884 251)  routing T_17_15.sp4_v_b_4 <X> T_17_15.sp4_v_t_42
 (3 12)  (877 252)  (877 252)  routing T_17_15.sp12_v_t_22 <X> T_17_15.sp12_h_r_1
 (13 12)  (887 252)  (887 252)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_v_b_11
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (12 13)  (886 253)  (886 253)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_v_b_11
 (21 13)  (895 253)  (895 253)  routing T_17_15.sp4_r_v_b_43 <X> T_17_15.lc_trk_g3_3
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 254)  (895 254)  routing T_17_15.rgt_op_7 <X> T_17_15.lc_trk_g3_7
 (22 14)  (896 254)  (896 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 254)  (898 254)  routing T_17_15.rgt_op_7 <X> T_17_15.lc_trk_g3_7
 (14 15)  (888 255)  (888 255)  routing T_17_15.sp4_r_v_b_44 <X> T_17_15.lc_trk_g3_4
 (17 15)  (891 255)  (891 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_18_15

 (3 0)  (931 240)  (931 240)  routing T_18_15.sp12_v_t_23 <X> T_18_15.sp12_v_b_0
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (41 2)  (969 242)  (969 242)  LC_1 Logic Functioning bit
 (43 2)  (971 242)  (971 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (48 2)  (976 242)  (976 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (27 3)  (955 243)  (955 243)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 243)  (965 243)  LC_1 Logic Functioning bit
 (39 3)  (967 243)  (967 243)  LC_1 Logic Functioning bit
 (40 3)  (968 243)  (968 243)  LC_1 Logic Functioning bit
 (42 3)  (970 243)  (970 243)  LC_1 Logic Functioning bit
 (0 4)  (928 244)  (928 244)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 245)  (928 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (16 5)  (944 245)  (944 245)  routing T_18_15.sp12_h_r_8 <X> T_18_15.lc_trk_g1_0
 (17 5)  (945 245)  (945 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (10 8)  (938 248)  (938 248)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_r_7
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp12_v_b_11 <X> T_18_15.lc_trk_g3_3
 (16 13)  (944 253)  (944 253)  routing T_18_15.sp12_v_b_8 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (41 14)  (969 254)  (969 254)  LC_7 Logic Functioning bit
 (43 14)  (971 254)  (971 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (27 15)  (955 255)  (955 255)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 255)  (956 255)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (965 255)  (965 255)  LC_7 Logic Functioning bit
 (39 15)  (967 255)  (967 255)  LC_7 Logic Functioning bit
 (40 15)  (968 255)  (968 255)  LC_7 Logic Functioning bit
 (42 15)  (970 255)  (970 255)  LC_7 Logic Functioning bit


LogicTile_19_15

 (8 1)  (990 241)  (990 241)  routing T_19_15.sp4_h_r_1 <X> T_19_15.sp4_v_b_1
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (982 244)  (982 244)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (1013 244)  (1013 244)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 244)  (1016 244)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 244)  (1018 244)  LC_2 Logic Functioning bit
 (37 4)  (1019 244)  (1019 244)  LC_2 Logic Functioning bit
 (38 4)  (1020 244)  (1020 244)  LC_2 Logic Functioning bit
 (39 4)  (1021 244)  (1021 244)  LC_2 Logic Functioning bit
 (45 4)  (1027 244)  (1027 244)  LC_2 Logic Functioning bit
 (0 5)  (982 245)  (982 245)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 5)  (983 245)  (983 245)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (5 5)  (987 245)  (987 245)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_b_3
 (36 5)  (1018 245)  (1018 245)  LC_2 Logic Functioning bit
 (37 5)  (1019 245)  (1019 245)  LC_2 Logic Functioning bit
 (38 5)  (1020 245)  (1020 245)  LC_2 Logic Functioning bit
 (39 5)  (1021 245)  (1021 245)  LC_2 Logic Functioning bit
 (14 7)  (996 247)  (996 247)  routing T_19_15.sp4_r_v_b_28 <X> T_19_15.lc_trk_g1_4
 (17 7)  (999 247)  (999 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1003 253)  (1003 253)  routing T_19_15.sp4_r_v_b_43 <X> T_19_15.lc_trk_g3_3
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_15

 (4 0)  (1040 240)  (1040 240)  routing T_20_15.sp4_v_t_41 <X> T_20_15.sp4_v_b_0
 (6 0)  (1042 240)  (1042 240)  routing T_20_15.sp4_v_t_41 <X> T_20_15.sp4_v_b_0
 (19 15)  (1055 255)  (1055 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_15

 (6 8)  (1096 248)  (1096 248)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_b_6


LogicTile_22_15

 (8 1)  (1152 241)  (1152 241)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_v_b_1
 (9 1)  (1153 241)  (1153 241)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_v_b_1
 (10 1)  (1154 241)  (1154 241)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_v_b_1
 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_15

 (8 2)  (1206 242)  (1206 242)  routing T_23_15.sp4_h_r_1 <X> T_23_15.sp4_h_l_36


LogicTile_24_15

 (3 6)  (1255 246)  (1255 246)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_v_t_23
 (3 7)  (1255 247)  (1255 247)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_v_t_23
 (19 13)  (1271 253)  (1271 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_v_t_23 <X> T_26_15.sp12_h_l_23


LogicTile_29_15

 (3 9)  (1513 249)  (1513 249)  routing T_29_15.sp12_h_l_22 <X> T_29_15.sp12_v_b_1


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (17 5)  (1743 245)  (1743 245)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


LogicTile_13_14

 (10 12)  (664 236)  (664 236)  routing T_13_14.sp4_v_t_40 <X> T_13_14.sp4_h_r_10


LogicTile_15_14

 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (777 227)  (777 227)  routing T_15_14.sp4_v_t_9 <X> T_15_14.lc_trk_g0_4
 (16 3)  (778 227)  (778 227)  routing T_15_14.sp4_v_t_9 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 228)  (783 228)  routing T_15_14.sp4_h_r_19 <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 228)  (785 228)  routing T_15_14.sp4_h_r_19 <X> T_15_14.lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.sp4_h_r_19 <X> T_15_14.lc_trk_g1_3
 (0 5)  (762 229)  (762 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (21 5)  (783 229)  (783 229)  routing T_15_14.sp4_h_r_19 <X> T_15_14.lc_trk_g1_3
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (37 10)  (799 234)  (799 234)  LC_5 Logic Functioning bit
 (38 10)  (800 234)  (800 234)  LC_5 Logic Functioning bit
 (39 10)  (801 234)  (801 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (38 11)  (800 235)  (800 235)  LC_5 Logic Functioning bit
 (39 11)  (801 235)  (801 235)  LC_5 Logic Functioning bit
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_14

 (21 0)  (837 224)  (837 224)  routing T_16_14.sp12_h_r_3 <X> T_16_14.lc_trk_g0_3
 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (840 224)  (840 224)  routing T_16_14.sp12_h_r_3 <X> T_16_14.lc_trk_g0_3
 (21 1)  (837 225)  (837 225)  routing T_16_14.sp12_h_r_3 <X> T_16_14.lc_trk_g0_3
 (26 2)  (842 226)  (842 226)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 226)  (844 226)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 226)  (851 226)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.input_2_1
 (37 2)  (853 226)  (853 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (40 2)  (856 226)  (856 226)  LC_1 Logic Functioning bit
 (41 2)  (857 226)  (857 226)  LC_1 Logic Functioning bit
 (42 2)  (858 226)  (858 226)  LC_1 Logic Functioning bit
 (26 3)  (842 227)  (842 227)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 227)  (844 227)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 227)  (848 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (849 227)  (849 227)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.input_2_1
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (40 3)  (856 227)  (856 227)  LC_1 Logic Functioning bit
 (43 3)  (859 227)  (859 227)  LC_1 Logic Functioning bit
 (26 4)  (842 228)  (842 228)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 228)  (843 228)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (39 4)  (855 228)  (855 228)  LC_2 Logic Functioning bit
 (40 4)  (856 228)  (856 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (50 4)  (866 228)  (866 228)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (830 229)  (830 229)  routing T_16_14.sp4_r_v_b_24 <X> T_16_14.lc_trk_g1_0
 (17 5)  (833 229)  (833 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (843 229)  (843 229)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (38 5)  (854 229)  (854 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (41 5)  (857 229)  (857 229)  LC_2 Logic Functioning bit
 (27 6)  (843 230)  (843 230)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 230)  (847 230)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 230)  (849 230)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 230)  (850 230)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (40 6)  (856 230)  (856 230)  LC_3 Logic Functioning bit
 (42 6)  (858 230)  (858 230)  LC_3 Logic Functioning bit
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 231)  (846 231)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 231)  (848 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (850 231)  (850 231)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.input_2_3
 (35 7)  (851 231)  (851 231)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.input_2_3
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (41 7)  (857 231)  (857 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (52 7)  (868 231)  (868 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (12 8)  (828 232)  (828 232)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_8
 (14 8)  (830 232)  (830 232)  routing T_16_14.sp4_v_t_21 <X> T_16_14.lc_trk_g2_0
 (15 8)  (831 232)  (831 232)  routing T_16_14.tnr_op_1 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (11 9)  (827 233)  (827 233)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_8
 (13 9)  (829 233)  (829 233)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_8
 (14 9)  (830 233)  (830 233)  routing T_16_14.sp4_v_t_21 <X> T_16_14.lc_trk_g2_0
 (16 9)  (832 233)  (832 233)  routing T_16_14.sp4_v_t_21 <X> T_16_14.lc_trk_g2_0
 (17 9)  (833 233)  (833 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (15 10)  (831 234)  (831 234)  routing T_16_14.sp4_h_r_45 <X> T_16_14.lc_trk_g2_5
 (16 10)  (832 234)  (832 234)  routing T_16_14.sp4_h_r_45 <X> T_16_14.lc_trk_g2_5
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (834 234)  (834 234)  routing T_16_14.sp4_h_r_45 <X> T_16_14.lc_trk_g2_5
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (18 11)  (834 235)  (834 235)  routing T_16_14.sp4_h_r_45 <X> T_16_14.lc_trk_g2_5
 (21 11)  (837 235)  (837 235)  routing T_16_14.sp4_r_v_b_39 <X> T_16_14.lc_trk_g2_7
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 235)  (841 235)  routing T_16_14.sp4_r_v_b_38 <X> T_16_14.lc_trk_g2_6
 (15 12)  (831 236)  (831 236)  routing T_16_14.rgt_op_1 <X> T_16_14.lc_trk_g3_1
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (834 236)  (834 236)  routing T_16_14.rgt_op_1 <X> T_16_14.lc_trk_g3_1
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 236)  (839 236)  routing T_16_14.sp4_h_r_27 <X> T_16_14.lc_trk_g3_3
 (24 12)  (840 236)  (840 236)  routing T_16_14.sp4_h_r_27 <X> T_16_14.lc_trk_g3_3
 (25 12)  (841 236)  (841 236)  routing T_16_14.rgt_op_2 <X> T_16_14.lc_trk_g3_2
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 236)  (850 236)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (38 12)  (854 236)  (854 236)  LC_6 Logic Functioning bit
 (39 12)  (855 236)  (855 236)  LC_6 Logic Functioning bit
 (40 12)  (856 236)  (856 236)  LC_6 Logic Functioning bit
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (42 12)  (858 236)  (858 236)  LC_6 Logic Functioning bit
 (16 13)  (832 237)  (832 237)  routing T_16_14.sp12_v_b_8 <X> T_16_14.lc_trk_g3_0
 (17 13)  (833 237)  (833 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (837 237)  (837 237)  routing T_16_14.sp4_h_r_27 <X> T_16_14.lc_trk_g3_3
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 237)  (840 237)  routing T_16_14.rgt_op_2 <X> T_16_14.lc_trk_g3_2
 (27 13)  (843 237)  (843 237)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 237)  (847 237)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 237)  (848 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (849 237)  (849 237)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.input_2_6
 (34 13)  (850 237)  (850 237)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.input_2_6
 (35 13)  (851 237)  (851 237)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.input_2_6
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (40 13)  (856 237)  (856 237)  LC_6 Logic Functioning bit
 (43 13)  (859 237)  (859 237)  LC_6 Logic Functioning bit
 (15 14)  (831 238)  (831 238)  routing T_16_14.sp4_h_r_45 <X> T_16_14.lc_trk_g3_5
 (16 14)  (832 238)  (832 238)  routing T_16_14.sp4_h_r_45 <X> T_16_14.lc_trk_g3_5
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 238)  (834 238)  routing T_16_14.sp4_h_r_45 <X> T_16_14.lc_trk_g3_5
 (21 14)  (837 238)  (837 238)  routing T_16_14.sp4_h_l_34 <X> T_16_14.lc_trk_g3_7
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 238)  (839 238)  routing T_16_14.sp4_h_l_34 <X> T_16_14.lc_trk_g3_7
 (24 14)  (840 238)  (840 238)  routing T_16_14.sp4_h_l_34 <X> T_16_14.lc_trk_g3_7
 (28 14)  (844 238)  (844 238)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 238)  (846 238)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 238)  (852 238)  LC_7 Logic Functioning bit
 (38 14)  (854 238)  (854 238)  LC_7 Logic Functioning bit
 (40 14)  (856 238)  (856 238)  LC_7 Logic Functioning bit
 (41 14)  (857 238)  (857 238)  LC_7 Logic Functioning bit
 (50 14)  (866 238)  (866 238)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (830 239)  (830 239)  routing T_16_14.sp12_v_b_20 <X> T_16_14.lc_trk_g3_4
 (16 15)  (832 239)  (832 239)  routing T_16_14.sp12_v_b_20 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (834 239)  (834 239)  routing T_16_14.sp4_h_r_45 <X> T_16_14.lc_trk_g3_5
 (21 15)  (837 239)  (837 239)  routing T_16_14.sp4_h_l_34 <X> T_16_14.lc_trk_g3_7
 (27 15)  (843 239)  (843 239)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 239)  (844 239)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 239)  (846 239)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 239)  (852 239)  LC_7 Logic Functioning bit
 (39 15)  (855 239)  (855 239)  LC_7 Logic Functioning bit
 (40 15)  (856 239)  (856 239)  LC_7 Logic Functioning bit
 (41 15)  (857 239)  (857 239)  LC_7 Logic Functioning bit
 (46 15)  (862 239)  (862 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_14

 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (41 0)  (915 224)  (915 224)  LC_0 Logic Functioning bit
 (43 0)  (917 224)  (917 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (27 1)  (901 225)  (901 225)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (40 1)  (914 225)  (914 225)  LC_0 Logic Functioning bit
 (42 1)  (916 225)  (916 225)  LC_0 Logic Functioning bit
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 226)  (907 226)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 226)  (908 226)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (39 2)  (913 226)  (913 226)  LC_1 Logic Functioning bit
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (31 3)  (905 227)  (905 227)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (39 3)  (913 227)  (913 227)  LC_1 Logic Functioning bit
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 228)  (895 228)  routing T_17_14.sp4_h_r_19 <X> T_17_14.lc_trk_g1_3
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 228)  (897 228)  routing T_17_14.sp4_h_r_19 <X> T_17_14.lc_trk_g1_3
 (24 4)  (898 228)  (898 228)  routing T_17_14.sp4_h_r_19 <X> T_17_14.lc_trk_g1_3
 (31 4)  (905 228)  (905 228)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (37 4)  (911 228)  (911 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (45 4)  (919 228)  (919 228)  LC_2 Logic Functioning bit
 (0 5)  (874 229)  (874 229)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (21 5)  (895 229)  (895 229)  routing T_17_14.sp4_h_r_19 <X> T_17_14.lc_trk_g1_3
 (31 5)  (905 229)  (905 229)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 229)  (910 229)  LC_2 Logic Functioning bit
 (37 5)  (911 229)  (911 229)  LC_2 Logic Functioning bit
 (38 5)  (912 229)  (912 229)  LC_2 Logic Functioning bit
 (39 5)  (913 229)  (913 229)  LC_2 Logic Functioning bit
 (12 8)  (886 232)  (886 232)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_r_8
 (16 8)  (890 232)  (890 232)  routing T_17_14.sp4_v_b_33 <X> T_17_14.lc_trk_g2_1
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 232)  (892 232)  routing T_17_14.sp4_v_b_33 <X> T_17_14.lc_trk_g2_1
 (18 9)  (892 233)  (892 233)  routing T_17_14.sp4_v_b_33 <X> T_17_14.lc_trk_g2_1
 (12 10)  (886 234)  (886 234)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_l_45
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (11 11)  (885 235)  (885 235)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_l_45
 (21 11)  (895 235)  (895 235)  routing T_17_14.sp4_r_v_b_39 <X> T_17_14.lc_trk_g2_7
 (15 12)  (889 236)  (889 236)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g3_1
 (16 12)  (890 236)  (890 236)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g3_1
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (895 237)  (895 237)  routing T_17_14.sp4_r_v_b_43 <X> T_17_14.lc_trk_g3_3
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (43 14)  (917 238)  (917 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (28 15)  (902 239)  (902 239)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit
 (40 15)  (914 239)  (914 239)  LC_7 Logic Functioning bit
 (42 15)  (916 239)  (916 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (14 0)  (942 224)  (942 224)  routing T_18_14.sp4_h_r_8 <X> T_18_14.lc_trk_g0_0
 (21 0)  (949 224)  (949 224)  routing T_18_14.wire_logic_cluster/lc_3/out <X> T_18_14.lc_trk_g0_3
 (22 0)  (950 224)  (950 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (8 1)  (936 225)  (936 225)  routing T_18_14.sp4_v_t_47 <X> T_18_14.sp4_v_b_1
 (10 1)  (938 225)  (938 225)  routing T_18_14.sp4_v_t_47 <X> T_18_14.sp4_v_b_1
 (15 1)  (943 225)  (943 225)  routing T_18_14.sp4_h_r_8 <X> T_18_14.lc_trk_g0_0
 (16 1)  (944 225)  (944 225)  routing T_18_14.sp4_h_r_8 <X> T_18_14.lc_trk_g0_0
 (17 1)  (945 225)  (945 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 226)  (943 226)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g0_5
 (16 2)  (944 226)  (944 226)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g0_5
 (17 2)  (945 226)  (945 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (946 226)  (946 226)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g0_5
 (18 3)  (946 227)  (946 227)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g0_5
 (0 4)  (928 228)  (928 228)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (937 228)  (937 228)  routing T_18_14.sp4_v_t_41 <X> T_18_14.sp4_h_r_4
 (11 4)  (939 228)  (939 228)  routing T_18_14.sp4_v_t_44 <X> T_18_14.sp4_v_b_5
 (13 4)  (941 228)  (941 228)  routing T_18_14.sp4_v_t_44 <X> T_18_14.sp4_v_b_5
 (16 4)  (944 228)  (944 228)  routing T_18_14.sp4_v_b_1 <X> T_18_14.lc_trk_g1_1
 (17 4)  (945 228)  (945 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (946 228)  (946 228)  routing T_18_14.sp4_v_b_1 <X> T_18_14.lc_trk_g1_1
 (0 5)  (928 229)  (928 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (9 5)  (937 229)  (937 229)  routing T_18_14.sp4_v_t_41 <X> T_18_14.sp4_v_b_4
 (5 6)  (933 230)  (933 230)  routing T_18_14.sp4_v_t_44 <X> T_18_14.sp4_h_l_38
 (14 6)  (942 230)  (942 230)  routing T_18_14.sp4_v_b_4 <X> T_18_14.lc_trk_g1_4
 (26 6)  (954 230)  (954 230)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 230)  (955 230)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 230)  (956 230)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (4 7)  (932 231)  (932 231)  routing T_18_14.sp4_v_t_44 <X> T_18_14.sp4_h_l_38
 (6 7)  (934 231)  (934 231)  routing T_18_14.sp4_v_t_44 <X> T_18_14.sp4_h_l_38
 (16 7)  (944 231)  (944 231)  routing T_18_14.sp4_v_b_4 <X> T_18_14.lc_trk_g1_4
 (17 7)  (945 231)  (945 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 7)  (955 231)  (955 231)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (964 231)  (964 231)  LC_3 Logic Functioning bit
 (38 7)  (966 231)  (966 231)  LC_3 Logic Functioning bit
 (5 8)  (933 232)  (933 232)  routing T_18_14.sp4_v_t_43 <X> T_18_14.sp4_h_r_6
 (14 8)  (942 232)  (942 232)  routing T_18_14.sp4_h_l_21 <X> T_18_14.lc_trk_g2_0
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 232)  (956 232)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 232)  (959 232)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 232)  (964 232)  LC_4 Logic Functioning bit
 (43 8)  (971 232)  (971 232)  LC_4 Logic Functioning bit
 (45 8)  (973 232)  (973 232)  LC_4 Logic Functioning bit
 (50 8)  (978 232)  (978 232)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (980 232)  (980 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (943 233)  (943 233)  routing T_18_14.sp4_h_l_21 <X> T_18_14.lc_trk_g2_0
 (16 9)  (944 233)  (944 233)  routing T_18_14.sp4_h_l_21 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 233)  (964 233)  LC_4 Logic Functioning bit
 (42 9)  (970 233)  (970 233)  LC_4 Logic Functioning bit
 (5 10)  (933 234)  (933 234)  routing T_18_14.sp4_v_t_43 <X> T_18_14.sp4_h_l_43
 (25 10)  (953 234)  (953 234)  routing T_18_14.sp4_h_r_38 <X> T_18_14.lc_trk_g2_6
 (26 10)  (954 234)  (954 234)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 234)  (958 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 234)  (962 234)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (41 10)  (969 234)  (969 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (52 10)  (980 234)  (980 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (6 11)  (934 235)  (934 235)  routing T_18_14.sp4_v_t_43 <X> T_18_14.sp4_h_l_43
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (951 235)  (951 235)  routing T_18_14.sp4_h_r_38 <X> T_18_14.lc_trk_g2_6
 (24 11)  (952 235)  (952 235)  routing T_18_14.sp4_h_r_38 <X> T_18_14.lc_trk_g2_6
 (27 11)  (955 235)  (955 235)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 235)  (958 235)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 235)  (964 235)  LC_5 Logic Functioning bit
 (38 11)  (966 235)  (966 235)  LC_5 Logic Functioning bit
 (4 12)  (932 236)  (932 236)  routing T_18_14.sp4_v_t_44 <X> T_18_14.sp4_v_b_9
 (15 12)  (943 236)  (943 236)  routing T_18_14.sp4_v_t_28 <X> T_18_14.lc_trk_g3_1
 (16 12)  (944 236)  (944 236)  routing T_18_14.sp4_v_t_28 <X> T_18_14.lc_trk_g3_1
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (949 236)  (949 236)  routing T_18_14.sp4_h_r_43 <X> T_18_14.lc_trk_g3_3
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 236)  (951 236)  routing T_18_14.sp4_h_r_43 <X> T_18_14.lc_trk_g3_3
 (24 12)  (952 236)  (952 236)  routing T_18_14.sp4_h_r_43 <X> T_18_14.lc_trk_g3_3
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 236)  (959 236)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (41 12)  (969 236)  (969 236)  LC_6 Logic Functioning bit
 (43 12)  (971 236)  (971 236)  LC_6 Logic Functioning bit
 (45 12)  (973 236)  (973 236)  LC_6 Logic Functioning bit
 (47 12)  (975 236)  (975 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (942 237)  (942 237)  routing T_18_14.sp4_r_v_b_40 <X> T_18_14.lc_trk_g3_0
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (949 237)  (949 237)  routing T_18_14.sp4_h_r_43 <X> T_18_14.lc_trk_g3_3
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 237)  (958 237)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 237)  (960 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (961 237)  (961 237)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.input_2_6
 (36 13)  (964 237)  (964 237)  LC_6 Logic Functioning bit
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_14

 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 224)  (1015 224)  routing T_19_14.lc_trk_g2_1 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 224)  (1018 224)  LC_0 Logic Functioning bit
 (37 0)  (1019 224)  (1019 224)  LC_0 Logic Functioning bit
 (38 0)  (1020 224)  (1020 224)  LC_0 Logic Functioning bit
 (39 0)  (1021 224)  (1021 224)  LC_0 Logic Functioning bit
 (45 0)  (1027 224)  (1027 224)  LC_0 Logic Functioning bit
 (47 0)  (1029 224)  (1029 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (1018 225)  (1018 225)  LC_0 Logic Functioning bit
 (37 1)  (1019 225)  (1019 225)  LC_0 Logic Functioning bit
 (38 1)  (1020 225)  (1020 225)  LC_0 Logic Functioning bit
 (39 1)  (1021 225)  (1021 225)  LC_0 Logic Functioning bit
 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 226)  (1007 226)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (22 3)  (1004 227)  (1004 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 227)  (1005 227)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (25 3)  (1007 227)  (1007 227)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 228)  (1003 228)  routing T_19_14.sp4_h_r_19 <X> T_19_14.lc_trk_g1_3
 (22 4)  (1004 228)  (1004 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1005 228)  (1005 228)  routing T_19_14.sp4_h_r_19 <X> T_19_14.lc_trk_g1_3
 (24 4)  (1006 228)  (1006 228)  routing T_19_14.sp4_h_r_19 <X> T_19_14.lc_trk_g1_3
 (0 5)  (982 229)  (982 229)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 5)  (983 229)  (983 229)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 229)  (1003 229)  routing T_19_14.sp4_h_r_19 <X> T_19_14.lc_trk_g1_3
 (16 8)  (998 232)  (998 232)  routing T_19_14.sp4_v_t_12 <X> T_19_14.lc_trk_g2_1
 (17 8)  (999 232)  (999 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1000 232)  (1000 232)  routing T_19_14.sp4_v_t_12 <X> T_19_14.lc_trk_g2_1
 (26 8)  (1008 232)  (1008 232)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (36 8)  (1018 232)  (1018 232)  LC_4 Logic Functioning bit
 (38 8)  (1020 232)  (1020 232)  LC_4 Logic Functioning bit
 (41 8)  (1023 232)  (1023 232)  LC_4 Logic Functioning bit
 (43 8)  (1025 232)  (1025 232)  LC_4 Logic Functioning bit
 (45 8)  (1027 232)  (1027 232)  LC_4 Logic Functioning bit
 (26 9)  (1008 233)  (1008 233)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 233)  (1011 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (1019 233)  (1019 233)  LC_4 Logic Functioning bit
 (39 9)  (1021 233)  (1021 233)  LC_4 Logic Functioning bit
 (40 9)  (1022 233)  (1022 233)  LC_4 Logic Functioning bit
 (42 9)  (1024 233)  (1024 233)  LC_4 Logic Functioning bit
 (5 10)  (987 234)  (987 234)  routing T_19_14.sp4_v_t_37 <X> T_19_14.sp4_h_l_43
 (4 11)  (986 235)  (986 235)  routing T_19_14.sp4_v_t_37 <X> T_19_14.sp4_h_l_43
 (6 11)  (988 235)  (988 235)  routing T_19_14.sp4_v_t_37 <X> T_19_14.sp4_h_l_43
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_14

 (25 0)  (1061 224)  (1061 224)  routing T_20_14.sp4_v_b_10 <X> T_20_14.lc_trk_g0_2
 (36 0)  (1072 224)  (1072 224)  LC_0 Logic Functioning bit
 (38 0)  (1074 224)  (1074 224)  LC_0 Logic Functioning bit
 (41 0)  (1077 224)  (1077 224)  LC_0 Logic Functioning bit
 (43 0)  (1079 224)  (1079 224)  LC_0 Logic Functioning bit
 (45 0)  (1081 224)  (1081 224)  LC_0 Logic Functioning bit
 (22 1)  (1058 225)  (1058 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1059 225)  (1059 225)  routing T_20_14.sp4_v_b_10 <X> T_20_14.lc_trk_g0_2
 (25 1)  (1061 225)  (1061 225)  routing T_20_14.sp4_v_b_10 <X> T_20_14.lc_trk_g0_2
 (26 1)  (1062 225)  (1062 225)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 225)  (1063 225)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 225)  (1064 225)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 225)  (1065 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (1073 225)  (1073 225)  LC_0 Logic Functioning bit
 (39 1)  (1075 225)  (1075 225)  LC_0 Logic Functioning bit
 (40 1)  (1076 225)  (1076 225)  LC_0 Logic Functioning bit
 (42 1)  (1078 225)  (1078 225)  LC_0 Logic Functioning bit
 (47 1)  (1083 225)  (1083 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 226)  (1044 226)  routing T_20_14.sp4_h_r_5 <X> T_20_14.sp4_h_l_36
 (10 2)  (1046 226)  (1046 226)  routing T_20_14.sp4_h_r_5 <X> T_20_14.sp4_h_l_36
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1037 229)  (1037 229)  routing T_20_14.lc_trk_g0_2 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (8 9)  (1044 233)  (1044 233)  routing T_20_14.sp4_h_l_36 <X> T_20_14.sp4_v_b_7
 (9 9)  (1045 233)  (1045 233)  routing T_20_14.sp4_h_l_36 <X> T_20_14.sp4_v_b_7
 (10 9)  (1046 233)  (1046 233)  routing T_20_14.sp4_h_l_36 <X> T_20_14.sp4_v_b_7
 (5 10)  (1041 234)  (1041 234)  routing T_20_14.sp4_v_t_43 <X> T_20_14.sp4_h_l_43
 (6 10)  (1042 234)  (1042 234)  routing T_20_14.sp4_h_l_36 <X> T_20_14.sp4_v_t_43
 (6 11)  (1042 235)  (1042 235)  routing T_20_14.sp4_v_t_43 <X> T_20_14.sp4_h_l_43
 (22 12)  (1058 236)  (1058 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (10 13)  (1046 237)  (1046 237)  routing T_20_14.sp4_h_r_5 <X> T_20_14.sp4_v_b_10
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_14

 (26 0)  (1116 224)  (1116 224)  routing T_21_14.lc_trk_g0_4 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 224)  (1118 224)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 224)  (1119 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 224)  (1122 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 224)  (1124 224)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 224)  (1126 224)  LC_0 Logic Functioning bit
 (38 0)  (1128 224)  (1128 224)  LC_0 Logic Functioning bit
 (41 0)  (1131 224)  (1131 224)  LC_0 Logic Functioning bit
 (43 0)  (1133 224)  (1133 224)  LC_0 Logic Functioning bit
 (46 0)  (1136 224)  (1136 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (29 1)  (1119 225)  (1119 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 225)  (1120 225)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 225)  (1121 225)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (1127 225)  (1127 225)  LC_0 Logic Functioning bit
 (39 1)  (1129 225)  (1129 225)  LC_0 Logic Functioning bit
 (40 1)  (1130 225)  (1130 225)  LC_0 Logic Functioning bit
 (41 1)  (1131 225)  (1131 225)  LC_0 Logic Functioning bit
 (42 1)  (1132 225)  (1132 225)  LC_0 Logic Functioning bit
 (43 1)  (1133 225)  (1133 225)  LC_0 Logic Functioning bit
 (53 1)  (1143 225)  (1143 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (17 3)  (1107 227)  (1107 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 5)  (1112 229)  (1112 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1113 229)  (1113 229)  routing T_21_14.sp4_h_r_2 <X> T_21_14.lc_trk_g1_2
 (24 5)  (1114 229)  (1114 229)  routing T_21_14.sp4_h_r_2 <X> T_21_14.lc_trk_g1_2
 (25 5)  (1115 229)  (1115 229)  routing T_21_14.sp4_h_r_2 <X> T_21_14.lc_trk_g1_2
 (1 6)  (1091 230)  (1091 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (1091 231)  (1091 231)  routing T_21_14.glb_netwk_4 <X> T_21_14.glb2local_0
 (21 8)  (1111 232)  (1111 232)  routing T_21_14.rgt_op_3 <X> T_21_14.lc_trk_g2_3
 (22 8)  (1112 232)  (1112 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1114 232)  (1114 232)  routing T_21_14.rgt_op_3 <X> T_21_14.lc_trk_g2_3


LogicTile_22_14

 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 6)  (1175 230)  (1175 230)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 230)  (1176 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 230)  (1177 230)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 230)  (1178 230)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 230)  (1180 230)  LC_3 Logic Functioning bit
 (37 6)  (1181 230)  (1181 230)  LC_3 Logic Functioning bit
 (38 6)  (1182 230)  (1182 230)  LC_3 Logic Functioning bit
 (39 6)  (1183 230)  (1183 230)  LC_3 Logic Functioning bit
 (45 6)  (1189 230)  (1189 230)  LC_3 Logic Functioning bit
 (36 7)  (1180 231)  (1180 231)  LC_3 Logic Functioning bit
 (37 7)  (1181 231)  (1181 231)  LC_3 Logic Functioning bit
 (38 7)  (1182 231)  (1182 231)  LC_3 Logic Functioning bit
 (39 7)  (1183 231)  (1183 231)  LC_3 Logic Functioning bit
 (44 7)  (1188 231)  (1188 231)  LC_3 Logic Functioning bit
 (8 13)  (1152 237)  (1152 237)  routing T_22_14.sp4_h_l_41 <X> T_22_14.sp4_v_b_10
 (9 13)  (1153 237)  (1153 237)  routing T_22_14.sp4_h_l_41 <X> T_22_14.sp4_v_b_10
 (10 13)  (1154 237)  (1154 237)  routing T_22_14.sp4_h_l_41 <X> T_22_14.sp4_v_b_10
 (0 14)  (1144 238)  (1144 238)  routing T_22_14.glb_netwk_4 <X> T_22_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 238)  (1145 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1159 238)  (1159 238)  routing T_22_14.rgt_op_5 <X> T_22_14.lc_trk_g3_5
 (17 14)  (1161 238)  (1161 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1162 238)  (1162 238)  routing T_22_14.rgt_op_5 <X> T_22_14.lc_trk_g3_5


LogicTile_23_14

 (0 2)  (1198 226)  (1198 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 226)  (1199 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 226)  (1200 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (1219 228)  (1219 228)  routing T_23_14.sp12_h_r_3 <X> T_23_14.lc_trk_g1_3
 (22 4)  (1220 228)  (1220 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1222 228)  (1222 228)  routing T_23_14.sp12_h_r_3 <X> T_23_14.lc_trk_g1_3
 (21 5)  (1219 229)  (1219 229)  routing T_23_14.sp12_h_r_3 <X> T_23_14.lc_trk_g1_3
 (27 10)  (1225 234)  (1225 234)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 234)  (1226 234)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 234)  (1227 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 234)  (1228 234)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 234)  (1230 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 234)  (1232 234)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 234)  (1234 234)  LC_5 Logic Functioning bit
 (38 10)  (1236 234)  (1236 234)  LC_5 Logic Functioning bit
 (45 10)  (1243 234)  (1243 234)  LC_5 Logic Functioning bit
 (46 10)  (1244 234)  (1244 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (30 11)  (1228 235)  (1228 235)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 235)  (1229 235)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 235)  (1234 235)  LC_5 Logic Functioning bit
 (38 11)  (1236 235)  (1236 235)  LC_5 Logic Functioning bit
 (44 11)  (1242 235)  (1242 235)  LC_5 Logic Functioning bit
 (0 14)  (1198 238)  (1198 238)  routing T_23_14.glb_netwk_4 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 238)  (1199 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1220 238)  (1220 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1219 239)  (1219 239)  routing T_23_14.sp4_r_v_b_47 <X> T_23_14.lc_trk_g3_7


LogicTile_26_14

 (2 12)  (1350 236)  (1350 236)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_14

 (11 4)  (1521 228)  (1521 228)  routing T_29_14.sp4_h_l_46 <X> T_29_14.sp4_v_b_5
 (13 4)  (1523 228)  (1523 228)  routing T_29_14.sp4_h_l_46 <X> T_29_14.sp4_v_b_5
 (12 5)  (1522 229)  (1522 229)  routing T_29_14.sp4_h_l_46 <X> T_29_14.sp4_v_b_5


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


LogicTile_6_13

 (3 4)  (291 212)  (291 212)  routing T_6_13.sp12_v_t_23 <X> T_6_13.sp12_h_r_0


LogicTile_10_13

 (4 6)  (496 214)  (496 214)  routing T_10_13.sp4_v_b_7 <X> T_10_13.sp4_v_t_38
 (6 6)  (498 214)  (498 214)  routing T_10_13.sp4_v_b_7 <X> T_10_13.sp4_v_t_38


LogicTile_15_13

 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (785 208)  (785 208)  routing T_15_13.sp12_h_l_16 <X> T_15_13.lc_trk_g0_3
 (21 1)  (783 209)  (783 209)  routing T_15_13.sp12_h_l_16 <X> T_15_13.lc_trk_g0_3
 (15 2)  (777 210)  (777 210)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g0_5
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (783 210)  (783 210)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g0_7
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (785 210)  (785 210)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g0_7
 (24 2)  (786 210)  (786 210)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g0_7
 (26 2)  (788 210)  (788 210)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 210)  (797 210)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.input_2_1
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (40 2)  (802 210)  (802 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (42 2)  (804 210)  (804 210)  LC_1 Logic Functioning bit
 (18 3)  (780 211)  (780 211)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g0_5
 (21 3)  (783 211)  (783 211)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g0_7
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 211)  (797 211)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.input_2_1
 (38 3)  (800 211)  (800 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (40 4)  (802 212)  (802 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (50 4)  (812 212)  (812 212)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (789 213)  (789 213)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 213)  (790 213)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 213)  (792 213)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (38 5)  (800 213)  (800 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (15 6)  (777 214)  (777 214)  routing T_15_13.sp12_h_r_5 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.sp12_h_r_5 <X> T_15_13.lc_trk_g1_5
 (18 7)  (780 215)  (780 215)  routing T_15_13.sp12_h_r_5 <X> T_15_13.lc_trk_g1_5
 (16 10)  (778 218)  (778 218)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 218)  (780 218)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (18 11)  (780 219)  (780 219)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (15 12)  (777 220)  (777 220)  routing T_15_13.sp4_h_r_41 <X> T_15_13.lc_trk_g3_1
 (16 12)  (778 220)  (778 220)  routing T_15_13.sp4_h_r_41 <X> T_15_13.lc_trk_g3_1
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.sp4_h_r_41 <X> T_15_13.lc_trk_g3_1
 (18 13)  (780 221)  (780 221)  routing T_15_13.sp4_h_r_41 <X> T_15_13.lc_trk_g3_1


LogicTile_16_13

 (22 1)  (838 209)  (838 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 209)  (840 209)  routing T_16_13.top_op_2 <X> T_16_13.lc_trk_g0_2
 (25 1)  (841 209)  (841 209)  routing T_16_13.top_op_2 <X> T_16_13.lc_trk_g0_2
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (835 210)  (835 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 4)  (816 212)  (816 212)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (825 212)  (825 212)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_r_4
 (25 4)  (841 212)  (841 212)  routing T_16_13.lft_op_2 <X> T_16_13.lc_trk_g1_2
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 212)  (849 212)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 212)  (850 212)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (38 4)  (854 212)  (854 212)  LC_2 Logic Functioning bit
 (43 4)  (859 212)  (859 212)  LC_2 Logic Functioning bit
 (45 4)  (861 212)  (861 212)  LC_2 Logic Functioning bit
 (47 4)  (863 212)  (863 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (816 213)  (816 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (22 5)  (838 213)  (838 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 213)  (840 213)  routing T_16_13.lft_op_2 <X> T_16_13.lc_trk_g1_2
 (26 5)  (842 213)  (842 213)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 213)  (844 213)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 213)  (845 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 213)  (847 213)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 213)  (848 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (849 213)  (849 213)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.input_2_2
 (37 5)  (853 213)  (853 213)  LC_2 Logic Functioning bit
 (39 5)  (855 213)  (855 213)  LC_2 Logic Functioning bit
 (42 5)  (858 213)  (858 213)  LC_2 Logic Functioning bit
 (8 6)  (824 214)  (824 214)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_l_41
 (9 6)  (825 214)  (825 214)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_l_41
 (28 6)  (844 214)  (844 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 214)  (846 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (40 6)  (856 214)  (856 214)  LC_3 Logic Functioning bit
 (43 6)  (859 214)  (859 214)  LC_3 Logic Functioning bit
 (45 6)  (861 214)  (861 214)  LC_3 Logic Functioning bit
 (52 6)  (868 214)  (868 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (842 215)  (842 215)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 215)  (843 215)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 215)  (848 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (849 215)  (849 215)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.input_2_3
 (34 7)  (850 215)  (850 215)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.input_2_3
 (35 7)  (851 215)  (851 215)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.input_2_3
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (39 7)  (855 215)  (855 215)  LC_3 Logic Functioning bit
 (40 7)  (856 215)  (856 215)  LC_3 Logic Functioning bit
 (42 7)  (858 215)  (858 215)  LC_3 Logic Functioning bit
 (25 8)  (841 216)  (841 216)  routing T_16_13.rgt_op_2 <X> T_16_13.lc_trk_g2_2
 (14 9)  (830 217)  (830 217)  routing T_16_13.sp4_r_v_b_32 <X> T_16_13.lc_trk_g2_0
 (17 9)  (833 217)  (833 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (838 217)  (838 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 217)  (840 217)  routing T_16_13.rgt_op_2 <X> T_16_13.lc_trk_g2_2
 (14 11)  (830 219)  (830 219)  routing T_16_13.sp4_h_l_17 <X> T_16_13.lc_trk_g2_4
 (15 11)  (831 219)  (831 219)  routing T_16_13.sp4_h_l_17 <X> T_16_13.lc_trk_g2_4
 (16 11)  (832 219)  (832 219)  routing T_16_13.sp4_h_l_17 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (4 13)  (820 221)  (820 221)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_r_9
 (21 13)  (837 221)  (837 221)  routing T_16_13.sp4_r_v_b_43 <X> T_16_13.lc_trk_g3_3
 (22 13)  (838 221)  (838 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 221)  (841 221)  routing T_16_13.sp4_r_v_b_42 <X> T_16_13.lc_trk_g3_2
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (844 222)  (844 222)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 222)  (852 222)  LC_7 Logic Functioning bit
 (37 14)  (853 222)  (853 222)  LC_7 Logic Functioning bit
 (38 14)  (854 222)  (854 222)  LC_7 Logic Functioning bit
 (45 14)  (861 222)  (861 222)  LC_7 Logic Functioning bit
 (52 14)  (868 222)  (868 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (31 15)  (847 223)  (847 223)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 223)  (848 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (849 223)  (849 223)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.input_2_7
 (34 15)  (850 223)  (850 223)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.input_2_7
 (35 15)  (851 223)  (851 223)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.input_2_7
 (36 15)  (852 223)  (852 223)  LC_7 Logic Functioning bit
 (37 15)  (853 223)  (853 223)  LC_7 Logic Functioning bit
 (38 15)  (854 223)  (854 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (3 0)  (877 208)  (877 208)  routing T_17_13.sp12_v_t_23 <X> T_17_13.sp12_v_b_0
 (15 0)  (889 208)  (889 208)  routing T_17_13.sp4_h_l_4 <X> T_17_13.lc_trk_g0_1
 (16 0)  (890 208)  (890 208)  routing T_17_13.sp4_h_l_4 <X> T_17_13.lc_trk_g0_1
 (17 0)  (891 208)  (891 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (892 208)  (892 208)  routing T_17_13.sp4_h_l_4 <X> T_17_13.lc_trk_g0_1
 (18 1)  (892 209)  (892 209)  routing T_17_13.sp4_h_l_4 <X> T_17_13.lc_trk_g0_1
 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 210)  (907 210)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (40 2)  (914 210)  (914 210)  LC_1 Logic Functioning bit
 (41 2)  (915 210)  (915 210)  LC_1 Logic Functioning bit
 (42 2)  (916 210)  (916 210)  LC_1 Logic Functioning bit
 (27 3)  (901 211)  (901 211)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 211)  (904 211)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 211)  (905 211)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 211)  (906 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (910 211)  (910 211)  LC_1 Logic Functioning bit
 (40 3)  (914 211)  (914 211)  LC_1 Logic Functioning bit
 (43 3)  (917 211)  (917 211)  LC_1 Logic Functioning bit
 (0 4)  (874 212)  (874 212)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (889 212)  (889 212)  routing T_17_13.sp4_h_l_4 <X> T_17_13.lc_trk_g1_1
 (16 4)  (890 212)  (890 212)  routing T_17_13.sp4_h_l_4 <X> T_17_13.lc_trk_g1_1
 (17 4)  (891 212)  (891 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 212)  (892 212)  routing T_17_13.sp4_h_l_4 <X> T_17_13.lc_trk_g1_1
 (27 4)  (901 212)  (901 212)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 212)  (902 212)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 212)  (904 212)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 212)  (907 212)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (40 4)  (914 212)  (914 212)  LC_2 Logic Functioning bit
 (41 4)  (915 212)  (915 212)  LC_2 Logic Functioning bit
 (50 4)  (924 212)  (924 212)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (874 213)  (874 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (18 5)  (892 213)  (892 213)  routing T_17_13.sp4_h_l_4 <X> T_17_13.lc_trk_g1_1
 (22 5)  (896 213)  (896 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 213)  (897 213)  routing T_17_13.sp4_v_b_18 <X> T_17_13.lc_trk_g1_2
 (24 5)  (898 213)  (898 213)  routing T_17_13.sp4_v_b_18 <X> T_17_13.lc_trk_g1_2
 (27 5)  (901 213)  (901 213)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 213)  (903 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 213)  (905 213)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (38 5)  (912 213)  (912 213)  LC_2 Logic Functioning bit
 (41 5)  (915 213)  (915 213)  LC_2 Logic Functioning bit
 (14 8)  (888 216)  (888 216)  routing T_17_13.sp4_v_t_21 <X> T_17_13.lc_trk_g2_0
 (21 8)  (895 216)  (895 216)  routing T_17_13.sp4_v_t_22 <X> T_17_13.lc_trk_g2_3
 (22 8)  (896 216)  (896 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 216)  (897 216)  routing T_17_13.sp4_v_t_22 <X> T_17_13.lc_trk_g2_3
 (25 8)  (899 216)  (899 216)  routing T_17_13.rgt_op_2 <X> T_17_13.lc_trk_g2_2
 (14 9)  (888 217)  (888 217)  routing T_17_13.sp4_v_t_21 <X> T_17_13.lc_trk_g2_0
 (16 9)  (890 217)  (890 217)  routing T_17_13.sp4_v_t_21 <X> T_17_13.lc_trk_g2_0
 (17 9)  (891 217)  (891 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (895 217)  (895 217)  routing T_17_13.sp4_v_t_22 <X> T_17_13.lc_trk_g2_3
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 217)  (898 217)  routing T_17_13.rgt_op_2 <X> T_17_13.lc_trk_g2_2
 (3 12)  (877 220)  (877 220)  routing T_17_13.sp12_v_t_22 <X> T_17_13.sp12_h_r_1
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 220)  (897 220)  routing T_17_13.sp4_v_t_30 <X> T_17_13.lc_trk_g3_3
 (24 12)  (898 220)  (898 220)  routing T_17_13.sp4_v_t_30 <X> T_17_13.lc_trk_g3_3
 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 221)  (897 221)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g3_2
 (24 13)  (898 221)  (898 221)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g3_2
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 222)  (888 222)  routing T_17_13.sp4_v_b_36 <X> T_17_13.lc_trk_g3_4
 (21 14)  (895 222)  (895 222)  routing T_17_13.sp4_h_l_34 <X> T_17_13.lc_trk_g3_7
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 222)  (897 222)  routing T_17_13.sp4_h_l_34 <X> T_17_13.lc_trk_g3_7
 (24 14)  (898 222)  (898 222)  routing T_17_13.sp4_h_l_34 <X> T_17_13.lc_trk_g3_7
 (28 14)  (902 222)  (902 222)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 222)  (907 222)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 222)  (908 222)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (40 14)  (914 222)  (914 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (43 14)  (917 222)  (917 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (52 14)  (926 222)  (926 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (888 223)  (888 223)  routing T_17_13.sp4_v_b_36 <X> T_17_13.lc_trk_g3_4
 (16 15)  (890 223)  (890 223)  routing T_17_13.sp4_v_b_36 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (895 223)  (895 223)  routing T_17_13.sp4_h_l_34 <X> T_17_13.lc_trk_g3_7
 (26 15)  (900 223)  (900 223)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 223)  (901 223)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 223)  (905 223)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 223)  (906 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (907 223)  (907 223)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.input_2_7
 (34 15)  (908 223)  (908 223)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.input_2_7
 (35 15)  (909 223)  (909 223)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.input_2_7
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (40 15)  (914 223)  (914 223)  LC_7 Logic Functioning bit
 (42 15)  (916 223)  (916 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (954 210)  (954 210)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (36 2)  (964 210)  (964 210)  LC_1 Logic Functioning bit
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (41 2)  (969 210)  (969 210)  LC_1 Logic Functioning bit
 (43 2)  (971 210)  (971 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (47 2)  (975 210)  (975 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (955 211)  (955 211)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 211)  (956 211)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 211)  (965 211)  LC_1 Logic Functioning bit
 (39 3)  (967 211)  (967 211)  LC_1 Logic Functioning bit
 (40 3)  (968 211)  (968 211)  LC_1 Logic Functioning bit
 (42 3)  (970 211)  (970 211)  LC_1 Logic Functioning bit
 (0 4)  (928 212)  (928 212)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (9 4)  (937 212)  (937 212)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_r_4
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 212)  (961 212)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (37 4)  (965 212)  (965 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (39 4)  (967 212)  (967 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (36 5)  (964 213)  (964 213)  LC_2 Logic Functioning bit
 (37 5)  (965 213)  (965 213)  LC_2 Logic Functioning bit
 (38 5)  (966 213)  (966 213)  LC_2 Logic Functioning bit
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (8 6)  (936 214)  (936 214)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_41
 (9 6)  (937 214)  (937 214)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_41
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 217)  (951 217)  routing T_18_13.sp4_v_b_42 <X> T_18_13.lc_trk_g2_2
 (24 9)  (952 217)  (952 217)  routing T_18_13.sp4_v_b_42 <X> T_18_13.lc_trk_g2_2
 (14 13)  (942 221)  (942 221)  routing T_18_13.sp4_r_v_b_40 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 222)  (936 222)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_47
 (9 14)  (937 222)  (937 222)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_47
 (10 14)  (938 222)  (938 222)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_47
 (14 14)  (942 222)  (942 222)  routing T_18_13.sp12_v_t_3 <X> T_18_13.lc_trk_g3_4
 (14 15)  (942 223)  (942 223)  routing T_18_13.sp12_v_t_3 <X> T_18_13.lc_trk_g3_4
 (15 15)  (943 223)  (943 223)  routing T_18_13.sp12_v_t_3 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_19_13

 (14 3)  (996 211)  (996 211)  routing T_19_13.top_op_4 <X> T_19_13.lc_trk_g0_4
 (15 3)  (997 211)  (997 211)  routing T_19_13.top_op_4 <X> T_19_13.lc_trk_g0_4
 (17 3)  (999 211)  (999 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (15 4)  (997 212)  (997 212)  routing T_19_13.sp4_h_l_4 <X> T_19_13.lc_trk_g1_1
 (16 4)  (998 212)  (998 212)  routing T_19_13.sp4_h_l_4 <X> T_19_13.lc_trk_g1_1
 (17 4)  (999 212)  (999 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 212)  (1000 212)  routing T_19_13.sp4_h_l_4 <X> T_19_13.lc_trk_g1_1
 (26 4)  (1008 212)  (1008 212)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 212)  (1010 212)  routing T_19_13.lc_trk_g2_1 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 212)  (1013 212)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 212)  (1015 212)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (38 4)  (1020 212)  (1020 212)  LC_2 Logic Functioning bit
 (39 4)  (1021 212)  (1021 212)  LC_2 Logic Functioning bit
 (40 4)  (1022 212)  (1022 212)  LC_2 Logic Functioning bit
 (41 4)  (1023 212)  (1023 212)  LC_2 Logic Functioning bit
 (42 4)  (1024 212)  (1024 212)  LC_2 Logic Functioning bit
 (18 5)  (1000 213)  (1000 213)  routing T_19_13.sp4_h_l_4 <X> T_19_13.lc_trk_g1_1
 (29 5)  (1011 213)  (1011 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 213)  (1013 213)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 213)  (1014 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1016 213)  (1016 213)  routing T_19_13.lc_trk_g1_1 <X> T_19_13.input_2_2
 (38 5)  (1020 213)  (1020 213)  LC_2 Logic Functioning bit
 (41 5)  (1023 213)  (1023 213)  LC_2 Logic Functioning bit
 (42 5)  (1024 213)  (1024 213)  LC_2 Logic Functioning bit
 (4 8)  (986 216)  (986 216)  routing T_19_13.sp4_v_t_43 <X> T_19_13.sp4_v_b_6
 (15 8)  (997 216)  (997 216)  routing T_19_13.sp4_h_r_41 <X> T_19_13.lc_trk_g2_1
 (16 8)  (998 216)  (998 216)  routing T_19_13.sp4_h_r_41 <X> T_19_13.lc_trk_g2_1
 (17 8)  (999 216)  (999 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1000 216)  (1000 216)  routing T_19_13.sp4_h_r_41 <X> T_19_13.lc_trk_g2_1
 (18 9)  (1000 217)  (1000 217)  routing T_19_13.sp4_h_r_41 <X> T_19_13.lc_trk_g2_1
 (21 10)  (1003 218)  (1003 218)  routing T_19_13.rgt_op_7 <X> T_19_13.lc_trk_g2_7
 (22 10)  (1004 218)  (1004 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1006 218)  (1006 218)  routing T_19_13.rgt_op_7 <X> T_19_13.lc_trk_g2_7


LogicTile_20_13

 (22 1)  (1058 209)  (1058 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1059 209)  (1059 209)  routing T_20_13.sp4_v_b_18 <X> T_20_13.lc_trk_g0_2
 (24 1)  (1060 209)  (1060 209)  routing T_20_13.sp4_v_b_18 <X> T_20_13.lc_trk_g0_2
 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 210)  (1037 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (1044 211)  (1044 211)  routing T_20_13.sp4_v_b_10 <X> T_20_13.sp4_v_t_36
 (10 3)  (1046 211)  (1046 211)  routing T_20_13.sp4_v_b_10 <X> T_20_13.sp4_v_t_36
 (1 4)  (1037 212)  (1037 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1037 213)  (1037 213)  routing T_20_13.lc_trk_g0_2 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (4 12)  (1040 220)  (1040 220)  routing T_20_13.sp4_h_l_44 <X> T_20_13.sp4_v_b_9
 (5 13)  (1041 221)  (1041 221)  routing T_20_13.sp4_h_l_44 <X> T_20_13.sp4_v_b_9
 (0 14)  (1036 222)  (1036 222)  routing T_20_13.glb_netwk_4 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1057 222)  (1057 222)  routing T_20_13.sp12_v_b_7 <X> T_20_13.lc_trk_g3_7
 (22 14)  (1058 222)  (1058 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1060 222)  (1060 222)  routing T_20_13.sp12_v_b_7 <X> T_20_13.lc_trk_g3_7
 (31 14)  (1067 222)  (1067 222)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 222)  (1068 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 222)  (1069 222)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 222)  (1070 222)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 222)  (1072 222)  LC_7 Logic Functioning bit
 (37 14)  (1073 222)  (1073 222)  LC_7 Logic Functioning bit
 (38 14)  (1074 222)  (1074 222)  LC_7 Logic Functioning bit
 (39 14)  (1075 222)  (1075 222)  LC_7 Logic Functioning bit
 (45 14)  (1081 222)  (1081 222)  LC_7 Logic Functioning bit
 (21 15)  (1057 223)  (1057 223)  routing T_20_13.sp12_v_b_7 <X> T_20_13.lc_trk_g3_7
 (31 15)  (1067 223)  (1067 223)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 223)  (1072 223)  LC_7 Logic Functioning bit
 (37 15)  (1073 223)  (1073 223)  LC_7 Logic Functioning bit
 (38 15)  (1074 223)  (1074 223)  LC_7 Logic Functioning bit
 (39 15)  (1075 223)  (1075 223)  LC_7 Logic Functioning bit


LogicTile_21_13

 (6 0)  (1096 208)  (1096 208)  routing T_21_13.sp4_v_t_44 <X> T_21_13.sp4_v_b_0
 (5 1)  (1095 209)  (1095 209)  routing T_21_13.sp4_v_t_44 <X> T_21_13.sp4_v_b_0


LogicTile_22_13

 (3 1)  (1147 209)  (1147 209)  routing T_22_13.sp12_h_l_23 <X> T_22_13.sp12_v_b_0
 (8 5)  (1152 213)  (1152 213)  routing T_22_13.sp4_h_l_41 <X> T_22_13.sp4_v_b_4
 (9 5)  (1153 213)  (1153 213)  routing T_22_13.sp4_h_l_41 <X> T_22_13.sp4_v_b_4


LogicTile_29_13

 (19 3)  (1529 211)  (1529 211)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (3 9)  (1513 217)  (1513 217)  routing T_29_13.sp12_h_l_22 <X> T_29_13.sp12_v_b_1


IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


LogicTile_12_12

 (2 4)  (602 196)  (602 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_12

 (6 2)  (768 194)  (768 194)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_v_t_37


LogicTile_16_12

 (3 7)  (819 199)  (819 199)  routing T_16_12.sp12_h_l_23 <X> T_16_12.sp12_v_t_23
 (3 8)  (819 200)  (819 200)  routing T_16_12.sp12_v_t_22 <X> T_16_12.sp12_v_b_1


LogicTile_19_12

 (14 0)  (996 192)  (996 192)  routing T_19_12.sp4_v_b_0 <X> T_19_12.lc_trk_g0_0
 (16 1)  (998 193)  (998 193)  routing T_19_12.sp4_v_b_0 <X> T_19_12.lc_trk_g0_0
 (17 1)  (999 193)  (999 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 3)  (1004 195)  (1004 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 195)  (1005 195)  routing T_19_12.sp4_v_b_22 <X> T_19_12.lc_trk_g0_6
 (24 3)  (1006 195)  (1006 195)  routing T_19_12.sp4_v_b_22 <X> T_19_12.lc_trk_g0_6
 (27 4)  (1009 196)  (1009 196)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 196)  (1011 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 196)  (1013 196)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 196)  (1014 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 196)  (1015 196)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 196)  (1016 196)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 196)  (1017 196)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.input_2_2
 (36 4)  (1018 196)  (1018 196)  LC_2 Logic Functioning bit
 (37 4)  (1019 196)  (1019 196)  LC_2 Logic Functioning bit
 (38 4)  (1020 196)  (1020 196)  LC_2 Logic Functioning bit
 (40 4)  (1022 196)  (1022 196)  LC_2 Logic Functioning bit
 (42 4)  (1024 196)  (1024 196)  LC_2 Logic Functioning bit
 (22 5)  (1004 197)  (1004 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 197)  (1006 197)  routing T_19_12.top_op_2 <X> T_19_12.lc_trk_g1_2
 (25 5)  (1007 197)  (1007 197)  routing T_19_12.top_op_2 <X> T_19_12.lc_trk_g1_2
 (29 5)  (1011 197)  (1011 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 197)  (1012 197)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 197)  (1014 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1017 197)  (1017 197)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.input_2_2
 (37 5)  (1019 197)  (1019 197)  LC_2 Logic Functioning bit
 (40 5)  (1022 197)  (1022 197)  LC_2 Logic Functioning bit
 (42 5)  (1024 197)  (1024 197)  LC_2 Logic Functioning bit
 (17 15)  (999 207)  (999 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_21_12

 (9 1)  (1099 193)  (1099 193)  routing T_21_12.sp4_v_t_36 <X> T_21_12.sp4_v_b_1


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 185)  (1 185)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (3 5)  (345 181)  (345 181)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0


LogicTile_10_11

 (3 5)  (495 181)  (495 181)  routing T_10_11.sp12_h_l_23 <X> T_10_11.sp12_h_r_0


LogicTile_13_11

 (2 4)  (656 180)  (656 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_14_11

 (2 0)  (710 176)  (710 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 12)  (710 188)  (710 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_11

 (4 14)  (766 190)  (766 190)  routing T_15_11.sp4_h_r_3 <X> T_15_11.sp4_v_t_44
 (6 14)  (768 190)  (768 190)  routing T_15_11.sp4_h_r_3 <X> T_15_11.sp4_v_t_44
 (5 15)  (767 191)  (767 191)  routing T_15_11.sp4_h_r_3 <X> T_15_11.sp4_v_t_44


LogicTile_16_11

 (6 2)  (822 178)  (822 178)  routing T_16_11.sp4_h_l_42 <X> T_16_11.sp4_v_t_37
 (19 15)  (835 191)  (835 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_11

 (10 7)  (884 183)  (884 183)  routing T_17_11.sp4_h_l_46 <X> T_17_11.sp4_v_t_41
 (12 7)  (886 183)  (886 183)  routing T_17_11.sp4_h_l_40 <X> T_17_11.sp4_v_t_40
 (5 8)  (879 184)  (879 184)  routing T_17_11.sp4_v_t_43 <X> T_17_11.sp4_h_r_6
 (12 8)  (886 184)  (886 184)  routing T_17_11.sp4_v_t_45 <X> T_17_11.sp4_h_r_8


LogicTile_18_11

 (21 0)  (949 176)  (949 176)  routing T_18_11.sp4_h_r_19 <X> T_18_11.lc_trk_g0_3
 (22 0)  (950 176)  (950 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (951 176)  (951 176)  routing T_18_11.sp4_h_r_19 <X> T_18_11.lc_trk_g0_3
 (24 0)  (952 176)  (952 176)  routing T_18_11.sp4_h_r_19 <X> T_18_11.lc_trk_g0_3
 (26 0)  (954 176)  (954 176)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 176)  (955 176)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 176)  (956 176)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 176)  (958 176)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 176)  (960 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (21 1)  (949 177)  (949 177)  routing T_18_11.sp4_h_r_19 <X> T_18_11.lc_trk_g0_3
 (28 1)  (956 177)  (956 177)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 177)  (957 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 177)  (959 177)  routing T_18_11.lc_trk_g0_3 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 177)  (960 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (961 177)  (961 177)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.input_2_0
 (34 1)  (962 177)  (962 177)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.input_2_0
 (41 1)  (969 177)  (969 177)  LC_0 Logic Functioning bit
 (51 1)  (979 177)  (979 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 11)  (943 187)  (943 187)  routing T_18_11.sp4_v_t_33 <X> T_18_11.lc_trk_g2_4
 (16 11)  (944 187)  (944 187)  routing T_18_11.sp4_v_t_33 <X> T_18_11.lc_trk_g2_4
 (17 11)  (945 187)  (945 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (15 12)  (943 188)  (943 188)  routing T_18_11.sp4_v_t_28 <X> T_18_11.lc_trk_g3_1
 (16 12)  (944 188)  (944 188)  routing T_18_11.sp4_v_t_28 <X> T_18_11.lc_trk_g3_1
 (17 12)  (945 188)  (945 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (14 14)  (942 190)  (942 190)  routing T_18_11.sp4_v_b_36 <X> T_18_11.lc_trk_g3_4
 (14 15)  (942 191)  (942 191)  routing T_18_11.sp4_v_b_36 <X> T_18_11.lc_trk_g3_4
 (16 15)  (944 191)  (944 191)  routing T_18_11.sp4_v_b_36 <X> T_18_11.lc_trk_g3_4
 (17 15)  (945 191)  (945 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_19_11

 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (1 2)  (983 178)  (983 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (982 180)  (982 180)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (1 4)  (983 180)  (983 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 181)  (982 181)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (1 5)  (983 181)  (983 181)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (22 5)  (1004 181)  (1004 181)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 181)  (1006 181)  routing T_19_11.top_op_2 <X> T_19_11.lc_trk_g1_2
 (25 5)  (1007 181)  (1007 181)  routing T_19_11.top_op_2 <X> T_19_11.lc_trk_g1_2
 (14 8)  (996 184)  (996 184)  routing T_19_11.sp4_h_l_21 <X> T_19_11.lc_trk_g2_0
 (15 9)  (997 185)  (997 185)  routing T_19_11.sp4_h_l_21 <X> T_19_11.lc_trk_g2_0
 (16 9)  (998 185)  (998 185)  routing T_19_11.sp4_h_l_21 <X> T_19_11.lc_trk_g2_0
 (17 9)  (999 185)  (999 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (25 10)  (1007 186)  (1007 186)  routing T_19_11.sp4_v_b_30 <X> T_19_11.lc_trk_g2_6
 (22 11)  (1004 187)  (1004 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1005 187)  (1005 187)  routing T_19_11.sp4_v_b_30 <X> T_19_11.lc_trk_g2_6
 (22 12)  (1004 188)  (1004 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1005 188)  (1005 188)  routing T_19_11.sp12_v_b_19 <X> T_19_11.lc_trk_g3_3
 (21 13)  (1003 189)  (1003 189)  routing T_19_11.sp12_v_b_19 <X> T_19_11.lc_trk_g3_3
 (0 14)  (982 190)  (982 190)  routing T_19_11.glb_netwk_4 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (1010 190)  (1010 190)  routing T_19_11.lc_trk_g2_0 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 190)  (1011 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 190)  (1013 190)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 190)  (1014 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 190)  (1015 190)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 190)  (1018 190)  LC_7 Logic Functioning bit
 (38 14)  (1020 190)  (1020 190)  LC_7 Logic Functioning bit
 (41 14)  (1023 190)  (1023 190)  LC_7 Logic Functioning bit
 (43 14)  (1025 190)  (1025 190)  LC_7 Logic Functioning bit
 (45 14)  (1027 190)  (1027 190)  LC_7 Logic Functioning bit
 (47 14)  (1029 190)  (1029 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (1008 191)  (1008 191)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 191)  (1009 191)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 191)  (1011 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 191)  (1013 191)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 191)  (1019 191)  LC_7 Logic Functioning bit
 (39 15)  (1021 191)  (1021 191)  LC_7 Logic Functioning bit


LogicTile_20_11

 (17 1)  (1053 177)  (1053 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (1036 178)  (1036 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 178)  (1037 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1037 180)  (1037 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (6 4)  (1042 180)  (1042 180)  routing T_20_11.sp4_v_t_37 <X> T_20_11.sp4_v_b_3
 (21 4)  (1057 180)  (1057 180)  routing T_20_11.sp4_v_b_3 <X> T_20_11.lc_trk_g1_3
 (22 4)  (1058 180)  (1058 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1059 180)  (1059 180)  routing T_20_11.sp4_v_b_3 <X> T_20_11.lc_trk_g1_3
 (0 5)  (1036 181)  (1036 181)  routing T_20_11.lc_trk_g1_3 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 181)  (1037 181)  routing T_20_11.lc_trk_g1_3 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (5 5)  (1041 181)  (1041 181)  routing T_20_11.sp4_v_t_37 <X> T_20_11.sp4_v_b_3
 (26 6)  (1062 182)  (1062 182)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 182)  (1065 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 182)  (1067 182)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 182)  (1068 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 182)  (1069 182)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (45 6)  (1081 182)  (1081 182)  LC_3 Logic Functioning bit
 (28 7)  (1064 183)  (1064 183)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 183)  (1065 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 183)  (1068 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1069 183)  (1069 183)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.input_2_3
 (35 7)  (1071 183)  (1071 183)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.input_2_3
 (41 7)  (1077 183)  (1077 183)  LC_3 Logic Functioning bit
 (46 7)  (1082 183)  (1082 183)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (1057 184)  (1057 184)  routing T_20_11.sp4_h_r_43 <X> T_20_11.lc_trk_g2_3
 (22 8)  (1058 184)  (1058 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1059 184)  (1059 184)  routing T_20_11.sp4_h_r_43 <X> T_20_11.lc_trk_g2_3
 (24 8)  (1060 184)  (1060 184)  routing T_20_11.sp4_h_r_43 <X> T_20_11.lc_trk_g2_3
 (21 9)  (1057 185)  (1057 185)  routing T_20_11.sp4_h_r_43 <X> T_20_11.lc_trk_g2_3
 (15 10)  (1051 186)  (1051 186)  routing T_20_11.sp4_h_r_45 <X> T_20_11.lc_trk_g2_5
 (16 10)  (1052 186)  (1052 186)  routing T_20_11.sp4_h_r_45 <X> T_20_11.lc_trk_g2_5
 (17 10)  (1053 186)  (1053 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1054 186)  (1054 186)  routing T_20_11.sp4_h_r_45 <X> T_20_11.lc_trk_g2_5
 (17 11)  (1053 187)  (1053 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1054 187)  (1054 187)  routing T_20_11.sp4_h_r_45 <X> T_20_11.lc_trk_g2_5
 (0 14)  (1036 190)  (1036 190)  routing T_20_11.glb_netwk_4 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_11

 (0 2)  (1144 178)  (1144 178)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 178)  (1145 178)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 178)  (1146 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (1175 178)  (1175 178)  routing T_22_11.lc_trk_g3_7 <X> T_22_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 178)  (1176 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 178)  (1177 178)  routing T_22_11.lc_trk_g3_7 <X> T_22_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 178)  (1178 178)  routing T_22_11.lc_trk_g3_7 <X> T_22_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 178)  (1180 178)  LC_1 Logic Functioning bit
 (37 2)  (1181 178)  (1181 178)  LC_1 Logic Functioning bit
 (38 2)  (1182 178)  (1182 178)  LC_1 Logic Functioning bit
 (39 2)  (1183 178)  (1183 178)  LC_1 Logic Functioning bit
 (45 2)  (1189 178)  (1189 178)  LC_1 Logic Functioning bit
 (46 2)  (1190 178)  (1190 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (31 3)  (1175 179)  (1175 179)  routing T_22_11.lc_trk_g3_7 <X> T_22_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 179)  (1180 179)  LC_1 Logic Functioning bit
 (37 3)  (1181 179)  (1181 179)  LC_1 Logic Functioning bit
 (38 3)  (1182 179)  (1182 179)  LC_1 Logic Functioning bit
 (39 3)  (1183 179)  (1183 179)  LC_1 Logic Functioning bit
 (44 3)  (1188 179)  (1188 179)  LC_1 Logic Functioning bit
 (14 10)  (1158 186)  (1158 186)  routing T_22_11.sp4_v_t_17 <X> T_22_11.lc_trk_g2_4
 (31 10)  (1175 186)  (1175 186)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 186)  (1176 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 186)  (1177 186)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 186)  (1180 186)  LC_5 Logic Functioning bit
 (37 10)  (1181 186)  (1181 186)  LC_5 Logic Functioning bit
 (38 10)  (1182 186)  (1182 186)  LC_5 Logic Functioning bit
 (39 10)  (1183 186)  (1183 186)  LC_5 Logic Functioning bit
 (45 10)  (1189 186)  (1189 186)  LC_5 Logic Functioning bit
 (52 10)  (1196 186)  (1196 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (16 11)  (1160 187)  (1160 187)  routing T_22_11.sp4_v_t_17 <X> T_22_11.lc_trk_g2_4
 (17 11)  (1161 187)  (1161 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (36 11)  (1180 187)  (1180 187)  LC_5 Logic Functioning bit
 (37 11)  (1181 187)  (1181 187)  LC_5 Logic Functioning bit
 (38 11)  (1182 187)  (1182 187)  LC_5 Logic Functioning bit
 (39 11)  (1183 187)  (1183 187)  LC_5 Logic Functioning bit
 (44 11)  (1188 187)  (1188 187)  LC_5 Logic Functioning bit
 (4 12)  (1148 188)  (1148 188)  routing T_22_11.sp4_v_t_36 <X> T_22_11.sp4_v_b_9
 (6 12)  (1150 188)  (1150 188)  routing T_22_11.sp4_v_t_36 <X> T_22_11.sp4_v_b_9
 (0 14)  (1144 190)  (1144 190)  routing T_22_11.glb_netwk_4 <X> T_22_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 190)  (1145 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1166 190)  (1166 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1167 190)  (1167 190)  routing T_22_11.sp4_v_b_47 <X> T_22_11.lc_trk_g3_7
 (24 14)  (1168 190)  (1168 190)  routing T_22_11.sp4_v_b_47 <X> T_22_11.lc_trk_g3_7


LogicTile_24_11

 (4 8)  (1256 184)  (1256 184)  routing T_24_11.sp4_h_l_43 <X> T_24_11.sp4_v_b_6
 (5 9)  (1257 185)  (1257 185)  routing T_24_11.sp4_h_l_43 <X> T_24_11.sp4_v_b_6


RAM_Tile_25_11

 (8 1)  (1314 177)  (1314 177)  routing T_25_11.sp4_h_l_42 <X> T_25_11.sp4_v_b_1
 (9 1)  (1315 177)  (1315 177)  routing T_25_11.sp4_h_l_42 <X> T_25_11.sp4_v_b_1
 (10 1)  (1316 177)  (1316 177)  routing T_25_11.sp4_h_l_42 <X> T_25_11.sp4_v_b_1


LogicTile_26_11

 (3 2)  (1351 178)  (1351 178)  routing T_26_11.sp12_v_t_23 <X> T_26_11.sp12_h_l_23


LogicTile_27_11

 (2 14)  (1404 190)  (1404 190)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_11

 (9 0)  (1573 176)  (1573 176)  routing T_30_11.sp4_h_l_47 <X> T_30_11.sp4_h_r_1
 (10 0)  (1574 176)  (1574 176)  routing T_30_11.sp4_h_l_47 <X> T_30_11.sp4_h_r_1


IO_Tile_33_11

 (13 1)  (1739 177)  (1739 177)  routing T_33_11.span4_horz_25 <X> T_33_11.span4_vert_b_0


LogicTile_17_10

 (13 2)  (887 162)  (887 162)  routing T_17_10.sp4_v_b_2 <X> T_17_10.sp4_v_t_39
 (28 2)  (902 162)  (902 162)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 162)  (903 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 162)  (904 162)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 162)  (905 162)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 162)  (906 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 162)  (907 162)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 162)  (908 162)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 162)  (914 162)  LC_1 Logic Functioning bit
 (42 2)  (916 162)  (916 162)  LC_1 Logic Functioning bit
 (46 2)  (920 162)  (920 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (30 3)  (904 163)  (904 163)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (40 3)  (914 163)  (914 163)  LC_1 Logic Functioning bit
 (42 3)  (916 163)  (916 163)  LC_1 Logic Functioning bit
 (3 4)  (877 164)  (877 164)  routing T_17_10.sp12_v_t_23 <X> T_17_10.sp12_h_r_0
 (14 8)  (888 168)  (888 168)  routing T_17_10.rgt_op_0 <X> T_17_10.lc_trk_g2_0
 (15 9)  (889 169)  (889 169)  routing T_17_10.rgt_op_0 <X> T_17_10.lc_trk_g2_0
 (17 9)  (891 169)  (891 169)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (25 10)  (899 170)  (899 170)  routing T_17_10.rgt_op_6 <X> T_17_10.lc_trk_g2_6
 (27 10)  (901 170)  (901 170)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 170)  (902 170)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 170)  (903 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 170)  (906 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 170)  (907 170)  routing T_17_10.lc_trk_g2_0 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 170)  (909 170)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.input_2_5
 (37 10)  (911 170)  (911 170)  LC_5 Logic Functioning bit
 (38 10)  (912 170)  (912 170)  LC_5 Logic Functioning bit
 (39 10)  (913 170)  (913 170)  LC_5 Logic Functioning bit
 (40 10)  (914 170)  (914 170)  LC_5 Logic Functioning bit
 (41 10)  (915 170)  (915 170)  LC_5 Logic Functioning bit
 (42 10)  (916 170)  (916 170)  LC_5 Logic Functioning bit
 (22 11)  (896 171)  (896 171)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 171)  (898 171)  routing T_17_10.rgt_op_6 <X> T_17_10.lc_trk_g2_6
 (26 11)  (900 171)  (900 171)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 171)  (901 171)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 171)  (902 171)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 171)  (903 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 171)  (906 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (907 171)  (907 171)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.input_2_5
 (34 11)  (908 171)  (908 171)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.input_2_5
 (38 11)  (912 171)  (912 171)  LC_5 Logic Functioning bit
 (39 11)  (913 171)  (913 171)  LC_5 Logic Functioning bit
 (40 11)  (914 171)  (914 171)  LC_5 Logic Functioning bit
 (41 11)  (915 171)  (915 171)  LC_5 Logic Functioning bit
 (43 11)  (917 171)  (917 171)  LC_5 Logic Functioning bit
 (46 11)  (920 171)  (920 171)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (889 172)  (889 172)  routing T_17_10.rgt_op_1 <X> T_17_10.lc_trk_g3_1
 (17 12)  (891 172)  (891 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 172)  (892 172)  routing T_17_10.rgt_op_1 <X> T_17_10.lc_trk_g3_1
 (25 12)  (899 172)  (899 172)  routing T_17_10.rgt_op_2 <X> T_17_10.lc_trk_g3_2
 (22 13)  (896 173)  (896 173)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 173)  (898 173)  routing T_17_10.rgt_op_2 <X> T_17_10.lc_trk_g3_2
 (14 14)  (888 174)  (888 174)  routing T_17_10.rgt_op_4 <X> T_17_10.lc_trk_g3_4
 (15 14)  (889 174)  (889 174)  routing T_17_10.rgt_op_5 <X> T_17_10.lc_trk_g3_5
 (17 14)  (891 174)  (891 174)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 174)  (892 174)  routing T_17_10.rgt_op_5 <X> T_17_10.lc_trk_g3_5
 (15 15)  (889 175)  (889 175)  routing T_17_10.rgt_op_4 <X> T_17_10.lc_trk_g3_4
 (17 15)  (891 175)  (891 175)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_18_10

 (27 0)  (955 160)  (955 160)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 160)  (956 160)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 160)  (964 160)  LC_0 Logic Functioning bit
 (37 0)  (965 160)  (965 160)  LC_0 Logic Functioning bit
 (38 0)  (966 160)  (966 160)  LC_0 Logic Functioning bit
 (39 0)  (967 160)  (967 160)  LC_0 Logic Functioning bit
 (44 0)  (972 160)  (972 160)  LC_0 Logic Functioning bit
 (45 0)  (973 160)  (973 160)  LC_0 Logic Functioning bit
 (40 1)  (968 161)  (968 161)  LC_0 Logic Functioning bit
 (41 1)  (969 161)  (969 161)  LC_0 Logic Functioning bit
 (42 1)  (970 161)  (970 161)  LC_0 Logic Functioning bit
 (43 1)  (971 161)  (971 161)  LC_0 Logic Functioning bit
 (45 1)  (973 161)  (973 161)  LC_0 Logic Functioning bit
 (50 1)  (978 161)  (978 161)  Carry_In_Mux bit 

 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_3 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 162)  (955 162)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 162)  (956 162)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 162)  (957 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 162)  (960 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 162)  (964 162)  LC_1 Logic Functioning bit
 (37 2)  (965 162)  (965 162)  LC_1 Logic Functioning bit
 (38 2)  (966 162)  (966 162)  LC_1 Logic Functioning bit
 (39 2)  (967 162)  (967 162)  LC_1 Logic Functioning bit
 (44 2)  (972 162)  (972 162)  LC_1 Logic Functioning bit
 (45 2)  (973 162)  (973 162)  LC_1 Logic Functioning bit
 (0 3)  (928 163)  (928 163)  routing T_18_10.glb_netwk_3 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (40 3)  (968 163)  (968 163)  LC_1 Logic Functioning bit
 (41 3)  (969 163)  (969 163)  LC_1 Logic Functioning bit
 (42 3)  (970 163)  (970 163)  LC_1 Logic Functioning bit
 (43 3)  (971 163)  (971 163)  LC_1 Logic Functioning bit
 (45 3)  (973 163)  (973 163)  LC_1 Logic Functioning bit
 (21 4)  (949 164)  (949 164)  routing T_18_10.wire_logic_cluster/lc_3/out <X> T_18_10.lc_trk_g1_3
 (22 4)  (950 164)  (950 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 164)  (953 164)  routing T_18_10.wire_logic_cluster/lc_2/out <X> T_18_10.lc_trk_g1_2
 (27 4)  (955 164)  (955 164)  routing T_18_10.lc_trk_g1_2 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 164)  (957 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 164)  (960 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 164)  (964 164)  LC_2 Logic Functioning bit
 (37 4)  (965 164)  (965 164)  LC_2 Logic Functioning bit
 (38 4)  (966 164)  (966 164)  LC_2 Logic Functioning bit
 (39 4)  (967 164)  (967 164)  LC_2 Logic Functioning bit
 (44 4)  (972 164)  (972 164)  LC_2 Logic Functioning bit
 (45 4)  (973 164)  (973 164)  LC_2 Logic Functioning bit
 (22 5)  (950 165)  (950 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 165)  (958 165)  routing T_18_10.lc_trk_g1_2 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 165)  (968 165)  LC_2 Logic Functioning bit
 (41 5)  (969 165)  (969 165)  LC_2 Logic Functioning bit
 (42 5)  (970 165)  (970 165)  LC_2 Logic Functioning bit
 (43 5)  (971 165)  (971 165)  LC_2 Logic Functioning bit
 (45 5)  (973 165)  (973 165)  LC_2 Logic Functioning bit
 (17 6)  (945 166)  (945 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 166)  (946 166)  routing T_18_10.wire_logic_cluster/lc_5/out <X> T_18_10.lc_trk_g1_5
 (21 6)  (949 166)  (949 166)  routing T_18_10.wire_logic_cluster/lc_7/out <X> T_18_10.lc_trk_g1_7
 (22 6)  (950 166)  (950 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (953 166)  (953 166)  routing T_18_10.wire_logic_cluster/lc_6/out <X> T_18_10.lc_trk_g1_6
 (27 6)  (955 166)  (955 166)  routing T_18_10.lc_trk_g1_3 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 166)  (957 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 166)  (960 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 166)  (964 166)  LC_3 Logic Functioning bit
 (37 6)  (965 166)  (965 166)  LC_3 Logic Functioning bit
 (38 6)  (966 166)  (966 166)  LC_3 Logic Functioning bit
 (39 6)  (967 166)  (967 166)  LC_3 Logic Functioning bit
 (44 6)  (972 166)  (972 166)  LC_3 Logic Functioning bit
 (45 6)  (973 166)  (973 166)  LC_3 Logic Functioning bit
 (22 7)  (950 167)  (950 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 167)  (958 167)  routing T_18_10.lc_trk_g1_3 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 167)  (968 167)  LC_3 Logic Functioning bit
 (41 7)  (969 167)  (969 167)  LC_3 Logic Functioning bit
 (42 7)  (970 167)  (970 167)  LC_3 Logic Functioning bit
 (43 7)  (971 167)  (971 167)  LC_3 Logic Functioning bit
 (45 7)  (973 167)  (973 167)  LC_3 Logic Functioning bit
 (27 8)  (955 168)  (955 168)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 168)  (956 168)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 168)  (957 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 168)  (958 168)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 168)  (960 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 168)  (964 168)  LC_4 Logic Functioning bit
 (37 8)  (965 168)  (965 168)  LC_4 Logic Functioning bit
 (38 8)  (966 168)  (966 168)  LC_4 Logic Functioning bit
 (39 8)  (967 168)  (967 168)  LC_4 Logic Functioning bit
 (44 8)  (972 168)  (972 168)  LC_4 Logic Functioning bit
 (45 8)  (973 168)  (973 168)  LC_4 Logic Functioning bit
 (4 9)  (932 169)  (932 169)  routing T_18_10.sp4_v_t_36 <X> T_18_10.sp4_h_r_6
 (40 9)  (968 169)  (968 169)  LC_4 Logic Functioning bit
 (41 9)  (969 169)  (969 169)  LC_4 Logic Functioning bit
 (42 9)  (970 169)  (970 169)  LC_4 Logic Functioning bit
 (43 9)  (971 169)  (971 169)  LC_4 Logic Functioning bit
 (45 9)  (973 169)  (973 169)  LC_4 Logic Functioning bit
 (27 10)  (955 170)  (955 170)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 170)  (957 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 170)  (958 170)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 170)  (960 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 170)  (964 170)  LC_5 Logic Functioning bit
 (37 10)  (965 170)  (965 170)  LC_5 Logic Functioning bit
 (38 10)  (966 170)  (966 170)  LC_5 Logic Functioning bit
 (39 10)  (967 170)  (967 170)  LC_5 Logic Functioning bit
 (44 10)  (972 170)  (972 170)  LC_5 Logic Functioning bit
 (45 10)  (973 170)  (973 170)  LC_5 Logic Functioning bit
 (40 11)  (968 171)  (968 171)  LC_5 Logic Functioning bit
 (41 11)  (969 171)  (969 171)  LC_5 Logic Functioning bit
 (42 11)  (970 171)  (970 171)  LC_5 Logic Functioning bit
 (43 11)  (971 171)  (971 171)  LC_5 Logic Functioning bit
 (45 11)  (973 171)  (973 171)  LC_5 Logic Functioning bit
 (14 12)  (942 172)  (942 172)  routing T_18_10.wire_logic_cluster/lc_0/out <X> T_18_10.lc_trk_g3_0
 (17 12)  (945 172)  (945 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 172)  (946 172)  routing T_18_10.wire_logic_cluster/lc_1/out <X> T_18_10.lc_trk_g3_1
 (27 12)  (955 172)  (955 172)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 172)  (957 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 172)  (958 172)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 172)  (960 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 172)  (964 172)  LC_6 Logic Functioning bit
 (37 12)  (965 172)  (965 172)  LC_6 Logic Functioning bit
 (38 12)  (966 172)  (966 172)  LC_6 Logic Functioning bit
 (39 12)  (967 172)  (967 172)  LC_6 Logic Functioning bit
 (44 12)  (972 172)  (972 172)  LC_6 Logic Functioning bit
 (45 12)  (973 172)  (973 172)  LC_6 Logic Functioning bit
 (17 13)  (945 173)  (945 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (958 173)  (958 173)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 173)  (968 173)  LC_6 Logic Functioning bit
 (41 13)  (969 173)  (969 173)  LC_6 Logic Functioning bit
 (42 13)  (970 173)  (970 173)  LC_6 Logic Functioning bit
 (43 13)  (971 173)  (971 173)  LC_6 Logic Functioning bit
 (45 13)  (973 173)  (973 173)  LC_6 Logic Functioning bit
 (0 14)  (928 174)  (928 174)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 174)  (942 174)  routing T_18_10.wire_logic_cluster/lc_4/out <X> T_18_10.lc_trk_g3_4
 (15 14)  (943 174)  (943 174)  routing T_18_10.sp4_v_t_32 <X> T_18_10.lc_trk_g3_5
 (16 14)  (944 174)  (944 174)  routing T_18_10.sp4_v_t_32 <X> T_18_10.lc_trk_g3_5
 (17 14)  (945 174)  (945 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (955 174)  (955 174)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 174)  (957 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 174)  (958 174)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 174)  (960 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (965 174)  (965 174)  LC_7 Logic Functioning bit
 (39 14)  (967 174)  (967 174)  LC_7 Logic Functioning bit
 (41 14)  (969 174)  (969 174)  LC_7 Logic Functioning bit
 (43 14)  (971 174)  (971 174)  LC_7 Logic Functioning bit
 (45 14)  (973 174)  (973 174)  LC_7 Logic Functioning bit
 (0 15)  (928 175)  (928 175)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 175)  (929 175)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 175)  (945 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 175)  (958 175)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (37 15)  (965 175)  (965 175)  LC_7 Logic Functioning bit
 (39 15)  (967 175)  (967 175)  LC_7 Logic Functioning bit
 (41 15)  (969 175)  (969 175)  LC_7 Logic Functioning bit
 (43 15)  (971 175)  (971 175)  LC_7 Logic Functioning bit
 (45 15)  (973 175)  (973 175)  LC_7 Logic Functioning bit


LogicTile_19_10

 (0 2)  (982 162)  (982 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (1 2)  (983 162)  (983 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 162)  (1003 162)  routing T_19_10.lft_op_7 <X> T_19_10.lc_trk_g0_7
 (22 2)  (1004 162)  (1004 162)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1006 162)  (1006 162)  routing T_19_10.lft_op_7 <X> T_19_10.lc_trk_g0_7
 (21 4)  (1003 164)  (1003 164)  routing T_19_10.lft_op_3 <X> T_19_10.lc_trk_g1_3
 (22 4)  (1004 164)  (1004 164)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1006 164)  (1006 164)  routing T_19_10.lft_op_3 <X> T_19_10.lc_trk_g1_3
 (25 8)  (1007 168)  (1007 168)  routing T_19_10.sp4_h_r_34 <X> T_19_10.lc_trk_g2_2
 (22 9)  (1004 169)  (1004 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 169)  (1005 169)  routing T_19_10.sp4_h_r_34 <X> T_19_10.lc_trk_g2_2
 (24 9)  (1006 169)  (1006 169)  routing T_19_10.sp4_h_r_34 <X> T_19_10.lc_trk_g2_2
 (25 12)  (1007 172)  (1007 172)  routing T_19_10.sp4_h_r_42 <X> T_19_10.lc_trk_g3_2
 (22 13)  (1004 173)  (1004 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1005 173)  (1005 173)  routing T_19_10.sp4_h_r_42 <X> T_19_10.lc_trk_g3_2
 (24 13)  (1006 173)  (1006 173)  routing T_19_10.sp4_h_r_42 <X> T_19_10.lc_trk_g3_2
 (25 13)  (1007 173)  (1007 173)  routing T_19_10.sp4_h_r_42 <X> T_19_10.lc_trk_g3_2
 (0 14)  (982 174)  (982 174)  routing T_19_10.glb_netwk_4 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 174)  (983 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (1009 174)  (1009 174)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 174)  (1011 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 174)  (1014 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 174)  (1015 174)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 174)  (1017 174)  routing T_19_10.lc_trk_g0_7 <X> T_19_10.input_2_7
 (36 14)  (1018 174)  (1018 174)  LC_7 Logic Functioning bit
 (37 14)  (1019 174)  (1019 174)  LC_7 Logic Functioning bit
 (39 14)  (1021 174)  (1021 174)  LC_7 Logic Functioning bit
 (40 14)  (1022 174)  (1022 174)  LC_7 Logic Functioning bit
 (41 14)  (1023 174)  (1023 174)  LC_7 Logic Functioning bit
 (42 14)  (1024 174)  (1024 174)  LC_7 Logic Functioning bit
 (43 14)  (1025 174)  (1025 174)  LC_7 Logic Functioning bit
 (45 14)  (1027 174)  (1027 174)  LC_7 Logic Functioning bit
 (26 15)  (1008 175)  (1008 175)  routing T_19_10.lc_trk_g3_2 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 175)  (1009 175)  routing T_19_10.lc_trk_g3_2 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 175)  (1010 175)  routing T_19_10.lc_trk_g3_2 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 175)  (1011 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 175)  (1012 175)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 175)  (1013 175)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 175)  (1014 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1017 175)  (1017 175)  routing T_19_10.lc_trk_g0_7 <X> T_19_10.input_2_7
 (36 15)  (1018 175)  (1018 175)  LC_7 Logic Functioning bit
 (37 15)  (1019 175)  (1019 175)  LC_7 Logic Functioning bit
 (38 15)  (1020 175)  (1020 175)  LC_7 Logic Functioning bit
 (41 15)  (1023 175)  (1023 175)  LC_7 Logic Functioning bit
 (42 15)  (1024 175)  (1024 175)  LC_7 Logic Functioning bit
 (43 15)  (1025 175)  (1025 175)  LC_7 Logic Functioning bit
 (53 15)  (1035 175)  (1035 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_22_10

 (11 1)  (1155 161)  (1155 161)  routing T_22_10.sp4_h_l_43 <X> T_22_10.sp4_h_r_2
 (13 1)  (1157 161)  (1157 161)  routing T_22_10.sp4_h_l_43 <X> T_22_10.sp4_h_r_2
 (0 2)  (1144 162)  (1144 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 162)  (1145 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 162)  (1146 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (1159 163)  (1159 163)  routing T_22_10.sp4_v_t_9 <X> T_22_10.lc_trk_g0_4
 (16 3)  (1160 163)  (1160 163)  routing T_22_10.sp4_v_t_9 <X> T_22_10.lc_trk_g0_4
 (17 3)  (1161 163)  (1161 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (31 10)  (1175 170)  (1175 170)  routing T_22_10.lc_trk_g0_4 <X> T_22_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 170)  (1176 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 170)  (1180 170)  LC_5 Logic Functioning bit
 (37 10)  (1181 170)  (1181 170)  LC_5 Logic Functioning bit
 (38 10)  (1182 170)  (1182 170)  LC_5 Logic Functioning bit
 (39 10)  (1183 170)  (1183 170)  LC_5 Logic Functioning bit
 (45 10)  (1189 170)  (1189 170)  LC_5 Logic Functioning bit
 (46 10)  (1190 170)  (1190 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (36 11)  (1180 171)  (1180 171)  LC_5 Logic Functioning bit
 (37 11)  (1181 171)  (1181 171)  LC_5 Logic Functioning bit
 (38 11)  (1182 171)  (1182 171)  LC_5 Logic Functioning bit
 (39 11)  (1183 171)  (1183 171)  LC_5 Logic Functioning bit
 (44 11)  (1188 171)  (1188 171)  LC_5 Logic Functioning bit
 (0 14)  (1144 174)  (1144 174)  routing T_22_10.glb_netwk_4 <X> T_22_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 174)  (1145 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_23_10

 (0 2)  (1198 162)  (1198 162)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 162)  (1199 162)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 162)  (1200 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1219 162)  (1219 162)  routing T_23_10.sp4_h_l_2 <X> T_23_10.lc_trk_g0_7
 (22 2)  (1220 162)  (1220 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1221 162)  (1221 162)  routing T_23_10.sp4_h_l_2 <X> T_23_10.lc_trk_g0_7
 (24 2)  (1222 162)  (1222 162)  routing T_23_10.sp4_h_l_2 <X> T_23_10.lc_trk_g0_7
 (31 4)  (1229 164)  (1229 164)  routing T_23_10.lc_trk_g0_7 <X> T_23_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 164)  (1230 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 164)  (1234 164)  LC_2 Logic Functioning bit
 (37 4)  (1235 164)  (1235 164)  LC_2 Logic Functioning bit
 (38 4)  (1236 164)  (1236 164)  LC_2 Logic Functioning bit
 (39 4)  (1237 164)  (1237 164)  LC_2 Logic Functioning bit
 (45 4)  (1243 164)  (1243 164)  LC_2 Logic Functioning bit
 (31 5)  (1229 165)  (1229 165)  routing T_23_10.lc_trk_g0_7 <X> T_23_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 165)  (1234 165)  LC_2 Logic Functioning bit
 (37 5)  (1235 165)  (1235 165)  LC_2 Logic Functioning bit
 (38 5)  (1236 165)  (1236 165)  LC_2 Logic Functioning bit
 (39 5)  (1237 165)  (1237 165)  LC_2 Logic Functioning bit
 (44 5)  (1242 165)  (1242 165)  LC_2 Logic Functioning bit
 (46 5)  (1244 165)  (1244 165)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (0 14)  (1198 174)  (1198 174)  routing T_23_10.glb_netwk_4 <X> T_23_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 174)  (1199 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_10

 (13 0)  (1265 160)  (1265 160)  routing T_24_10.sp4_h_l_39 <X> T_24_10.sp4_v_b_2
 (12 1)  (1264 161)  (1264 161)  routing T_24_10.sp4_h_l_39 <X> T_24_10.sp4_v_b_2
 (36 10)  (1288 170)  (1288 170)  LC_5 Logic Functioning bit
 (37 10)  (1289 170)  (1289 170)  LC_5 Logic Functioning bit
 (38 10)  (1290 170)  (1290 170)  LC_5 Logic Functioning bit
 (39 10)  (1291 170)  (1291 170)  LC_5 Logic Functioning bit
 (40 10)  (1292 170)  (1292 170)  LC_5 Logic Functioning bit
 (41 10)  (1293 170)  (1293 170)  LC_5 Logic Functioning bit
 (42 10)  (1294 170)  (1294 170)  LC_5 Logic Functioning bit
 (43 10)  (1295 170)  (1295 170)  LC_5 Logic Functioning bit
 (36 11)  (1288 171)  (1288 171)  LC_5 Logic Functioning bit
 (37 11)  (1289 171)  (1289 171)  LC_5 Logic Functioning bit
 (38 11)  (1290 171)  (1290 171)  LC_5 Logic Functioning bit
 (39 11)  (1291 171)  (1291 171)  LC_5 Logic Functioning bit
 (40 11)  (1292 171)  (1292 171)  LC_5 Logic Functioning bit
 (41 11)  (1293 171)  (1293 171)  LC_5 Logic Functioning bit
 (42 11)  (1294 171)  (1294 171)  LC_5 Logic Functioning bit
 (43 11)  (1295 171)  (1295 171)  LC_5 Logic Functioning bit
 (51 11)  (1303 171)  (1303 171)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (1304 171)  (1304 171)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11


LogicTile_27_10

 (8 4)  (1410 164)  (1410 164)  routing T_27_10.sp4_h_l_41 <X> T_27_10.sp4_h_r_4


LogicTile_29_10

 (3 1)  (1513 161)  (1513 161)  routing T_29_10.sp12_h_l_23 <X> T_29_10.sp12_v_b_0
 (9 1)  (1519 161)  (1519 161)  routing T_29_10.sp4_v_t_40 <X> T_29_10.sp4_v_b_1
 (10 1)  (1520 161)  (1520 161)  routing T_29_10.sp4_v_t_40 <X> T_29_10.sp4_v_b_1
 (5 4)  (1515 164)  (1515 164)  routing T_29_10.sp4_v_t_38 <X> T_29_10.sp4_h_r_3


LogicTile_31_10

 (8 13)  (1626 173)  (1626 173)  routing T_31_10.sp4_h_l_41 <X> T_31_10.sp4_v_b_10
 (9 13)  (1627 173)  (1627 173)  routing T_31_10.sp4_h_l_41 <X> T_31_10.sp4_v_b_10
 (10 13)  (1628 173)  (1628 173)  routing T_31_10.sp4_h_l_41 <X> T_31_10.sp4_v_b_10


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (4 14)  (1730 174)  (1730 174)  routing T_33_10.span4_horz_38 <X> T_33_10.lc_trk_g1_6
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit
 (5 15)  (1731 175)  (1731 175)  routing T_33_10.span4_horz_38 <X> T_33_10.lc_trk_g1_6
 (6 15)  (1732 175)  (1732 175)  routing T_33_10.span4_horz_38 <X> T_33_10.lc_trk_g1_6
 (7 15)  (1733 175)  (1733 175)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_38 lc_trk_g1_6


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (8 11)  (500 155)  (500 155)  routing T_10_9.sp4_h_r_7 <X> T_10_9.sp4_v_t_42
 (9 11)  (501 155)  (501 155)  routing T_10_9.sp4_h_r_7 <X> T_10_9.sp4_v_t_42


LogicTile_11_9

 (2 4)  (548 148)  (548 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 3)  (877 147)  (877 147)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_h_l_23
 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23
 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (13 14)  (995 158)  (995 158)  routing T_19_9.sp4_v_b_11 <X> T_19_9.sp4_v_t_46
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_22_9

 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9

 (7 13)  (1205 157)  (1205 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (7 15)  (295 143)  (295 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8

 (3 8)  (495 136)  (495 136)  routing T_10_8.sp12_v_t_22 <X> T_10_8.sp12_v_b_1


LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (3 8)  (819 136)  (819 136)  routing T_16_8.sp12_v_t_22 <X> T_16_8.sp12_v_b_1


LogicTile_17_8

 (3 12)  (877 140)  (877 140)  routing T_17_8.sp12_v_t_22 <X> T_17_8.sp12_h_r_1


LogicTile_18_8



LogicTile_19_8

 (4 2)  (986 130)  (986 130)  routing T_19_8.sp4_v_b_4 <X> T_19_8.sp4_v_t_37
 (6 2)  (988 130)  (988 130)  routing T_19_8.sp4_v_b_4 <X> T_19_8.sp4_v_t_37


LogicTile_20_8

 (12 9)  (1048 137)  (1048 137)  routing T_20_8.sp4_h_r_8 <X> T_20_8.sp4_v_b_8


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (12 10)  (1264 138)  (1264 138)  routing T_24_8.sp4_v_t_39 <X> T_24_8.sp4_h_l_45
 (11 11)  (1263 139)  (1263 139)  routing T_24_8.sp4_v_t_39 <X> T_24_8.sp4_h_l_45
 (13 11)  (1265 139)  (1265 139)  routing T_24_8.sp4_v_t_39 <X> T_24_8.sp4_h_l_45


RAM_Tile_25_8



LogicTile_26_8

 (2 10)  (1350 138)  (1350 138)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (11 0)  (1521 128)  (1521 128)  routing T_29_8.sp4_h_l_45 <X> T_29_8.sp4_v_b_2
 (13 0)  (1523 128)  (1523 128)  routing T_29_8.sp4_h_l_45 <X> T_29_8.sp4_v_b_2
 (12 1)  (1522 129)  (1522 129)  routing T_29_8.sp4_h_l_45 <X> T_29_8.sp4_v_b_2


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_4_7

 (5 9)  (185 121)  (185 121)  routing T_4_7.sp4_h_r_6 <X> T_4_7.sp4_v_b_6


LogicTile_6_7

 (17 3)  (305 115)  (305 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (288 118)  (288 118)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (1 6)  (289 118)  (289 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (289 119)  (289 119)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (31 14)  (319 126)  (319 126)  routing T_6_7.lc_trk_g0_4 <X> T_6_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 126)  (320 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (328 126)  (328 126)  LC_7 Logic Functioning bit
 (41 14)  (329 126)  (329 126)  LC_7 Logic Functioning bit
 (42 14)  (330 126)  (330 126)  LC_7 Logic Functioning bit
 (43 14)  (331 126)  (331 126)  LC_7 Logic Functioning bit
 (46 14)  (334 126)  (334 126)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (40 15)  (328 127)  (328 127)  LC_7 Logic Functioning bit
 (41 15)  (329 127)  (329 127)  LC_7 Logic Functioning bit
 (42 15)  (330 127)  (330 127)  LC_7 Logic Functioning bit
 (43 15)  (331 127)  (331 127)  LC_7 Logic Functioning bit


LogicTile_14_7

 (19 10)  (727 122)  (727 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_7

 (19 8)  (781 120)  (781 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_17_7

 (3 12)  (877 124)  (877 124)  routing T_17_7.sp12_v_t_22 <X> T_17_7.sp12_h_r_1


LogicTile_18_7

 (3 12)  (931 124)  (931 124)  routing T_18_7.sp12_v_t_22 <X> T_18_7.sp12_h_r_1


LogicTile_24_7

 (4 8)  (1256 120)  (1256 120)  routing T_24_7.sp4_v_t_43 <X> T_24_7.sp4_v_b_6


RAM_Tile_25_7

 (4 12)  (1310 124)  (1310 124)  routing T_25_7.sp4_v_t_36 <X> T_25_7.sp4_v_b_9
 (6 12)  (1312 124)  (1312 124)  routing T_25_7.sp4_v_t_36 <X> T_25_7.sp4_v_b_9


LogicTile_29_7

 (3 9)  (1513 121)  (1513 121)  routing T_29_7.sp12_h_l_22 <X> T_29_7.sp12_v_b_1


LogicTile_30_7

 (19 1)  (1583 113)  (1583 113)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 9)  (1567 121)  (1567 121)  routing T_30_7.sp12_h_l_22 <X> T_30_7.sp12_v_b_1


IO_Tile_33_7

 (14 1)  (1740 113)  (1740 113)  routing T_33_7.span4_vert_t_12 <X> T_33_7.span4_vert_b_0


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_14_6

 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_6

 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23


LogicTile_17_6

 (11 2)  (885 98)  (885 98)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_39


LogicTile_18_6

 (3 4)  (931 100)  (931 100)  routing T_18_6.sp12_v_t_23 <X> T_18_6.sp12_h_r_0


LogicTile_24_6

 (13 0)  (1265 96)  (1265 96)  routing T_24_6.sp4_v_t_39 <X> T_24_6.sp4_v_b_2


RAM_Tile_25_6

 (10 4)  (1316 100)  (1316 100)  routing T_25_6.sp4_v_t_46 <X> T_25_6.sp4_h_r_4


LogicTile_26_6

 (2 8)  (1350 104)  (1350 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_6

 (5 0)  (1515 96)  (1515 96)  routing T_29_6.sp4_h_l_44 <X> T_29_6.sp4_h_r_0
 (4 1)  (1514 97)  (1514 97)  routing T_29_6.sp4_h_l_44 <X> T_29_6.sp4_h_r_0
 (8 4)  (1518 100)  (1518 100)  routing T_29_6.sp4_h_l_41 <X> T_29_6.sp4_h_r_4
 (4 9)  (1514 105)  (1514 105)  routing T_29_6.sp4_v_t_36 <X> T_29_6.sp4_h_r_6


LogicTile_31_6

 (8 1)  (1626 97)  (1626 97)  routing T_31_6.sp4_v_t_47 <X> T_31_6.sp4_v_b_1
 (10 1)  (1628 97)  (1628 97)  routing T_31_6.sp4_v_t_47 <X> T_31_6.sp4_v_b_1


IO_Tile_33_6

 (5 0)  (1731 96)  (1731 96)  routing T_33_6.span4_horz_41 <X> T_33_6.lc_trk_g0_1
 (6 0)  (1732 96)  (1732 96)  routing T_33_6.span4_horz_41 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 96)  (1734 96)  routing T_33_6.span4_horz_41 <X> T_33_6.lc_trk_g0_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 97)  (1734 97)  routing T_33_6.span4_horz_41 <X> T_33_6.lc_trk_g0_1
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 103)  (1739 103)  routing T_33_6.span4_horz_37 <X> T_33_6.span4_vert_b_2
 (5 10)  (1731 106)  (1731 106)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g1_3
 (6 10)  (1732 106)  (1732 106)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g1_3
 (7 10)  (1733 106)  (1733 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 106)  (1734 106)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g1_3
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (8 11)  (1734 107)  (1734 107)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g1_3
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 4)  (183 84)  (183 84)  routing T_4_5.sp12_v_t_23 <X> T_4_5.sp12_h_r_0


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


LogicTile_10_5

 (2 4)  (494 84)  (494 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_5

 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_l_23 <X> T_12_5.sp12_v_t_23


LogicTile_13_5

 (8 9)  (662 89)  (662 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7
 (9 9)  (663 89)  (663 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7


LogicTile_16_5

 (2 12)  (818 92)  (818 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_5

 (3 12)  (877 92)  (877 92)  routing T_17_5.sp12_v_t_22 <X> T_17_5.sp12_h_r_1


LogicTile_19_5

 (12 15)  (994 95)  (994 95)  routing T_19_5.sp4_h_l_46 <X> T_19_5.sp4_v_t_46


LogicTile_26_5

 (2 10)  (1350 90)  (1350 90)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_29_5

 (19 3)  (1529 83)  (1529 83)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (13 8)  (1523 88)  (1523 88)  routing T_29_5.sp4_h_l_45 <X> T_29_5.sp4_v_b_8
 (12 9)  (1522 89)  (1522 89)  routing T_29_5.sp4_h_l_45 <X> T_29_5.sp4_v_b_8
 (19 9)  (1529 89)  (1529 89)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


IO_Tile_33_5

 (4 0)  (1730 80)  (1730 80)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g0_0
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 81)  (1731 81)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g0_0
 (7 1)  (1733 81)  (1733 81)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (4 15)  (1730 95)  (1730 95)  routing T_33_5.span4_vert_b_6 <X> T_33_5.lc_trk_g1_6
 (5 15)  (1731 95)  (1731 95)  routing T_33_5.span4_vert_b_6 <X> T_33_5.lc_trk_g1_6
 (7 15)  (1733 95)  (1733 95)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


LogicTile_11_4

 (12 9)  (558 73)  (558 73)  routing T_11_4.sp4_h_r_8 <X> T_11_4.sp4_v_b_8


LogicTile_14_4

 (4 8)  (712 72)  (712 72)  routing T_14_4.sp4_v_t_47 <X> T_14_4.sp4_v_b_6
 (6 8)  (714 72)  (714 72)  routing T_14_4.sp4_v_t_47 <X> T_14_4.sp4_v_b_6


LogicTile_15_4

 (12 10)  (774 74)  (774 74)  routing T_15_4.sp4_v_t_45 <X> T_15_4.sp4_h_l_45
 (11 11)  (773 75)  (773 75)  routing T_15_4.sp4_v_t_45 <X> T_15_4.sp4_h_l_45


LogicTile_16_4

 (3 7)  (819 71)  (819 71)  routing T_16_4.sp12_h_l_23 <X> T_16_4.sp12_v_t_23
 (2 12)  (818 76)  (818 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_19_4

 (10 7)  (992 71)  (992 71)  routing T_19_4.sp4_h_l_46 <X> T_19_4.sp4_v_t_41


LogicTile_20_4

 (9 5)  (1045 69)  (1045 69)  routing T_20_4.sp4_v_t_45 <X> T_20_4.sp4_v_b_4
 (10 5)  (1046 69)  (1046 69)  routing T_20_4.sp4_v_t_45 <X> T_20_4.sp4_v_b_4


LogicTile_22_4

 (3 12)  (1147 76)  (1147 76)  routing T_22_4.sp12_v_t_22 <X> T_22_4.sp12_h_r_1


RAM_Tile_25_4

 (19 14)  (1325 78)  (1325 78)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_28_4

 (13 0)  (1469 64)  (1469 64)  routing T_28_4.sp4_h_l_39 <X> T_28_4.sp4_v_b_2
 (12 1)  (1468 65)  (1468 65)  routing T_28_4.sp4_h_l_39 <X> T_28_4.sp4_v_b_2


LogicTile_29_4

 (10 8)  (1520 72)  (1520 72)  routing T_29_4.sp4_v_t_39 <X> T_29_4.sp4_h_r_7


LogicTile_30_4

 (9 0)  (1573 64)  (1573 64)  routing T_30_4.sp4_v_t_36 <X> T_30_4.sp4_h_r_1


IO_Tile_33_4

 (5 0)  (1731 64)  (1731 64)  routing T_33_4.span4_horz_25 <X> T_33_4.lc_trk_g0_1
 (6 0)  (1732 64)  (1732 64)  routing T_33_4.span4_horz_25 <X> T_33_4.lc_trk_g0_1
 (7 0)  (1733 64)  (1733 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_25 lc_trk_g0_1
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 65)  (1734 65)  routing T_33_4.span4_horz_25 <X> T_33_4.lc_trk_g0_1
 (4 2)  (1730 66)  (1730 66)  routing T_33_4.span4_horz_42 <X> T_33_4.lc_trk_g0_2
 (4 3)  (1730 67)  (1730 67)  routing T_33_4.span4_horz_42 <X> T_33_4.lc_trk_g0_2
 (5 3)  (1731 67)  (1731 67)  routing T_33_4.span4_horz_42 <X> T_33_4.lc_trk_g0_2
 (6 3)  (1732 67)  (1732 67)  routing T_33_4.span4_horz_42 <X> T_33_4.lc_trk_g0_2
 (7 3)  (1733 67)  (1733 67)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g0_2 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


LogicTile_4_3

 (11 0)  (191 48)  (191 48)  routing T_4_3.sp4_v_t_43 <X> T_4_3.sp4_v_b_2
 (13 0)  (193 48)  (193 48)  routing T_4_3.sp4_v_t_43 <X> T_4_3.sp4_v_b_2


LogicTile_24_3

 (11 0)  (1263 48)  (1263 48)  routing T_24_3.sp4_v_t_43 <X> T_24_3.sp4_v_b_2
 (13 0)  (1265 48)  (1265 48)  routing T_24_3.sp4_v_t_43 <X> T_24_3.sp4_v_b_2


RAM_Tile_25_3

 (6 0)  (1312 48)  (1312 48)  routing T_25_3.sp4_v_t_44 <X> T_25_3.sp4_v_b_0
 (5 1)  (1311 49)  (1311 49)  routing T_25_3.sp4_v_t_44 <X> T_25_3.sp4_v_b_0


LogicTile_29_3

 (19 6)  (1529 54)  (1529 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span4_vert_b_7 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 55)  (1734 55)  routing T_33_3.span4_vert_b_7 <X> T_33_3.lc_trk_g0_7
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_10_2

 (19 7)  (511 39)  (511 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_16_2

 (19 7)  (835 39)  (835 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_24_2

 (13 0)  (1265 32)  (1265 32)  routing T_24_2.sp4_v_t_39 <X> T_24_2.sp4_v_b_2


LogicTile_29_2

 (5 4)  (1515 36)  (1515 36)  routing T_29_2.sp4_v_t_38 <X> T_29_2.sp4_h_r_3
 (5 12)  (1515 44)  (1515 44)  routing T_29_2.sp4_v_t_44 <X> T_29_2.sp4_h_r_9


LogicTile_31_2

 (4 9)  (1622 41)  (1622 41)  routing T_31_2.sp4_v_t_36 <X> T_31_2.sp4_h_r_6


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (4 4)  (1730 36)  (1730 36)  routing T_33_2.span4_horz_44 <X> T_33_2.lc_trk_g0_4
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (4 5)  (1730 37)  (1730 37)  routing T_33_2.span4_horz_44 <X> T_33_2.lc_trk_g0_4
 (5 5)  (1731 37)  (1731 37)  routing T_33_2.span4_horz_44 <X> T_33_2.lc_trk_g0_4
 (6 5)  (1732 37)  (1732 37)  routing T_33_2.span4_horz_44 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_44 lc_trk_g0_4
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 45)  (1739 45)  routing T_33_2.span4_horz_19 <X> T_33_2.span4_vert_b_3
 (14 13)  (1740 45)  (1740 45)  routing T_33_2.span4_horz_19 <X> T_33_2.span4_vert_b_3
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (4 14)  (1730 46)  (1730 46)  routing T_33_2.span4_horz_38 <X> T_33_2.lc_trk_g1_6
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (5 15)  (1731 47)  (1731 47)  routing T_33_2.span4_horz_38 <X> T_33_2.lc_trk_g1_6
 (6 15)  (1732 47)  (1732 47)  routing T_33_2.span4_horz_38 <X> T_33_2.lc_trk_g1_6
 (7 15)  (1733 47)  (1733 47)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_38 lc_trk_g1_6


RAM_Tile_8_1

 (10 13)  (406 29)  (406 29)  routing T_8_1.sp4_h_r_5 <X> T_8_1.sp4_v_b_10


LogicTile_9_1

 (2 0)  (440 16)  (440 16)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_13_1

 (4 4)  (658 20)  (658 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3
 (6 4)  (660 20)  (660 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3


LogicTile_17_1

 (3 2)  (877 18)  (877 18)  routing T_17_1.sp12_v_t_23 <X> T_17_1.sp12_h_l_23


LogicTile_22_1

 (3 0)  (1147 16)  (1147 16)  routing T_22_1.sp12_v_t_23 <X> T_22_1.sp12_v_b_0


LogicTile_29_1

 (12 8)  (1522 24)  (1522 24)  routing T_29_1.sp4_v_t_45 <X> T_29_1.sp4_h_r_8


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (5 4)  (1731 20)  (1731 20)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g0_5
 (6 4)  (1732 20)  (1732 20)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g0_5
 (7 4)  (1733 20)  (1733 20)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
 (8 4)  (1734 20)  (1734 20)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g0_5
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (8 5)  (1734 21)  (1734 21)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g0_5
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_5 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit
 (8 15)  (1734 31)  (1734 31)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (4 11)  (196 5)  (196 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (5 11)  (197 5)  (197 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (6 11)  (198 5)  (198 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (7 11)  (199 5)  (199 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (4 2)  (412 12)  (412 12)  routing T_8_0.span4_vert_10 <X> T_8_0.lc_trk_g0_2
 (4 3)  (412 13)  (412 13)  routing T_8_0.span4_vert_10 <X> T_8_0.lc_trk_g0_2
 (6 3)  (414 13)  (414 13)  routing T_8_0.span4_vert_10 <X> T_8_0.lc_trk_g0_2
 (7 3)  (415 13)  (415 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g0_2 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (13 3)  (527 13)  (527 13)  routing T_10_0.span4_vert_31 <X> T_10_0.span4_horz_r_1


IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (563 11)  (563 11)  routing T_11_0.span4_vert_45 <X> T_11_0.lc_trk_g0_5
 (6 4)  (564 11)  (564 11)  routing T_11_0.span4_vert_45 <X> T_11_0.lc_trk_g0_5
 (7 4)  (565 11)  (565 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_45 lc_trk_g0_5
 (8 4)  (566 11)  (566 11)  routing T_11_0.span4_vert_45 <X> T_11_0.lc_trk_g0_5
 (8 5)  (566 10)  (566 10)  routing T_11_0.span4_vert_45 <X> T_11_0.lc_trk_g0_5
 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g0_5 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (5 0)  (617 15)  (617 15)  routing T_12_0.span4_horz_r_9 <X> T_12_0.lc_trk_g0_1
 (7 0)  (619 15)  (619 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (620 15)  (620 15)  routing T_12_0.span4_horz_r_9 <X> T_12_0.lc_trk_g0_1
 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (5 10)  (617 4)  (617 4)  routing T_12_0.span4_horz_r_11 <X> T_12_0.lc_trk_g1_3
 (7 10)  (619 4)  (619 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (620 4)  (620 4)  routing T_12_0.span4_horz_r_11 <X> T_12_0.lc_trk_g1_3
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (12 12)  (742 3)  (742 3)  routing T_14_0.span4_vert_43 <X> T_14_0.span4_horz_l_15


IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (5 4)  (779 11)  (779 11)  routing T_15_0.span4_horz_r_13 <X> T_15_0.lc_trk_g0_5
 (7 4)  (781 11)  (781 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (782 11)  (782 11)  routing T_15_0.span4_horz_r_13 <X> T_15_0.lc_trk_g0_5
 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_5 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (12 2)  (850 12)  (850 12)  routing T_16_0.span4_vert_31 <X> T_16_0.span4_horz_l_13
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (4 7)  (832 9)  (832 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (6 7)  (834 9)  (834 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (7 7)  (835 9)  (835 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (5 0)  (1053 15)  (1053 15)  routing T_20_0.span4_vert_41 <X> T_20_0.lc_trk_g0_1
 (6 0)  (1054 15)  (1054 15)  routing T_20_0.span4_vert_41 <X> T_20_0.lc_trk_g0_1
 (7 0)  (1055 15)  (1055 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (1056 15)  (1056 15)  routing T_20_0.span4_vert_41 <X> T_20_0.lc_trk_g0_1
 (8 1)  (1056 14)  (1056 14)  routing T_20_0.span4_vert_41 <X> T_20_0.lc_trk_g0_1
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (4 8)  (1160 7)  (1160 7)  routing T_22_0.span12_vert_0 <X> T_22_0.lc_trk_g1_0
 (4 9)  (1160 6)  (1160 6)  routing T_22_0.span12_vert_0 <X> T_22_0.lc_trk_g1_0
 (5 9)  (1161 6)  (1161 6)  routing T_22_0.span12_vert_0 <X> T_22_0.lc_trk_g1_0
 (7 9)  (1163 6)  (1163 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_0 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 3)  (1268 13)  (1268 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (5 3)  (1269 13)  (1269 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (6 3)  (1270 13)  (1270 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (7 3)  (1271 13)  (1271 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_2 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (6 6)  (1270 8)  (1270 8)  routing T_24_0.span4_vert_15 <X> T_24_0.lc_trk_g0_7
 (7 6)  (1271 8)  (1271 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (1272 8)  (1272 8)  routing T_24_0.span4_vert_15 <X> T_24_0.lc_trk_g0_7
 (8 7)  (1272 9)  (1272 9)  routing T_24_0.span4_vert_15 <X> T_24_0.lc_trk_g0_7
 (13 10)  (1287 4)  (1287 4)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (4 1)  (1322 14)  (1322 14)  routing T_25_0.span4_vert_24 <X> T_25_0.lc_trk_g0_0
 (5 1)  (1323 14)  (1323 14)  routing T_25_0.span4_vert_24 <X> T_25_0.lc_trk_g0_0
 (6 1)  (1324 14)  (1324 14)  routing T_25_0.span4_vert_24 <X> T_25_0.lc_trk_g0_0
 (7 1)  (1325 14)  (1325 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (12 4)  (1490 11)  (1490 11)  routing T_28_0.lc_trk_g1_7 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1491 11)  (1491 11)  routing T_28_0.lc_trk_g1_7 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g1_7 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (5 14)  (1473 0)  (1473 0)  routing T_28_0.span4_vert_39 <X> T_28_0.lc_trk_g1_7
 (6 14)  (1474 0)  (1474 0)  routing T_28_0.span4_vert_39 <X> T_28_0.lc_trk_g1_7
 (7 14)  (1475 0)  (1475 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_39 lc_trk_g1_7
 (8 14)  (1476 0)  (1476 0)  routing T_28_0.span4_vert_39 <X> T_28_0.lc_trk_g1_7


IO_Tile_29_0

 (13 13)  (1545 2)  (1545 2)  routing T_29_0.span4_vert_43 <X> T_29_0.span4_horz_r_3

