design_1_processing_system7_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/prj/top_hdmi/top_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v,incdir="../../../../top_hdmi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../top_hdmi.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../top_hdmi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../top_hdmi.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
