{"vcs1":{"timestamp_begin":1728237265.726131778, "rt":8.98, "ut":8.12, "st":0.55}}
{"vcselab":{"timestamp_begin":1728237274.784260553, "rt":1.31, "ut":0.34, "st":0.19}}
{"link":{"timestamp_begin":1728237276.174110260, "rt":0.43, "ut":0.13, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728237265.075553010}
{"VCS_COMP_START_TIME": 1728237265.075553010}
{"VCS_COMP_END_TIME": 1728237401.583686711}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368480}}
{"stitch_vcselab": {"peak_mem": 239828}}
