From vireshk  Fri May  6 08:36:49 2022
Delivered-To: viresh.kumar@linaro.org
Received: from pop.gmail.com [142.250.4.108] 	by vireshk-i7 with POP3 (fetchmail-6.4.2) 	for <vireshk@localhost> (single-drop); Fri, 06 May 2022 08:36:49 +0530 (IST)
Received: by 2002:a5e:8b42:0:0:0:0:0 with SMTP id z2csp1596744iom;         Thu, 5 May 2022 04:52:41 -0700 (PDT)
X-Google-Smtp-Source: ABdhPJwrcnVIc+/Vsb2QHEuAo/ZVwqMRMqYVMS448mA7cuYENVQmHQDZqxYhzKzjR5KWtP+HB4k4
X-Received: by 2002:a17:902:b78c:b0:15d:2431:a806 with SMTP id e12-20020a170902b78c00b0015d2431a806mr27245159pls.77.1651751561653;         Thu, 05 May 2022 04:52:41 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1651751561; cv=none;         d=google.com; s=arc-20160816;         b=qcBgQeUBFr+SPk5twMASAlOmpLljXmJ5rP5ttuljFQK8GlYHQEHwpLARFfN53bEoAa          p5aA6ziZv31A4CDxo4Yjy6w8nmD6r24fAbDhRtrtdH1w/wWdPuQU43qbHa6ilW6kMXIc          jGnzeOGyjPBhObqtUW+gyphs+2seC4xxEBt4W+xdcfmy3gDJDSuy2xzW4lL5EueXKRmG          u5sCgNS9KzTZpv1ZqKatDsGP4strxBGBrqp1OG0k2zqI4fyTkIzWkqNfPZW/cpJ494sS          JY0mUkR1ie28nPj56q0Yc2TJBbWXVxoPDy5sMyJgfZUetqRMJRXdmQLXc6I5NbppMvxa          Nllg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;         h=mime-version:references:in-reply-to:message-id:date:subject:cc:to          :from;         bh=aTLnMHMZu/2wyFvhc/SEwh/J3Hx0PpAQqf4h2M6jcZA=;         b=VCuh7YsqFvyJloYjTjD5GH9GI0JPyeWDI5VqX+S1Wvg5BPf6X/9PmzCgVe/37/IklM          RBNPqv+Z3LpGhTsPzv6hz0D+HxIz2iFBQmitzbfFdYPVh9CFyB56fACsAS/kzNJ6aG/J          RWihykwi+4lrNGrgrVDw2Uuu/4hqZnOiv8//ze75C0rSwJA8kKNmMZlTt9VxFdjnO9Xq          GYsktuRelBCScd19yEDIARzddn1RBTvzy/FGXeMhso7YfwVUxxOOtWDm0dTpILu0Rdvn          0XhFf28pXNB2qp5cZ7svDvVSMfg9+qiDY9G1J4MCF77bgmSVe1kPuzsLXFItzCVqnGwT          OkYg==
ARC-Authentication-Results: i=1; mx.google.com;        spf=pass (google.com: domain of rex-bc.chen@mediatek.com designates 210.61.82.184 as permitted sender) smtp.mailfrom=rex-bc.chen@mediatek.com;        dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com
Return-Path: <rex-bc.chen@mediatek.com>
Received: from mailgw02.mediatek.com ([210.61.82.184])         by mx.google.com with ESMTPS id r27-20020aa7963b000000b004fa3a8e005dsi1316941pfg.276.2022.05.05.04.52.41         for <viresh.kumar@linaro.org>         (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128);         Thu, 05 May 2022 04:52:41 -0700 (PDT)
Received-SPF: pass (google.com: domain of rex-bc.chen@mediatek.com designates 210.61.82.184 as permitted sender) client-ip=210.61.82.184;
Authentication-Results: mx.google.com;        spf=pass (google.com: domain of rex-bc.chen@mediatek.com designates 210.61.82.184 as permitted sender) smtp.mailfrom=rex-bc.chen@mediatek.com;        dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com
X-UUID: 88f2b960749944beaee4d8c3e86eaadf-20220505
X-CID-P-RULE: Release_Ham
X-CID-O-INFO: VERSION:1.1.4,REQID:2e3f8696-643a-4beb-8028-dc5b7472fa4f,OB:10,L 	OB:10,IP:0,URL:0,TC:0,Content:0,EDM:0,RT:0,SF:95,FILE:0,RULE:Release_Ham,A 	CTION:release,TS:95
X-CID-INFO: VERSION:1.1.4,REQID:2e3f8696-643a-4beb-8028-dc5b7472fa4f,OB:10,LOB 	:10,IP:0,URL:0,TC:0,Content:0,EDM:0,RT:0,SF:95,FILE:0,RULE:Spam_GS981B3D,A 	CTION:quarantine,TS:95
X-CID-META: VersionHash:faefae9,CLOUDID:0fea5116-2e53-443e-b81a-655c13977218,C 	OID:e3a1fdb3805d,Recheck:0,SF:28|17|19|48,TC:nil,Content:0,EDM:-3,File:nil 	,QS:0,BEC:nil
X-UUID: 88f2b960749944beaee4d8c3e86eaadf-20220505
Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw02.mediatek.com 	(envelope-from <rex-bc.chen@mediatek.com>) 	(Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) 	with ESMTP id 1275292705; Thu, 05 May 2022 19:52:36 +0800
Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by  mtkmbs10n1.mediatek.inc (172.21.101.34) with Microsoft SMTP Server  (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id  15.2.792.15; Thu, 5 May 2022 19:52:35 +0800
Received: from mtkcas10.mediatek.inc (172.21.101.39) by  mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id  15.0.1497.2; Thu, 5 May 2022 19:52:34 +0800
Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc  (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend  Transport; Thu, 5 May 2022 19:52:34 +0800
From: Rex-BC Chen <rex-bc.chen@mediatek.com>
To: <rafael@kernel.org>, <viresh.kumar@linaro.org>, <robh+dt@kernel.org>, 	<krzk+dt@kernel.org>, <matthias.bgg@gmail.com>
CC: <jia-wei.chang@mediatek.com>, <roger.lu@mediatek.com>, 	<hsinyi@google.com>, <khilman@baylibre.com>, 	<angelogioacchino.delregno@collabora.com>, <linux-pm@vger.kernel.org>, 	<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, 	<linux-arm-kernel@lists.infradead.org>, <linux-mediatek@lists.infradead.org>, 	<Project_Global_Chrome_Upstream_Group@mediatek.com>, Rex-BC Chen 	<rex-bc.chen@mediatek.com>, "Andrew-sh . Cheng" 	<andrew-sh.cheng@mediatek.com>
Subject: [PATCH v6 05/10] cpufreq: mediatek: Add opp notification support
Date: Thu, 5 May 2022 19:52:21 +0800
Message-ID: <20220505115226.20130-6-rex-bc.chen@mediatek.com>
X-Mailer: git-send-email 2.18.0
In-Reply-To: <20220505115226.20130-1-rex-bc.chen@mediatek.com>
References: <20220505115226.20130-1-rex-bc.chen@mediatek.com>
Return-Path: Rex-BC.Chen@mediatek.com
MIME-Version: 1.0
Content-Type: text/plain
X-MTK: N
Status: RO
Content-Length: 5509
Lines: 182

>From this opp notifier, cpufreq should listen to opp notification and do
proper actions when receiving events of disable and voltage adjustment.

One of the user for this opp notifier is MediaTek SVS.
The MediaTek Smart Voltage Scaling (SVS) is a hardware which calculates
suitable SVS bank voltages to OPP voltage table.

Signed-off-by: Andrew-sh.Cheng <andrew-sh.cheng@mediatek.com>
Signed-off-by: Jia-Wei Chang <jia-wei.chang@mediatek.com>
Signed-off-by: Rex-BC Chen <rex-bc.chen@mediatek.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
---
 drivers/cpufreq/mediatek-cpufreq.c | 91 +++++++++++++++++++++++++++---
 1 file changed, 83 insertions(+), 8 deletions(-)

diff --git a/drivers/cpufreq/mediatek-cpufreq.c b/drivers/cpufreq/mediatek-cpufreq.c
index fe205eca657d..06d80ee06bbf 100644
--- a/drivers/cpufreq/mediatek-cpufreq.c
+++ b/drivers/cpufreq/mediatek-cpufreq.c
@@ -46,6 +46,11 @@ struct mtk_cpu_dvfs_info {
 	int intermediate_voltage;
 	bool need_voltage_tracking;
 	int pre_vproc;
+	/* Avoid race condition for regulators between notify and policy */
+	struct mutex reg_lock;
+	struct notifier_block opp_nb;
+	unsigned int opp_cpu;
+	unsigned long opp_freq;
 	const struct mtk_cpufreq_platform_data *soc_data;
 	int vtrack_max;
 };
@@ -182,6 +187,8 @@ static int mtk_cpufreq_set_target(struct cpufreq_policy *policy,
 
 	pre_freq_hz = clk_get_rate(cpu_clk);
 
+	mutex_lock(&info->reg_lock);
+
 	if (unlikely(info->pre_vproc <= 0))
 		pre_vproc = regulator_get_voltage(info->proc_reg);
 	else
@@ -214,7 +221,7 @@ static int mtk_cpufreq_set_target(struct cpufreq_policy *policy,
 			dev_err(cpu_dev,
 				"cpu%d: failed to scale up voltage!\n", policy->cpu);
 			mtk_cpufreq_set_voltage(info, pre_vproc);
-			return ret;
+			goto out;
 		}
 	}
 
@@ -224,8 +231,7 @@ static int mtk_cpufreq_set_target(struct cpufreq_policy *policy,
 		dev_err(cpu_dev,
 			"cpu%d: failed to re-parent cpu clock!\n", policy->cpu);
 		mtk_cpufreq_set_voltage(info, pre_vproc);
-		WARN_ON(1);
-		return ret;
+		goto out;
 	}
 
 	/* Set the original PLL to target rate. */
@@ -235,7 +241,7 @@ static int mtk_cpufreq_set_target(struct cpufreq_policy *policy,
 			"cpu%d: failed to scale cpu clock rate!\n", policy->cpu);
 		clk_set_parent(cpu_clk, armpll);
 		mtk_cpufreq_set_voltage(info, pre_vproc);
-		return ret;
+		goto out;
 	}
 
 	/* Set parent of CPU clock back to the original PLL. */
@@ -244,8 +250,7 @@ static int mtk_cpufreq_set_target(struct cpufreq_policy *policy,
 		dev_err(cpu_dev,
 			"cpu%d: failed to re-parent cpu clock!\n", policy->cpu);
 		mtk_cpufreq_set_voltage(info, inter_vproc);
-		WARN_ON(1);
-		return ret;
+		goto out;
 	}
 
 	/*
@@ -260,15 +265,72 @@ static int mtk_cpufreq_set_target(struct cpufreq_policy *policy,
 			clk_set_parent(cpu_clk, info->inter_clk);
 			clk_set_rate(armpll, pre_freq_hz);
 			clk_set_parent(cpu_clk, armpll);
-			return ret;
+			goto out;
 		}
 	}
 
-	return 0;
+	info->opp_freq = freq_hz;
+
+out:
+	mutex_unlock(&info->reg_lock);
+
+	return ret;
 }
 
 #define DYNAMIC_POWER "dynamic-power-coefficient"
 
+static int mtk_cpufreq_opp_notifier(struct notifier_block *nb,
+				    unsigned long event, void *data)
+{
+	struct dev_pm_opp *opp = data;
+	struct dev_pm_opp *new_opp;
+	struct mtk_cpu_dvfs_info *info;
+	unsigned long freq, volt;
+	struct cpufreq_policy *policy;
+	int ret = 0;
+
+	info = container_of(nb, struct mtk_cpu_dvfs_info, opp_nb);
+
+	if (event == OPP_EVENT_ADJUST_VOLTAGE) {
+		freq = dev_pm_opp_get_freq(opp);
+
+		mutex_lock(&info->reg_lock);
+		if (info->opp_freq == freq) {
+			volt = dev_pm_opp_get_voltage(opp);
+			ret = mtk_cpufreq_set_voltage(info, volt);
+			if (ret)
+				dev_err(info->cpu_dev,
+					"failed to scale voltage: %d\n", ret);
+		}
+		mutex_unlock(&info->reg_lock);
+	} else if (event == OPP_EVENT_DISABLE) {
+		freq = dev_pm_opp_get_freq(opp);
+
+		/* case of current opp item is disabled */
+		if (info->opp_freq == freq) {
+			freq = 1;
+			new_opp = dev_pm_opp_find_freq_ceil(info->cpu_dev,
+							    &freq);
+			if (IS_ERR(new_opp)) {
+				dev_err(info->cpu_dev,
+					"all opp items are disabled\n");
+				ret = PTR_ERR(new_opp);
+				return notifier_from_errno(ret);
+			}
+
+			dev_pm_opp_put(new_opp);
+			policy = cpufreq_cpu_get(info->opp_cpu);
+			if (policy) {
+				cpufreq_driver_target(policy, freq / 1000,
+						      CPUFREQ_RELATION_L);
+				cpufreq_cpu_put(policy);
+			}
+		}
+	}
+
+	return notifier_from_errno(ret);
+}
+
 static int mtk_cpu_dvfs_info_init(struct mtk_cpu_dvfs_info *info, int cpu)
 {
 	struct device *cpu_dev;
@@ -357,6 +419,18 @@ static int mtk_cpu_dvfs_info_init(struct mtk_cpu_dvfs_info *info, int cpu)
 	info->intermediate_voltage = dev_pm_opp_get_voltage(opp);
 	dev_pm_opp_put(opp);
 
+	mutex_init(&info->reg_lock);
+
+	info->opp_cpu = cpu;
+	info->opp_nb.notifier_call = mtk_cpufreq_opp_notifier;
+	ret = dev_pm_opp_register_notifier(cpu_dev, &info->opp_nb);
+	if (ret) {
+		dev_err(cpu_dev, "cpu%d: failed to register opp notifier\n", cpu);
+		goto out_disable_inter_clock;
+	}
+
+	info->opp_freq = clk_get_rate(info->cpu_clk);
+
 	/*
 	 * If SRAM regulator is present, software "voltage tracking" is needed
 	 * for this CPU power domain.
@@ -421,6 +495,7 @@ static void mtk_cpu_dvfs_info_release(struct mtk_cpu_dvfs_info *info)
 	}
 
 	dev_pm_opp_of_cpumask_remove_table(&info->cpus);
+	dev_pm_opp_unregister_notifier(info->cpu_dev, &info->opp_nb);
 }
 
 static int mtk_cpufreq_init(struct cpufreq_policy *policy)
-- 
2.18.0

