// Seed: 4125630919
module module_0 (
    input  uwire id_0,
    output wand  id_1
);
  tri0 id_3 = 1;
  parameter id_4 = -1;
  always disable id_5;
endmodule
module module_1 (
    input  logic id_0,
    input  uwire id_1,
    output tri0  id_2,
    output logic id_3,
    output tri0  id_4,
    input  logic id_5,
    output tri   id_6,
    output logic id_7,
    output wire  id_8
);
  assign id_3 = -1;
  id_10(
      id_3, -1 + 1, id_3, 1, -1, id_7, id_5
  );
  module_0 modCall_1 (
      id_1,
      id_2
  );
  wire id_11;
  assign id_7 = (id_0);
  assign id_2 = 1;
  generate
    begin : LABEL_0
      always_latch deassign id_6;
      wire #1 id_12;
    end
    assign id_3 = 1 / id_1;
    wire id_13;
  endgenerate
  always id_3 <= 1;
  uwire id_14 = 1;
  parameter id_15 = -1;
  wire id_16;
  wire id_17;
  assign id_6  = 1;
  assign id_11 = 1 - id_14;
  always id_7 = #1 1;
  assign id_6 = 1;
endmodule
