NDSummary.OnToolTipsLoaded("File18:uvm_reg_bit_bash_seq.svh",{590:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">This section defines classes that test individual bits of the registers defined in a register model.</div></div>",591:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype591\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_single_bit_bash_seq</div></div></div><div class=\"TTSummary\">Verify the implementation of a single register by attempting to write 1\'s and 0\'s to every bit in it, via every address map in which the register is mapped, making sure that the resulting value matches the mirrored value.</div></div>",593:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype593\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_reg rg</div></div><div class=\"TTSummary\">The register to be tested</div></div>",594:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype594\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_bit_bash_seq</div></div></div><div class=\"TTSummary\">Verify the implementation of all registers in a block by executing the uvm_reg_single_bit_bash_seq sequence on it.</div></div>",596:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div class=\"TTSummary\">The block to be tested. Declared in the base class.</div></div>",597:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype597\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">protected</span> uvm_reg_single_bit_bash_seq reg_seq</div></div><div class=\"TTSummary\">The sequence used to test one register</div></div>"});