============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 08 2019  10:34:45 am
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

	Timing
	------
            Endpoint            Slack Cost Group   Mode  
---------------------------------------------------------
u_mtm_Alu_core/CTL_out_reg[1]/D   994        clk   WC_av 
	Area
	----

Instance Module Domain   Cells  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
mtm_Alu         WC_tc     1882      56141     25611        81752 

	Design Rule Check
	-----------------
        Initializing DRC engine.

Max_transition design rule (violation total = 92224)
Worst violator:
Pin                                        Slew (ps)           Max     Violation
----------------------------------------------------------------------------------
u_mtm_Alu_deserializer/CTL_reg[6]/Q             3416          2000          1416

Max_capacitance design rule (violation total = 531.0)
Worst violator:
Pin                                        Load (ff)           Max     Violation
----------------------------------------------------------------------------------
u_mtm_Alu_deserializer/CTL_reg[6]/Q            372.1         120.7         251.4

Max_fanout design rule (violation total = 14.000)
Worst violator:
Pin                             Fanout           Max     Violation
--------------------------------------------------------------------
rst_n (Primary Input)           12.000         1.000        11.000



