INFO: [XSIM 43-3496] Using init file passed via -initfile option "/usr/licensed/xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/licensed/xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab --initfile /usr/licensed/xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_14 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_1 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -L axi_uart16550_v2_0_19 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_null 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module axi4_slave_bfm does not have a parameter named ECC_EN [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1570]
WARNING: [VRFC 10-2534] module axi4_slave_bfm does not have a parameter named ECC_EN [/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi_mem_model.sv:65]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_awid [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:356]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_bid [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:378]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_arid [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:384]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_rid [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:398]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port pc_axi_wid [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:457]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port pc_axi_wid [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:543]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port pc_axi_wid [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:629]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port sh_cl_ddr_awready [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1579]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port cl_sh_ddr_wlast [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1584]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port cl_sh_ddr_wvalid [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1585]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port sh_cl_ddr_wready [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1586]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port sh_cl_ddr_bvalid [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1590]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port cl_sh_ddr_bready [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1591]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port cl_sh_ddr_arvalid [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1598]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port sh_cl_ddr_arready [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1599]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port sh_cl_ddr_rlast [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1604]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port sh_cl_ddr_rvalid [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1605]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port cl_sh_ddr_rready [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1606]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port uart16550_rx [/tigress/gchirkov/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_dram_dma.sv:231]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port uart16550_tx [/tigress/gchirkov/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_dram_dma.sv:232]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port sh_cl_ddr_awready [/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi_mem_model.sv:73]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port cl_sh_ddr_wlast [/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi_mem_model.sv:78]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port cl_sh_ddr_wvalid [/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi_mem_model.sv:79]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port sh_cl_ddr_wready [/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi_mem_model.sv:80]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port sh_cl_ddr_bvalid [/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi_mem_model.sv:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port cl_sh_ddr_bready [/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi_mem_model.sv:85]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port cl_sh_ddr_arvalid [/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi_mem_model.sv:92]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port sh_cl_ddr_arready [/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi_mem_model.sv:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port sh_cl_ddr_rlast [/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi_mem_model.sv:98]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port sh_cl_ddr_rvalid [/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi_mem_model.sv:99]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port cl_sh_ddr_rready [/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/axi_mem_model.sv:100]
WARNING: [VRFC 10-1635] non-void function is_ddr_ready called as a task without void casting [/tigress/gchirkov/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:616]
WARNING: [VRFC 10-727] function is_ddr_ready has no return value assignment [/tigress/gchirkov/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:615]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2538]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2696]
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2538, File /tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2696, File /tigress/gchirkov/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi4_slave_bfm
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.axi_bus_t
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.cl_axi_interconnect_m00_regslice...
Compiling module xil_defaultlib.m00_couplers_imp_1QBJ6U2
Compiling module xil_defaultlib.cl_axi_interconnect_m01_regslice...
Compiling module xil_defaultlib.m01_couplers_imp_10IMR9A
Compiling module xil_defaultlib.cl_axi_interconnect_m02_regslice...
Compiling module xil_defaultlib.m02_couplers_imp_APDUS2
Compiling module xil_defaultlib.cl_axi_interconnect_m03_regslice...
Compiling module xil_defaultlib.m03_couplers_imp_JAYOMU
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.cl_axi_interconnect_s00_regslice...
Compiling module xil_defaultlib.s00_couplers_imp_QICM5G
Compiling module xil_defaultlib.cl_axi_interconnect_s01_regslice...
Compiling module xil_defaultlib.s01_couplers_imp_GSTXQ8
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_splitter
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_wdata_route...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_addr_decode...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_addr_arbite...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_decerr_slav...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_crossbar(C_...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.cl_axi_interconnect_xbar_0
Compiling module xil_defaultlib.cl_axi_interconnect_axi_intercon...
Compiling module xil_defaultlib.cl_axi_interconnect
Compiling module xil_defaultlib.cl_tst_scrb
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_srl_r...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.src_register_slice
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.dest_register_slice
Compiling module xil_defaultlib.cl_dma_pcis_slv
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(1,13)(1,4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture implementation of entity axi_uart16550_v2_0_19.tx_fifo_block [\tx_fifo_block(1,7)\]
Compiling architecture implementation of entity axi_uart16550_v2_0_19.rx_fifo_control [\rx_fifo_control(1,7)\]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=11,c_fa...]
Compiling architecture implementation of entity axi_uart16550_v2_0_19.rx_fifo_block [\rx_fifo_block(1,7)\]
Compiling architecture implementation of entity axi_uart16550_v2_0_19.xuart_tx_load_sm [xuart_tx_load_sm_default]
Compiling architecture implementation of entity axi_uart16550_v2_0_19.rx16550 [rx16550_default]
Compiling architecture implementation of entity axi_uart16550_v2_0_19.tx16550 [tx16550_default]
Compiling architecture implementation of entity axi_uart16550_v2_0_19.uart16550 [\uart16550(c_is_a_16550=true,c_e...]
Compiling architecture imp of entity axi_uart16550_v2_0_19.ipic_if [ipic_if_default]
Compiling architecture imp of entity axi_uart16550_v2_0_19.xuart [\xuart(c_family="virtex7",axi_ad...]
Compiling architecture rtl of entity axi_uart16550_v2_0_19.axi_uart16550 [axi_uart16550_default]
Compiling module xil_defaultlib.cl_uart
Compiling module xil_defaultlib.lib_pipe(WIDTH=42,STAGES=8)
Compiling module xil_defaultlib.lib_pipe(WIDTH=41,STAGES=8)
Compiling module xil_defaultlib.sync
Compiling module xil_defaultlib.sync(WIDTH=2)
Compiling module xil_defaultlib.ccf_ctl(ADDR_WIDTH=1)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=42)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=32)
Compiling module xil_defaultlib.sync(WIDTH=8)
Compiling module xil_defaultlib.axi_mem_model(ECC_ADDR_HI=0,ECC_...
Compiling module xil_defaultlib.mgt_gen_axl
Compiling module xil_defaultlib.mgt_acc_axl(ADDR_WIDTH=32)
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_sync_stag...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module xil_defaultlib.sync(WIDTH=5)
Compiling module xil_defaultlib.sync(WIDTH=34)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=27)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=9)
Compiling module xil_defaultlib.sh_ddr_default
Compiling module xil_defaultlib.noc_axi4_bridge
Compiling module xil_defaultlib.cpu_stub
Compiling module xil_defaultlib.cl_dram_dma
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.test_null
Compiling package xil_defaultlib.tb_type_defines_pkg
Built simulation snapshot tb
