

================================================================
== Vitis HLS Report for 'blackLevelCorrection_13_1080_1920_1_16_15_1_9'
================================================================
* Date:           Wed Sep  4 19:39:19 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.957 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2073612|  2073612|  6.843 ms|  6.843 ms|  2073612|  2073612|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                                                                  |                                                                        |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |                                     Instance                                     |                                 Module                                 |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46  |blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1  |  2073607|  2073607|  6.843 ms|  6.843 ms|  2073607|  2073607|       no|
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|     120|     180|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      82|    -|
|Register         |        -|     -|      30|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     150|     264|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                     Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46  |blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1  |        0|   1|  120|  180|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                             |                                                                        |        0|   1|  120|  180|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_11ns_11ns_22_4_1_U64  |mul_mul_11ns_11ns_22_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |imgInput1_data238_read   |   9|          2|    1|          2|
    |imgInput2_data239_write  |   9|          2|    1|          2|
    |p_Src_cols_blk_n         |   9|          2|    1|          2|
    |p_Src_rows_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  82|         17|    6|         17|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |LoopCount_reg_79                                                                               |  22|   0|   22|          0|
    |ap_CS_fsm                                                                                      |   6|   0|    6|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  30|   0|   30|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9|  return value|
|p_Src_rows_dout                   |   in|   11|     ap_fifo|                                           p_Src_rows|       pointer|
|p_Src_rows_num_data_valid         |   in|    2|     ap_fifo|                                           p_Src_rows|       pointer|
|p_Src_rows_fifo_cap               |   in|    2|     ap_fifo|                                           p_Src_rows|       pointer|
|p_Src_rows_empty_n                |   in|    1|     ap_fifo|                                           p_Src_rows|       pointer|
|p_Src_rows_read                   |  out|    1|     ap_fifo|                                           p_Src_rows|       pointer|
|p_Src_cols_dout                   |   in|   11|     ap_fifo|                                           p_Src_cols|       pointer|
|p_Src_cols_num_data_valid         |   in|    2|     ap_fifo|                                           p_Src_cols|       pointer|
|p_Src_cols_fifo_cap               |   in|    2|     ap_fifo|                                           p_Src_cols|       pointer|
|p_Src_cols_empty_n                |   in|    1|     ap_fifo|                                           p_Src_cols|       pointer|
|p_Src_cols_read                   |  out|    1|     ap_fifo|                                           p_Src_cols|       pointer|
|imgInput1_data238_dout            |   in|   10|     ap_fifo|                                    imgInput1_data238|       pointer|
|imgInput1_data238_num_data_valid  |   in|    2|     ap_fifo|                                    imgInput1_data238|       pointer|
|imgInput1_data238_fifo_cap        |   in|    2|     ap_fifo|                                    imgInput1_data238|       pointer|
|imgInput1_data238_empty_n         |   in|    1|     ap_fifo|                                    imgInput1_data238|       pointer|
|imgInput1_data238_read            |  out|    1|     ap_fifo|                                    imgInput1_data238|       pointer|
|imgInput2_data239_din             |  out|   10|     ap_fifo|                                    imgInput2_data239|       pointer|
|imgInput2_data239_num_data_valid  |   in|    2|     ap_fifo|                                    imgInput2_data239|       pointer|
|imgInput2_data239_fifo_cap        |   in|    2|     ap_fifo|                                    imgInput2_data239|       pointer|
|imgInput2_data239_full_n          |   in|    1|     ap_fifo|                                    imgInput2_data239|       pointer|
|imgInput2_data239_write           |  out|    1|     ap_fifo|                                    imgInput2_data239|       pointer|
+----------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

