INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'fifo_w64_512_r16_2048' already exists in the
   project. Output products for this core may be overwritten.
Resolving generics for 'fifo_w64_512_r16_2048'...
WARNING:sim - A core named 'fifo_w64_512_r16_2048' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'fifo_w64_512_r16_2048'...
Delivering associated files for 'fifo_w64_512_r16_2048'...
Delivering EJava files for 'fifo_w64_512_r16_2048'...
Generating implementation netlist for 'fifo_w64_512_r16_2048'...
INFO:sim - Pre-processing HDL files for 'fifo_w64_512_r16_2048'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_w64_512_r16_2048'
Running ngcbuild...
Writing VEO instantiation template for 'fifo_w64_512_r16_2048'...
Writing Verilog behavioral simulation model for 'fifo_w64_512_r16_2048'...
WARNING:sim - Overwriting existing file
   /home/allenyin/Projects/XEM6310RhythmInterface/ipcore_dir/tmp/_cg/fifo_w64_51
   2_r16_2048/doc/fifo_generator_v9_3_vinfo.html with file from view
   xilinx_documentation
Delivered 3 files into directory
/home/allenyin/Projects/XEM6310RhythmInterface/ipcore_dir/tmp/_cg/fifo_w64_512_r
16_2048
Delivered 1 file into directory
/home/allenyin/Projects/XEM6310RhythmInterface/ipcore_dir/tmp/_cg/fifo_w64_512_r
16_2048
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fifo_w64_512_r16_2048'...
Generating metadata file...
Regenerating ISE project file for 'fifo_w64_512_r16_2048'...
Generating ISE project...
XCO file found: fifo_w64_512_r16_2048.xco
XMDF file found: fifo_w64_512_r16_2048_xmdf.tcl
Adding
/home/allenyin/Projects/XEM6310RhythmInterface/ipcore_dir/tmp/_cg/fifo_w64_512_r
16_2048.asy -view all -origin_type imported
Adding
/home/allenyin/Projects/XEM6310RhythmInterface/ipcore_dir/tmp/_cg/fifo_w64_512_r
16_2048.ngc -view all -origin_type created
Checking file
"/home/allenyin/Projects/XEM6310RhythmInterface/ipcore_dir/tmp/_cg/fifo_w64_512_
r16_2048.ngc" for project device match ...
File
"/home/allenyin/Projects/XEM6310RhythmInterface/ipcore_dir/tmp/_cg/fifo_w64_512_
r16_2048.ngc" device information matches project device.
Adding
/home/allenyin/Projects/XEM6310RhythmInterface/ipcore_dir/tmp/_cg/fifo_w64_512_r
16_2048.sym -view all -origin_type imported
Adding
/home/allenyin/Projects/XEM6310RhythmInterface/ipcore_dir/tmp/_cg/fifo_w64_512_r
16_2048.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/allenyin/Projects/XEM6310RhythmInterface/ipcore_dir/tmp/_cg/fifo_w64_5
   12_r16_2048.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/allenyin/Projects/XEM6310RhythmInterface/ipcore_dir/tmp/_cg/fifo_w64_512_r
16_2048.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_w64_512_r16_2048"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fifo_w64_512_r16_2048'.
