#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Fri Sep 29 11:51:14 2017
# Process ID: 8652
# Current directory: M:/Work/Vivado/zcu102/bram_test/bram_test.runs/design_1_axi_smc_0_synth_1
# Command line: vivado.exe -log design_1_axi_smc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_smc_0.tcl
# Log file: M:/Work/Vivado/zcu102/bram_test/bram_test.runs/design_1_axi_smc_0_synth_1/design_1_axi_smc_0.vds
# Journal file: M:/Work/Vivado/zcu102/bram_test/bram_test.runs/design_1_axi_smc_0_synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/Henry/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/Henry/AppData/Roaming/Xilinx/Vivado/init.tcl'
source design_1_axi_smc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 632.465 ; gain = 0.000
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_5Y9LOC' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1890]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_one_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_one_0' (2#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [M:/XilinxWin/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (9#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_5Y9LOC' (10#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1890]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1946]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00e_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00e_0' (20#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (21#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:1946]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_1GOYQYZ' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:2327]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00arn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (27#1) [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (30#1) [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00arn_0' (36#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00awn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00awn_0' (37#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00bn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (37#1) [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (37#1) [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00bn_0' (38#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00rn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (40#1) [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00rn_0' (41#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00wn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (41#1) [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (42#1) [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00wn_0' (43#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m00wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_1GOYQYZ' (44#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:2327]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00s2a_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00s2a_0' (46#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'm01_exit_pipeline_imp_1XMPFJB' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:2632]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m01e_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/synth/bd_afc3_m01e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m01e_0' (47#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/synth/bd_afc3_m01e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm01_exit_pipeline_imp_1XMPFJB' (48#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:2632]
INFO: [Synth 8-638] synthesizing module 'm01_nodes_imp_94N5OD' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:3013]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m01arn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_m01arn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m01arn_0' (49#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_m01arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m01awn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m01awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m01awn_0' (50#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m01awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m01bn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/synth/bd_afc3_m01bn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m01bn_0' (51#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/synth/bd_afc3_m01bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m01rn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_m01rn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m01rn_0' (52#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_m01rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m01wn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/synth/bd_afc3_m01wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m01wn_0' (53#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/synth/bd_afc3_m01wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm01_nodes_imp_94N5OD' (54#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:3013]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m01s2a_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_m01s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m01s2a_0' (55#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_m01s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00a2s_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00a2s_0' (57#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_USCCV8' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:3318]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00mmu_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00mmu_0' (61#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00sic_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00sic_0' (67#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00tr_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00tr_0' (70#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (71#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:3318]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_Y7M43I' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:3977]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sarn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (71#1) [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sarn_0' (72#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sawn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sawn_0' (73#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sbn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (73#1) [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sbn_0' (74#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_srn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (74#1) [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_srn_0' (75#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_swn_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (75#1) [M:/XilinxWin/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_swn_0' (76#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_Y7M43I' (77#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:3977]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01a2s_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01a2s_0' (78#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_1W4H5O0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:4273]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01mmu_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01mmu_0' (79#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01sic_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01sic_0' (80#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01tr_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01tr_0' (81#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_1W4H5O0' (82#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:4273]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_1RW0SI0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:4932]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sarn_1' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sarn_1' (83#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sawn_1' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_sawn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sawn_1' (84#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sbn_1' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_sbn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sbn_1' (85#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_srn_1' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_srn_1' (86#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_swn_1' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_swn_1' (87#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_1RW0SI0' (88#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:4932]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_4N4PBE' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:5228]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_arsw_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_arsw_0' (91#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_awsw_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_awsw_0' (92#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_bsw_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_bsw_0' (93#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_rsw_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_rsw_0' (94#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_wsw_0' [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_wsw_0' (95#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_4N4PBE' (96#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:5228]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3' (97#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/bd_afc3.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (98#1) [m:/Work/Vivado/zcu102/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 632.465 ; gain = 0.000
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 632.465 ; gain = 0.000
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
Constraint Validation Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2311.563 ; gain = 157.168
Finished Constraint Validation : Time (s): cpu = 00:01:45 ; elapsed = 00:01:39 . Memory (MB): peak = 2311.563 ; gain = 1679.098
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:45 ; elapsed = 00:01:39 . Memory (MB): peak = 2311.563 ; gain = 1679.098
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:39 . Memory (MB): peak = 2311.563 ; gain = 1679.098
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:53 ; elapsed = 00:01:48 . Memory (MB): peak = 2311.563 ; gain = 1679.098
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:24 ; elapsed = 00:03:28 . Memory (MB): peak = 2311.563 ; gain = 1679.098
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                        | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/i_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 186             |                | 
|inst/i_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 186             |                | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              |                | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               |                | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              |                | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 151             |                | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 180             |                | 
|inst/i_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 186             |                | 
|inst/i_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 186             |                | 
|inst/i_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              |                | 
|inst/i_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               |                | 
|inst/i_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              |                | 
|inst/i_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 151             |                | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 180             |                | 
|inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              |                | 
|inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 168             |                | 
|inst/i_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              |                | 
|inst/i_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 168             |                | 
|inst/i_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 27              |                | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 169             |                | 
|inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              |                | 
|inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             |                | 
|inst/i_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              |                | 
|inst/i_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 168             |                | 
|inst/i_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              |                | 
|inst/i_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 168             |                | 
|inst/i_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 27              |                | 
|inst/i_0/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 169             |                | 
|inst/i_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              |                | 
|inst/i_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             |                | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:02 ; elapsed = 00:04:08 . Memory (MB): peak = 2458.223 ; gain = 1825.758
Finished Timing Optimization : Time (s): cpu = 00:04:16 ; elapsed = 00:04:22 . Memory (MB): peak = 2633.688 ; gain = 2001.223
Finished Technology Mapping : Time (s): cpu = 00:04:34 ; elapsed = 00:04:41 . Memory (MB): peak = 2633.688 ; gain = 2001.223
Finished IO Insertion : Time (s): cpu = 00:04:37 ; elapsed = 00:04:43 . Memory (MB): peak = 2633.688 ; gain = 2001.223
Finished Renaming Generated Instances : Time (s): cpu = 00:04:37 ; elapsed = 00:04:44 . Memory (MB): peak = 2633.688 ; gain = 2001.223
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:42 ; elapsed = 00:04:48 . Memory (MB): peak = 2633.688 ; gain = 2001.223
Finished Renaming Generated Ports : Time (s): cpu = 00:04:42 ; elapsed = 00:04:49 . Memory (MB): peak = 2633.688 ; gain = 2001.223
Finished Handling Custom Attributes : Time (s): cpu = 00:04:44 ; elapsed = 00:04:51 . Memory (MB): peak = 2633.688 ; gain = 2001.223
Finished Renaming Generated Nets : Time (s): cpu = 00:04:44 ; elapsed = 00:04:51 . Memory (MB): peak = 2633.688 ; gain = 2001.223

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    16|
|2     |LUT1     |   264|
|3     |LUT2     |  1059|
|4     |LUT3     |  2531|
|5     |LUT4     |  4056|
|6     |LUT5     |  2025|
|7     |LUT6     |  4721|
|8     |MUXF7    |     4|
|9     |RAM16X1D |     4|
|10    |RAM32M16 |   228|
|11    |RAM32X1D |    10|
|12    |SRL16    |     1|
|13    |SRL16E   |    16|
|14    |SRLC32E  |  1794|
|15    |FDR      |     4|
|16    |FDRE     | 14707|
|17    |FDSE     |   503|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:45 ; elapsed = 00:04:51 . Memory (MB): peak = 2633.688 ; gain = 2001.223
synth_design: Time (s): cpu = 00:05:01 ; elapsed = 00:05:06 . Memory (MB): peak = 2633.688 ; gain = 2001.223
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2633.688 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2633.688 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2633.688 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2633.688 ; gain = 0.000
