<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_iw_downsizer_intf</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.NUM_IDS" class="impl"><code class="in-band">NUM_IDS<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Number of IDs that should be active on the master port side.
E.G.: If chosen as 32'd3 ther will be the IDs: <code>0</code>, <code>1</code>, <code>2</code>.
This has to satisfy: <code>$clog2(NumIds) &lt;= AxiIdWidthMst</code></p>
</div><h3 id="parameter.MAX_TRANS" class="impl"><code class="in-band">MAX_TRANS<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Maximum number of transactions in flight</p>
</div><h3 id="parameter.AXI_ID_WIDTH_SLV" class="impl"><code class="in-band">AXI_ID_WIDTH_SLV<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4+ATOP ID width of the slave port</p>
</div><h3 id="parameter.AXI_ID_WIDTH_MST" class="impl"><code class="in-band">AXI_ID_WIDTH_MST<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4+ATOP ID width of the master port</p>
</div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band">AXI_ADDR_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4+ATOP address width of both ports</p>
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band">AXI_DATA_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4+ATOP data width of both ports</p>
</div><h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band">AXI_USER_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4+ATOP user width of both ports</p>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Clock Input</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Asynchronous reset active low</p>
</div><h3 id="port.slv" class="impl"><code class="in-band">slv<span class="type-annotation">: AXI_BUS.Slave</span></code></h3><div class="docblock"
><p>Slave port</p>
</div><h3 id="port.mst" class="impl"><code class="in-band">mst<span class="type-annotation">: AXI_BUS.Master</span></code></h3><div class="docblock"
><p>Master port</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.slv_id_t.html">slv_id_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_id_t.html">mst_id_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_addr_t.html">axi_addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_data_t.html">axi_data_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_strb_t.html">axi_strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_user_t.html">axi_user_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_aw_chan_t.html">slv_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_w_chan_t.html">slv_w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_b_chan_t.html">slv_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_ar_chan_t.html">slv_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_r_chan_t.html">slv_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_req_t.html">slv_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_resp_t.html">slv_resp_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_aw_chan_t.html">mst_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_w_chan_t.html">mst_w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_b_chan_t.html">mst_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_ar_chan_t.html">mst_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_r_chan_t.html">mst_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_req_t.html">mst_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_resp_t.html">mst_resp_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.slv_req" class="impl"><code class="in-band">slv_req<span class="type-annotation">: slv_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.slv_resp" class="impl"><code class="in-band">slv_resp<span class="type-annotation">: slv_resp_t</span></code></h3><div class="docblock"
></div><h3 id="signal.mst_req" class="impl"><code class="in-band">mst_req<span class="type-annotation">: mst_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.mst_resp" class="impl"><code class="in-band">mst_resp<span class="type-annotation">: mst_resp_t</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
