{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591531575309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591531575310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 15:06:15 2020 " "Processing started: Sun Jun 07 15:06:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591531575310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591531575310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NumberAnalyzer -c NumberAnalyzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off NumberAnalyzer -c NumberAnalyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591531575310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1591531576115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_analyzer.v 1 1 " "Found 1 design units, including 1 entities, in source file number_analyzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_analyzer " "Found entity 1: number_analyzer" {  } { { "number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/number_analyzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591531576475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591531576475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "odd_number_analyzer.v 1 1 " "Found 1 design units, including 1 entities, in source file odd_number_analyzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 odd_number_analyzer " "Found entity 1: odd_number_analyzer" {  } { { "odd_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/odd_number_analyzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591531576503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591531576503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_analyzer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file number_analyzer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_analyzer_tb " "Found entity 1: number_analyzer_tb" {  } { { "number_analyzer_tb.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/number_analyzer_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591531576512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591531576512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fib_number_analyzer.v 1 1 " "Found 1 design units, including 1 entities, in source file fib_number_analyzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fib_number_analyzer " "Found entity 1: fib_number_analyzer" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591531576515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591531576515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pal_number_analyzer.v 1 1 " "Found 1 design units, including 1 entities, in source file pal_number_analyzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pal_number_analyzer " "Found entity 1: pal_number_analyzer" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591531576518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591531576518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "number_analyzer " "Elaborating entity \"number_analyzer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591531576786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "odd_number_analyzer odd_number_analyzer:ona " "Elaborating entity \"odd_number_analyzer\" for hierarchy \"odd_number_analyzer:ona\"" {  } { { "number_analyzer.v" "ona" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/number_analyzer.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531576863 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_number odd_number_analyzer.v(56) " "Verilog HDL Always Construct warning at odd_number_analyzer.v(56): variable \"in_number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "odd_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/odd_number_analyzer.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576877 "|number_analyzer|odd_number_analyzer:ona"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "odd_number_analyzer.v(54) " "Verilog HDL Case Statement information at odd_number_analyzer.v(54): all case item expressions in this case statement are onehot" {  } { { "odd_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/odd_number_analyzer.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1591531576877 "|number_analyzer|odd_number_analyzer:ona"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num odd_number_analyzer.v(52) " "Verilog HDL Always Construct warning at odd_number_analyzer.v(52): inferring latch(es) for variable \"num\", which holds its previous value in one or more paths through the always construct" {  } { { "odd_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/odd_number_analyzer.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576878 "|number_analyzer|odd_number_analyzer:ona"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is_odd odd_number_analyzer.v(52) " "Verilog HDL Always Construct warning at odd_number_analyzer.v(52): inferring latch(es) for variable \"is_odd\", which holds its previous value in one or more paths through the always construct" {  } { { "odd_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/odd_number_analyzer.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576878 "|number_analyzer|odd_number_analyzer:ona"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_odd odd_number_analyzer.v(52) " "Inferred latch for \"is_odd\" at odd_number_analyzer.v(52)" {  } { { "odd_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/odd_number_analyzer.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576878 "|number_analyzer|odd_number_analyzer:ona"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num odd_number_analyzer.v(52) " "Inferred latch for \"num\" at odd_number_analyzer.v(52)" {  } { { "odd_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/odd_number_analyzer.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576878 "|number_analyzer|odd_number_analyzer:ona"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fib_number_analyzer fib_number_analyzer:fna " "Elaborating entity \"fib_number_analyzer\" for hierarchy \"fib_number_analyzer:fna\"" {  } { { "number_analyzer.v" "fna" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/number_analyzer.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531576879 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_number fib_number_analyzer.v(68) " "Verilog HDL Always Construct warning at fib_number_analyzer.v(68): variable \"in_number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576893 "|number_analyzer|fib_number_analyzer:fna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fib_0 fib_number_analyzer.v(71) " "Verilog HDL Always Construct warning at fib_number_analyzer.v(71): variable \"fib_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576893 "|number_analyzer|fib_number_analyzer:fna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fib_1 fib_number_analyzer.v(71) " "Verilog HDL Always Construct warning at fib_number_analyzer.v(71): variable \"fib_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fib_1 fib_number_analyzer.v(72) " "Verilog HDL Always Construct warning at fib_number_analyzer.v(72): variable \"fib_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fib_0 fib_number_analyzer.v(73) " "Verilog HDL Always Construct warning at fib_number_analyzer.v(73): variable \"fib_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fib_1 fib_number_analyzer.v(73) " "Verilog HDL Always Construct warning at fib_number_analyzer.v(73): variable \"fib_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fib_number_analyzer.v(61) " "Verilog HDL Case Statement information at fib_number_analyzer.v(61): all case item expressions in this case statement are onehot" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fib_0 fib_number_analyzer.v(59) " "Verilog HDL Always Construct warning at fib_number_analyzer.v(59): inferring latch(es) for variable \"fib_0\", which holds its previous value in one or more paths through the always construct" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fib_1 fib_number_analyzer.v(59) " "Verilog HDL Always Construct warning at fib_number_analyzer.v(59): inferring latch(es) for variable \"fib_1\", which holds its previous value in one or more paths through the always construct" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fib_temp fib_number_analyzer.v(59) " "Verilog HDL Always Construct warning at fib_number_analyzer.v(59): inferring latch(es) for variable \"fib_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is_fib fib_number_analyzer.v(59) " "Verilog HDL Always Construct warning at fib_number_analyzer.v(59): inferring latch(es) for variable \"is_fib\", which holds its previous value in one or more paths through the always construct" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_ready fib_number_analyzer.v(59) " "Verilog HDL Always Construct warning at fib_number_analyzer.v(59): inferring latch(es) for variable \"out_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num fib_number_analyzer.v(59) " "Verilog HDL Always Construct warning at fib_number_analyzer.v(59): inferring latch(es) for variable \"num\", which holds its previous value in one or more paths through the always construct" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[0\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[1\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[2\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[3\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[3\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[4\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[4\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[5\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[5\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576894 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[6\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[6\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[7\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[7\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[8\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[8\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[9\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[9\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[10\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[10\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[11\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[11\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[12\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[12\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[13\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[13\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[14\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[14\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[15\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[15\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[16\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[16\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[17\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[17\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[18\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[18\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[19\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[19\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[20\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[20\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576895 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[21\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[21\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576896 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[22\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[22\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576896 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[23\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[23\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576896 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[24\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[24\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576896 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[25\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[25\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576896 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[26\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[26\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576896 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[27\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[27\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576896 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[28\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[28\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576896 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[29\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[29\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576896 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[30\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[30\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576896 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[31\] fib_number_analyzer.v(59) " "Inferred latch for \"num\[31\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ready fib_number_analyzer.v(59) " "Inferred latch for \"out_ready\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_fib fib_number_analyzer.v(59) " "Inferred latch for \"is_fib\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[0\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[0\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[1\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[1\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[2\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[2\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[3\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[3\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[4\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[4\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[5\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[5\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[6\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[6\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[7\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[7\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[8\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[8\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[9\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[9\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[10\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[10\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[11\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[11\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[12\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[12\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576897 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[13\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[13\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[14\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[14\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[15\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[15\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[16\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[16\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[17\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[17\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[18\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[18\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[19\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[19\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[20\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[20\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[21\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[21\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[22\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[22\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[23\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[23\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[24\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[24\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[25\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[25\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[26\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[26\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[27\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[27\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[28\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[28\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[29\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[29\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[30\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[30\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576898 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_temp\[31\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_temp\[31\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[0\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[0\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[1\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[1\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[2\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[2\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[3\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[3\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[4\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[4\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[5\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[5\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[6\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[6\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[7\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[7\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[8\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[8\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[9\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[9\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[10\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[10\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[11\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[11\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[12\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[12\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[13\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[13\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[14\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[14\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576899 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[15\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[15\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[16\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[16\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[17\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[17\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[18\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[18\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[19\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[19\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[20\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[20\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[21\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[21\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[22\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[22\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[23\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[23\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[24\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[24\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[25\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[25\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[26\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[26\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[27\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[27\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[28\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[28\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[29\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[29\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[30\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[30\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_1\[31\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_1\[31\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[0\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[0\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576900 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[1\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[1\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[2\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[2\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[3\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[3\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[4\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[4\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[5\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[5\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[6\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[6\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[7\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[7\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[8\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[8\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[9\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[9\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[10\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[10\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[11\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[11\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[12\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[12\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[13\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[13\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[14\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[14\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[15\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[15\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[16\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[16\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[17\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[17\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576901 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[18\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[18\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[19\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[19\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[20\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[20\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[21\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[21\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[22\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[22\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[23\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[23\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[24\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[24\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[25\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[25\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[26\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[26\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[27\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[27\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[28\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[28\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[29\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[29\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[30\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[30\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fib_0\[31\] fib_number_analyzer.v(59) " "Inferred latch for \"fib_0\[31\]\" at fib_number_analyzer.v(59)" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576902 "|number_analyzer|fib_number_analyzer:fna"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pal_number_analyzer pal_number_analyzer:pna " "Elaborating entity \"pal_number_analyzer\" for hierarchy \"pal_number_analyzer:pna\"" {  } { { "number_analyzer.v" "pna" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/number_analyzer.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531576903 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit_index pal_number_analyzer.v(52) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(52): variable \"digit_index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576913 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit_index pal_number_analyzer.v(53) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(53): variable \"digit_index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576914 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_number pal_number_analyzer.v(88) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(88): variable \"in_number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576916 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number pal_number_analyzer.v(92) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(92): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576916 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pal_number_analyzer.v(92) " "Verilog HDL assignment warning at pal_number_analyzer.v(92): truncated value with size 32 to match size of target (5)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1591531576916 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "total_digit_count pal_number_analyzer.v(92) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(92): variable \"total_digit_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576916 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number pal_number_analyzer.v(93) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(93): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576917 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "total_digit_count pal_number_analyzer.v(94) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(94): variable \"total_digit_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576917 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pal_number_analyzer.v(94) " "Verilog HDL assignment warning at pal_number_analyzer.v(94): truncated value with size 32 to match size of target (5)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1591531576917 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "total_digit_count pal_number_analyzer.v(95) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(95): variable \"total_digit_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576917 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pal_number_analyzer.v(95) " "Verilog HDL assignment warning at pal_number_analyzer.v(95): truncated value with size 32 to match size of target (5)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1591531576917 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index pal_number_analyzer.v(98) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(98): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576917 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pal_number_analyzer.v(98) " "Verilog HDL assignment warning at pal_number_analyzer.v(98): truncated value with size 32 to match size of target (5)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1591531576918 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit_index pal_number_analyzer.v(99) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(99): variable \"digit_index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1591531576918 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pal_number_analyzer.v(99) " "Verilog HDL assignment warning at pal_number_analyzer.v(99): truncated value with size 32 to match size of target (5)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1591531576918 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pal_number_analyzer.v(72) " "Verilog HDL Case Statement information at pal_number_analyzer.v(72): all case item expressions in this case statement are onehot" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1591531576918 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is_pal pal_number_analyzer.v(70) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(70): inferring latch(es) for variable \"is_pal\", which holds its previous value in one or more paths through the always construct" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576919 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_ready pal_number_analyzer.v(70) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(70): inferring latch(es) for variable \"out_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576919 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total_digit_count pal_number_analyzer.v(70) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(70): inferring latch(es) for variable \"total_digit_count\", which holds its previous value in one or more paths through the always construct" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576919 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index pal_number_analyzer.v(70) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(70): inferring latch(es) for variable \"index\", which holds its previous value in one or more paths through the always construct" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576919 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number pal_number_analyzer.v(70) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(70): inferring latch(es) for variable \"number\", which holds its previous value in one or more paths through the always construct" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576919 "|number_analyzer|pal_number_analyzer:pna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit_index pal_number_analyzer.v(70) " "Verilog HDL Always Construct warning at pal_number_analyzer.v(70): inferring latch(es) for variable \"digit_index\", which holds its previous value in one or more paths through the always construct" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1591531576920 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit_index\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"digit_index\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576922 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit_index\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"digit_index\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576922 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit_index\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"digit_index\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576923 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit_index\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"digit_index\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576923 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit_index\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"digit_index\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576923 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576923 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576923 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576923 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576923 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576924 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[5\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576924 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[6\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576924 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[7\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576924 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[8\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576924 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[9\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576924 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[10\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576924 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[11\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576924 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[12\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576924 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[13\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576925 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[14\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576925 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[15\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576925 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[16\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576925 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[17\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576925 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[18\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576925 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[19\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576925 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[20\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576925 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[21\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576925 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[22\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576926 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[23\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576926 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[24\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[24\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576926 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[25\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[25\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576926 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[26\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[26\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576926 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[27\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[27\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576927 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[28\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[28\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576927 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[29\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[29\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576927 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[30\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[30\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576927 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[31\] pal_number_analyzer.v(70) " "Inferred latch for \"number\[31\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576927 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"index\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576927 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"index\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576927 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"index\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576927 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"index\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576927 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"index\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576928 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[0\]\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[0\]\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576928 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[0\]\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[0\]\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576928 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[0\]\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[0\]\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576928 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[0\]\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[0\]\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576928 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[0\]\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[0\]\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576928 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[1\]\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[1\]\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576928 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[1\]\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[1\]\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576928 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[1\]\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[1\]\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576928 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[1\]\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[1\]\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576928 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[1\]\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[1\]\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576928 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[2\]\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[2\]\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576929 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[2\]\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[2\]\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576929 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[2\]\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[2\]\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576929 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[2\]\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[2\]\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576929 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[2\]\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[2\]\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576929 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[3\]\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[3\]\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576929 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[3\]\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[3\]\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576929 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[3\]\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[3\]\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576929 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[3\]\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[3\]\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576929 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[3\]\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[3\]\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576930 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[4\]\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[4\]\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576930 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[4\]\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[4\]\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576930 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[4\]\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[4\]\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576930 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[4\]\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[4\]\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576930 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[4\]\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[4\]\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576930 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[5\]\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[5\]\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576930 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[5\]\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[5\]\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576930 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[5\]\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[5\]\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576931 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[5\]\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[5\]\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576931 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[5\]\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[5\]\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576931 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[6\]\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[6\]\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576931 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[6\]\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[6\]\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576931 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[6\]\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[6\]\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576931 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[6\]\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[6\]\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576931 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[6\]\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[6\]\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576931 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[7\]\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[7\]\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576931 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[7\]\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[7\]\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576932 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[7\]\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[7\]\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576932 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[7\]\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[7\]\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576932 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[7\]\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[7\]\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576932 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[8\]\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[8\]\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576932 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[8\]\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[8\]\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576932 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[8\]\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[8\]\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576932 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[8\]\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[8\]\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576932 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[8\]\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[8\]\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576933 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[9\]\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[9\]\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576933 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[9\]\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[9\]\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576933 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[9\]\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[9\]\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576933 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[9\]\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[9\]\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576933 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digits\[9\]\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"digits\[9\]\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576933 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_digit_count\[0\] pal_number_analyzer.v(70) " "Inferred latch for \"total_digit_count\[0\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576933 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_digit_count\[1\] pal_number_analyzer.v(70) " "Inferred latch for \"total_digit_count\[1\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576933 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_digit_count\[2\] pal_number_analyzer.v(70) " "Inferred latch for \"total_digit_count\[2\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576934 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_digit_count\[3\] pal_number_analyzer.v(70) " "Inferred latch for \"total_digit_count\[3\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576934 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_digit_count\[4\] pal_number_analyzer.v(70) " "Inferred latch for \"total_digit_count\[4\]\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576934 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ready pal_number_analyzer.v(70) " "Inferred latch for \"out_ready\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576934 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_pal pal_number_analyzer.v(70) " "Inferred latch for \"is_pal\" at pal_number_analyzer.v(70)" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591531576934 "|number_analyzer|pal_number_analyzer:pna"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pal_number_analyzer:pna\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pal_number_analyzer:pna\|Mod0\"" {  } { { "pal_number_analyzer.v" "Mod0" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591531577999 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pal_number_analyzer:pna\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pal_number_analyzer:pna\|Div0\"" {  } { { "pal_number_analyzer.v" "Div0" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591531577999 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1591531577999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pal_number_analyzer:pna\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"pal_number_analyzer:pna\|lpm_divide:Mod0\"" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591531578259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pal_number_analyzer:pna\|lpm_divide:Mod0 " "Instantiated megafunction \"pal_number_analyzer:pna\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531578259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531578259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531578259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531578259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531578259 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591531578259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jno.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jno.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jno " "Found entity 1: lpm_divide_jno" {  } { { "db/lpm_divide_jno.tdf" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/db/lpm_divide_jno.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591531578476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591531578476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591531578502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591531578502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t5f " "Found entity 1: alt_u_div_t5f" {  } { { "db/alt_u_div_t5f.tdf" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/db/alt_u_div_t5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591531578556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591531578556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591531578654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591531578654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591531578745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591531578745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_pt9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_pt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_pt9 " "Found entity 1: lpm_abs_pt9" {  } { { "db/lpm_abs_pt9.tdf" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/db/lpm_abs_pt9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591531578782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591531578782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591531578819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591531578819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pal_number_analyzer:pna\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"pal_number_analyzer:pna\|lpm_divide:Div0\"" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591531578862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pal_number_analyzer:pna\|lpm_divide:Div0 " "Instantiated megafunction \"pal_number_analyzer:pna\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531578862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531578862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531578862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531578862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531578862 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591531578862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gvo " "Found entity 1: lpm_divide_gvo" {  } { { "db/lpm_divide_gvo.tdf" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/db/lpm_divide_gvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591531578935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591531578935 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "62 " "Ignored 62 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1591531579431 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1591531579431 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "odd_number_analyzer:ona\|num fib_number_analyzer:fna\|num\[0\] " "Duplicate LATCH primitive \"odd_number_analyzer:ona\|num\" merged with LATCH primitive \"fib_number_analyzer:fna\|num\[0\]\"" {  } { { "odd_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/odd_number_analyzer.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[1\] fib_number_analyzer:fna\|fib_temp\[1\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[1\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[1\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[2\] fib_number_analyzer:fna\|fib_temp\[2\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[2\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[2\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[3\] fib_number_analyzer:fna\|fib_temp\[3\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[3\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[3\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[4\] fib_number_analyzer:fna\|fib_temp\[4\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[4\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[4\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[5\] fib_number_analyzer:fna\|fib_temp\[5\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[5\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[5\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[6\] fib_number_analyzer:fna\|fib_temp\[6\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[6\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[6\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[7\] fib_number_analyzer:fna\|fib_temp\[7\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[7\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[7\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[8\] fib_number_analyzer:fna\|fib_temp\[8\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[8\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[8\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[9\] fib_number_analyzer:fna\|fib_temp\[9\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[9\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[9\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[10\] fib_number_analyzer:fna\|fib_temp\[10\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[10\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[10\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[11\] fib_number_analyzer:fna\|fib_temp\[11\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[11\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[11\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[12\] fib_number_analyzer:fna\|fib_temp\[12\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[12\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[12\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[13\] fib_number_analyzer:fna\|fib_temp\[13\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[13\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[13\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[14\] fib_number_analyzer:fna\|fib_temp\[14\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[14\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[14\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[15\] fib_number_analyzer:fna\|fib_temp\[15\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[15\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[15\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[16\] fib_number_analyzer:fna\|fib_temp\[16\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[16\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[16\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[17\] fib_number_analyzer:fna\|fib_temp\[17\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[17\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[17\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[18\] fib_number_analyzer:fna\|fib_temp\[18\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[18\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[18\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[19\] fib_number_analyzer:fna\|fib_temp\[19\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[19\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[19\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[20\] fib_number_analyzer:fna\|fib_temp\[20\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[20\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[20\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[21\] fib_number_analyzer:fna\|fib_temp\[21\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[21\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[21\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[22\] fib_number_analyzer:fna\|fib_temp\[22\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[22\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[22\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[23\] fib_number_analyzer:fna\|fib_temp\[23\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[23\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[23\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[24\] fib_number_analyzer:fna\|fib_temp\[24\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[24\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[24\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[25\] fib_number_analyzer:fna\|fib_temp\[25\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[25\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[25\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[26\] fib_number_analyzer:fna\|fib_temp\[26\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[26\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[26\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[27\] fib_number_analyzer:fna\|fib_temp\[27\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[27\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[27\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[28\] fib_number_analyzer:fna\|fib_temp\[28\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[28\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[28\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[29\] fib_number_analyzer:fna\|fib_temp\[29\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[29\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[29\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[30\] fib_number_analyzer:fna\|fib_temp\[30\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[30\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[30\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fib_number_analyzer:fna\|fib_1\[31\] fib_number_analyzer:fna\|fib_temp\[31\] " "Duplicate LATCH primitive \"fib_number_analyzer:fna\|fib_1\[31\]\" merged with LATCH primitive \"fib_number_analyzer:fna\|fib_temp\[31\]\"" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591531579436 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1591531579436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[0\] " "Latch fib_number_analyzer:fna\|fib_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579442 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[1\] " "Latch fib_number_analyzer:fna\|fib_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579442 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[2\] " "Latch fib_number_analyzer:fna\|fib_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579443 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[3\] " "Latch fib_number_analyzer:fna\|fib_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579443 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[4\] " "Latch fib_number_analyzer:fna\|fib_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579443 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[5\] " "Latch fib_number_analyzer:fna\|fib_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579443 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[6\] " "Latch fib_number_analyzer:fna\|fib_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579443 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[7\] " "Latch fib_number_analyzer:fna\|fib_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579443 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[8\] " "Latch fib_number_analyzer:fna\|fib_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579443 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[9\] " "Latch fib_number_analyzer:fna\|fib_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579443 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[10\] " "Latch fib_number_analyzer:fna\|fib_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579444 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[11\] " "Latch fib_number_analyzer:fna\|fib_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579444 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[12\] " "Latch fib_number_analyzer:fna\|fib_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579444 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[13\] " "Latch fib_number_analyzer:fna\|fib_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579444 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[14\] " "Latch fib_number_analyzer:fna\|fib_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579444 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[15\] " "Latch fib_number_analyzer:fna\|fib_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579444 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[16\] " "Latch fib_number_analyzer:fna\|fib_temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579444 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[17\] " "Latch fib_number_analyzer:fna\|fib_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579444 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[18\] " "Latch fib_number_analyzer:fna\|fib_temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579445 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[19\] " "Latch fib_number_analyzer:fna\|fib_temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579445 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[20\] " "Latch fib_number_analyzer:fna\|fib_temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579445 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[21\] " "Latch fib_number_analyzer:fna\|fib_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579445 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[22\] " "Latch fib_number_analyzer:fna\|fib_temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579445 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[23\] " "Latch fib_number_analyzer:fna\|fib_temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579445 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[24\] " "Latch fib_number_analyzer:fna\|fib_temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579445 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[25\] " "Latch fib_number_analyzer:fna\|fib_temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579445 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[26\] " "Latch fib_number_analyzer:fna\|fib_temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579446 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[27\] " "Latch fib_number_analyzer:fna\|fib_temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579446 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[28\] " "Latch fib_number_analyzer:fna\|fib_temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579446 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[29\] " "Latch fib_number_analyzer:fna\|fib_temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579446 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[30\] " "Latch fib_number_analyzer:fna\|fib_temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579446 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_temp\[31\] " "Latch fib_number_analyzer:fna\|fib_temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579446 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[8\]\[0\] " "Latch pal_number_analyzer:pna\|digits\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579446 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[5\]\[0\] " "Latch pal_number_analyzer:pna\|digits\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579446 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[6\]\[0\] " "Latch pal_number_analyzer:pna\|digits\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579447 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[4\]\[0\] " "Latch pal_number_analyzer:pna\|digits\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579447 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[7\]\[0\] " "Latch pal_number_analyzer:pna\|digits\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579447 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[2\]\[0\] " "Latch pal_number_analyzer:pna\|digits\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579447 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[1\]\[0\] " "Latch pal_number_analyzer:pna\|digits\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579447 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[0\]\[0\] " "Latch pal_number_analyzer:pna\|digits\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579447 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[3\]\[0\] " "Latch pal_number_analyzer:pna\|digits\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579447 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[9\]\[0\] " "Latch pal_number_analyzer:pna\|digits\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579448 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[5\]\[1\] " "Latch pal_number_analyzer:pna\|digits\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579448 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[6\]\[1\] " "Latch pal_number_analyzer:pna\|digits\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579448 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[4\]\[1\] " "Latch pal_number_analyzer:pna\|digits\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579448 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[7\]\[1\] " "Latch pal_number_analyzer:pna\|digits\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579448 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[8\]\[1\] " "Latch pal_number_analyzer:pna\|digits\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579448 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[2\]\[1\] " "Latch pal_number_analyzer:pna\|digits\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579448 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[1\]\[1\] " "Latch pal_number_analyzer:pna\|digits\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579448 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[0\]\[1\] " "Latch pal_number_analyzer:pna\|digits\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579448 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[3\]\[1\] " "Latch pal_number_analyzer:pna\|digits\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579449 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[9\]\[1\] " "Latch pal_number_analyzer:pna\|digits\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579449 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[5\]\[2\] " "Latch pal_number_analyzer:pna\|digits\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579449 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[6\]\[2\] " "Latch pal_number_analyzer:pna\|digits\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579449 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[4\]\[2\] " "Latch pal_number_analyzer:pna\|digits\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579449 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[7\]\[2\] " "Latch pal_number_analyzer:pna\|digits\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579449 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[8\]\[2\] " "Latch pal_number_analyzer:pna\|digits\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579449 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[2\]\[2\] " "Latch pal_number_analyzer:pna\|digits\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579449 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[1\]\[2\] " "Latch pal_number_analyzer:pna\|digits\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579449 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[0\]\[2\] " "Latch pal_number_analyzer:pna\|digits\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579449 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[3\]\[2\] " "Latch pal_number_analyzer:pna\|digits\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579450 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[9\]\[2\] " "Latch pal_number_analyzer:pna\|digits\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579450 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[5\]\[3\] " "Latch pal_number_analyzer:pna\|digits\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579450 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[6\]\[3\] " "Latch pal_number_analyzer:pna\|digits\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579450 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[4\]\[3\] " "Latch pal_number_analyzer:pna\|digits\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579450 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[7\]\[3\] " "Latch pal_number_analyzer:pna\|digits\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579450 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[8\]\[3\] " "Latch pal_number_analyzer:pna\|digits\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579450 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[2\]\[3\] " "Latch pal_number_analyzer:pna\|digits\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579450 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[1\]\[3\] " "Latch pal_number_analyzer:pna\|digits\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579450 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[0\]\[3\] " "Latch pal_number_analyzer:pna\|digits\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579451 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[3\]\[3\] " "Latch pal_number_analyzer:pna\|digits\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579451 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[9\]\[3\] " "Latch pal_number_analyzer:pna\|digits\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579451 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[5\]\[4\] " "Latch pal_number_analyzer:pna\|digits\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579451 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[6\]\[4\] " "Latch pal_number_analyzer:pna\|digits\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579451 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[4\]\[4\] " "Latch pal_number_analyzer:pna\|digits\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579451 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[7\]\[4\] " "Latch pal_number_analyzer:pna\|digits\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579451 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[8\]\[4\] " "Latch pal_number_analyzer:pna\|digits\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579452 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[2\]\[4\] " "Latch pal_number_analyzer:pna\|digits\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579452 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[1\]\[4\] " "Latch pal_number_analyzer:pna\|digits\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579452 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[0\]\[4\] " "Latch pal_number_analyzer:pna\|digits\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579452 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[3\]\[4\] " "Latch pal_number_analyzer:pna\|digits\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579452 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pal_number_analyzer:pna\|digits\[9\]\[4\] " "Latch pal_number_analyzer:pna\|digits\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pal_number_analyzer:pna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal pal_number_analyzer:pna\|current_state.S2" {  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579452 ""}  } { { "pal_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/pal_number_analyzer.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[0\] " "Latch fib_number_analyzer:fna\|fib_0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579452 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_1\[0\] " "Latch fib_number_analyzer:fna\|fib_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579453 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[1\] " "Latch fib_number_analyzer:fna\|fib_0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579453 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[2\] " "Latch fib_number_analyzer:fna\|fib_0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579453 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[3\] " "Latch fib_number_analyzer:fna\|fib_0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579453 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[4\] " "Latch fib_number_analyzer:fna\|fib_0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579453 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[5\] " "Latch fib_number_analyzer:fna\|fib_0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579453 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[6\] " "Latch fib_number_analyzer:fna\|fib_0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579453 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[7\] " "Latch fib_number_analyzer:fna\|fib_0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579453 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[8\] " "Latch fib_number_analyzer:fna\|fib_0\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579453 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[9\] " "Latch fib_number_analyzer:fna\|fib_0\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579454 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[10\] " "Latch fib_number_analyzer:fna\|fib_0\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579454 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[11\] " "Latch fib_number_analyzer:fna\|fib_0\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579454 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[12\] " "Latch fib_number_analyzer:fna\|fib_0\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579454 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[13\] " "Latch fib_number_analyzer:fna\|fib_0\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579454 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[14\] " "Latch fib_number_analyzer:fna\|fib_0\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579454 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[15\] " "Latch fib_number_analyzer:fna\|fib_0\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579454 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[16\] " "Latch fib_number_analyzer:fna\|fib_0\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579454 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[17\] " "Latch fib_number_analyzer:fna\|fib_0\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579454 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[18\] " "Latch fib_number_analyzer:fna\|fib_0\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579454 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[19\] " "Latch fib_number_analyzer:fna\|fib_0\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579455 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[20\] " "Latch fib_number_analyzer:fna\|fib_0\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579455 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[21\] " "Latch fib_number_analyzer:fna\|fib_0\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579455 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[22\] " "Latch fib_number_analyzer:fna\|fib_0\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579455 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[23\] " "Latch fib_number_analyzer:fna\|fib_0\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579455 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[24\] " "Latch fib_number_analyzer:fna\|fib_0\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579455 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[25\] " "Latch fib_number_analyzer:fna\|fib_0\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579455 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[26\] " "Latch fib_number_analyzer:fna\|fib_0\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579455 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[27\] " "Latch fib_number_analyzer:fna\|fib_0\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579456 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[28\] " "Latch fib_number_analyzer:fna\|fib_0\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579456 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[29\] " "Latch fib_number_analyzer:fna\|fib_0\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579456 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[30\] " "Latch fib_number_analyzer:fna\|fib_0\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579456 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fib_number_analyzer:fna\|fib_0\[31\] " "Latch fib_number_analyzer:fna\|fib_0\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fib_number_analyzer:fna\|current_state.S2 " "Ports D and ENA on the latch are fed by the same signal fib_number_analyzer:fna\|current_state.S2" {  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591531579456 ""}  } { { "fib_number_analyzer.v" "" { Text "C:/Users/cecen/Documents/Classes/CSE 433/Project2/fib_number_analyzer.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591531579456 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591531580132 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1591531581169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591531581889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591531581889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1600 " "Implemented 1600 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591531582611 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591531582611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1561 " "Implemented 1561 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591531582611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591531582611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 266 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 266 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591531582725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 15:06:22 2020 " "Processing ended: Sun Jun 07 15:06:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591531582725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591531582725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591531582725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591531582725 ""}
