Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate H:\SquareOneAIVD2018\TestQsys\nios_system.qsys --block-symbol-file --output-directory=H:\SquareOneAIVD2018\TestQsys\nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading TestQsys/nios_system.qsys
Progress: Reading input file
Progress: Adding BLSensorInCM [altera_avalon_pio 17.0]
Progress: Parameterizing module BLSensorInCM
Progress: Adding BRSensorInCM [altera_avalon_pio 17.0]
Progress: Parameterizing module BRSensorInCM
Progress: Adding FLSensorInCM [altera_avalon_pio 17.0]
Progress: Parameterizing module FLSensorInCM
Progress: Adding FRSensorInCM [altera_avalon_pio 17.0]
Progress: Parameterizing module FRSensorInCM
Progress: Adding LSensorInCM [altera_avalon_pio 17.0]
Progress: Parameterizing module LSensorInCM
Progress: Adding RSensorInCM [altera_avalon_pio 17.0]
Progress: Parameterizing module RSensorInCM
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding driveSpeedPercentage [altera_avalon_pio 17.0]
Progress: Parameterizing module driveSpeedPercentage
Progress: Adding encoderInCM [altera_avalon_pio 17.0]
Progress: Parameterizing module encoderInCM
Progress: Adding encoderReset [altera_avalon_pio 17.0]
Progress: Parameterizing module encoderReset
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding leftMagnetic [altera_avalon_pio 17.0]
Progress: Parameterizing module leftMagnetic
Progress: Adding nios2_processor [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory
Progress: Adding reverse [altera_avalon_pio 17.0]
Progress: Parameterizing module reverse
Progress: Adding rightMagnetic [altera_avalon_pio 17.0]
Progress: Parameterizing module rightMagnetic
Progress: Adding targetDirection [altera_avalon_pio 17.0]
Progress: Parameterizing module targetDirection
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.FRSensorInCM: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.encoderInCM: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2_processor: Nios II Classic cores are no longer recommended for new projects
Info: qsys-generate succeeded.
Info: Stopping: Create block symbol file (.bsf)
