dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../../OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/ipshared/0bf5/simulation/dist_mem_gen_v8_0.v,
scpu_sim_dist_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v,
scpu_sim_RAM_B_0.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_2,../../../../OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v,
scpu_sim_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v,
scpu_sim_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v,
util_vector_logic_v2_0_vl_rfs.v,verilog,util_vector_logic_v2_0_1,../../../../OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v,
scpu_sim_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v,
AND.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/AND.v,
Alu.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/Alu.v,
Ex_reg_Mem.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/Ex_reg_Mem.v,
ID_reg_Ex.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/ID_reg_Ex.v,
IF_reg_ID.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/IF_reg_ID.v,
ImmGen.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/ImmGen.v,
Instruction Decoder.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v,
Instruction_Fetch.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/Instruction_Fetch.v,
MUX2T1_32.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/MUX2T1_32.v,
MUX4T1_32.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/MUX4T1_32.v,
Mem_reg_WB.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/Mem_reg_WB.v,
OR.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/OR.v,
Pipeline_EX.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/Pipeline_EX.v,
Pipeline_Mem.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/Pipeline_Mem.v,
Pipeline_WB.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/Pipeline_WB.v,
REG32.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/REG32.v,
Regs.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/Regs.v,
SCPU_ctrl_more.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/SCPU_ctrl_more.v,
add_32.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/add_32.v,
stall.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/stall.v,
Pipeline_CPU.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v,
scpu_sim_Pipeline_CPU_0_0.v,verilog,xil_defaultlib,../../../bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v,
scpu_sim.v,verilog,xil_defaultlib,../../../bd/scpu_sim/sim/scpu_sim.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
