//
// Module mopshub_lib.data_gen_elink.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 19:11:11 06/21/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module data_gen_elink #(
   // synopsys template
   parameter DATA_WIDTH = 16
)
( 
   // Port Declarations
   input   wire                      clk_usr,        // write FIFO clk
   input   wire                      enable, 
   input   wire                      loop_en, 
   input   wire                      tx_fifo_pfull, 
   output  wire    [1:0]             delimeter, 
   output  wire                      done, 
   output  wire    [DATA_WIDTH-1:0]  dout, 
   output  wire                      wr_en
);


// Internal Declarations


// Local declarations

// Internal signal declarations
reg   [1:0]  delimeter_r;
reg   [15:0] dout_i       = 16'b0;
wire  [2:0]  sel_cnt;


// Instances 
data_gen_elink_SM U_0( 
   .clk_usr           (clk_usr), 
   .enable            (enable), 
   .loop_en           (loop_en), 
   .tx_fifo_pfull_gen (tx_fifo_pfull), 
   .done              (done), 
   .sel_cnt           (sel_cnt), 
   .wr_en             (wr_en)
); 

// HDL Embedded Text Block 2 data_loader1
// data_loader 1
//sel din process
always @(posedge clk_usr)
 begin 
  if(enable == 1 | loop_en == 1)
    case (sel_cnt)
        2'b00 : begin 
                 dout_i  <= 16'h10;
                 delimeter_r  <= 2'b10;
                end
        2'b01 : begin 
                dout_i  <= 16'hDEAD;
                delimeter_r  <= 2'b00;
                end
        2'b10 : begin 
                 dout_i  <= 16'hBEEF;
                 delimeter_r <= 2'b00;
                end
        2'b11 : begin 
                 dout_i  <=16'h01;
                 delimeter_r  <=2'b01;
                end
    endcase
  else
  begin
    dout_i <= 16'h0;
    delimeter_r  <=2'b11;
  end
end                                            







// HDL Embedded Text Block 3 Assign1
// Assign 2
//Synchronized output of the elink FIFO signals  
//always@(posedge clk_usr)
//begin
  assign dout = dout_i; 
  assign delimeter = delimeter_r;                                     
//end




endmodule // data_gen_elink

