#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000d4d050 .scope module, "colorbuff_tb" "colorbuff_tb" 2 2;
 .timescale 0 0;
v0000000000dbc460_0 .var "clock", 0 0;
v0000000000dbc5a0_0 .var "data", 31 0;
v0000000000dbd540_0 .net "out", 31 0, L_0000000000dc1000;  1 drivers
v0000000000dbd720_0 .var "reset", 0 0;
S_0000000000d4bdc0 .scope module, "U_colorbuff" "colorbuff" 2 32, 3 3 0, S_0000000000d4d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "data"
    .port_info 3 /OUTPUT 32 "out"
v0000000000dbd360_0 .net "clock", 0 0, v0000000000dbc460_0;  1 drivers
v0000000000dbbba0_0 .net "data", 31 0, v0000000000dbc5a0_0;  1 drivers
v0000000000dbcfa0_0 .net "out", 31 0, L_0000000000dc1000;  alias, 1 drivers
v0000000000dbd4a0_0 .net "reset", 0 0, v0000000000dbd720_0;  1 drivers
L_0000000000dbd860 .part v0000000000dbc5a0_0, 0, 1;
L_0000000000dbd900 .part v0000000000dbc5a0_0, 1, 1;
L_0000000000dbbb00 .part v0000000000dbc5a0_0, 2, 1;
L_0000000000dbbc40 .part v0000000000dbc5a0_0, 3, 1;
L_0000000000dbbce0 .part v0000000000dbc5a0_0, 4, 1;
L_0000000000dbbd80 .part v0000000000dbc5a0_0, 5, 1;
L_0000000000dbbec0 .part v0000000000dbc5a0_0, 6, 1;
L_0000000000dbff20 .part v0000000000dbc5a0_0, 7, 1;
L_0000000000dbf660 .part v0000000000dbc5a0_0, 8, 1;
L_0000000000dbf520 .part v0000000000dbc5a0_0, 9, 1;
L_0000000000dc09c0 .part v0000000000dbc5a0_0, 10, 1;
L_0000000000dc0f60 .part v0000000000dbc5a0_0, 11, 1;
L_0000000000dc0560 .part v0000000000dbc5a0_0, 12, 1;
L_0000000000dbfb60 .part v0000000000dbc5a0_0, 13, 1;
L_0000000000dbfde0 .part v0000000000dbc5a0_0, 14, 1;
L_0000000000dc1140 .part v0000000000dbc5a0_0, 15, 1;
L_0000000000dc0060 .part v0000000000dbc5a0_0, 16, 1;
L_0000000000dc0a60 .part v0000000000dbc5a0_0, 17, 1;
L_0000000000dc01a0 .part v0000000000dbc5a0_0, 18, 1;
L_0000000000dc0b00 .part v0000000000dbc5a0_0, 19, 1;
L_0000000000dc0420 .part v0000000000dbc5a0_0, 20, 1;
L_0000000000dc0880 .part v0000000000dbc5a0_0, 21, 1;
L_0000000000dbf700 .part v0000000000dbc5a0_0, 22, 1;
L_0000000000dbf3e0 .part v0000000000dbc5a0_0, 23, 1;
L_0000000000dbf5c0 .part v0000000000dbc5a0_0, 24, 1;
L_0000000000dc10a0 .part v0000000000dbc5a0_0, 25, 1;
L_0000000000dc06a0 .part v0000000000dbc5a0_0, 26, 1;
L_0000000000dbf7a0 .part v0000000000dbc5a0_0, 27, 1;
L_0000000000dc0600 .part v0000000000dbc5a0_0, 28, 1;
L_0000000000dc0e20 .part v0000000000dbc5a0_0, 29, 1;
L_0000000000dbf840 .part v0000000000dbc5a0_0, 30, 1;
L_0000000000dc0740 .part v0000000000dbc5a0_0, 31, 1;
LS_0000000000dc1000_0_0 .concat [ 1 1 1 1], v0000000000d5a230_0, v0000000000d59510_0, v0000000000d59dd0_0, v0000000000d59e70_0;
LS_0000000000dc1000_0_4 .concat [ 1 1 1 1], v0000000000d5a0f0_0, v0000000000d58c50_0, v0000000000d58f70_0, v0000000000d502e0_0;
LS_0000000000dc1000_0_8 .concat [ 1 1 1 1], v0000000000d4fe80_0, v0000000000d4f5c0_0, v0000000000d4f700_0, v0000000000db4040_0;
LS_0000000000dc1000_0_12 .concat [ 1 1 1 1], v0000000000db3820_0, v0000000000db3be0_0, v0000000000db3dc0_0, v0000000000db4680_0;
LS_0000000000dc1000_0_16 .concat [ 1 1 1 1], v0000000000db3aa0_0, v0000000000db33c0_0, v0000000000db35a0_0, v0000000000db3a00_0;
LS_0000000000dc1000_0_20 .concat [ 1 1 1 1], v0000000000db4720_0, v0000000000db4c20_0, v0000000000db3460_0, v0000000000dbd040_0;
LS_0000000000dc1000_0_24 .concat [ 1 1 1 1], v0000000000dbc1e0_0, v0000000000dbcd20_0, v0000000000dbcbe0_0, v0000000000dbca00_0;
LS_0000000000dc1000_0_28 .concat [ 1 1 1 1], v0000000000dbc780_0, v0000000000dbcb40_0, v0000000000dbc640_0, v0000000000dbd2c0_0;
LS_0000000000dc1000_1_0 .concat [ 4 4 4 4], LS_0000000000dc1000_0_0, LS_0000000000dc1000_0_4, LS_0000000000dc1000_0_8, LS_0000000000dc1000_0_12;
LS_0000000000dc1000_1_4 .concat [ 4 4 4 4], LS_0000000000dc1000_0_16, LS_0000000000dc1000_0_20, LS_0000000000dc1000_0_24, LS_0000000000dc1000_0_28;
L_0000000000dc1000 .concat [ 16 16 0 0], LS_0000000000dc1000_1_0, LS_0000000000dc1000_1_4;
S_0000000000d48dc0 .scope module, "ff[0]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000d5a050_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000d59470_0 .net "data", 0 0, L_0000000000dbd860;  1 drivers
v0000000000d5a230_0 .var "q", 0 0;
v0000000000d59fb0_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
E_0000000000d511d0 .event posedge, v0000000000d5a050_0;
S_0000000000d268b0 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000d48dc0;
 .timescale 0 0;
S_0000000000d26a30 .scope module, "ff[1]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000d58890_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000d595b0_0 .net "data", 0 0, L_0000000000dbd900;  1 drivers
v0000000000d59510_0 .var "q", 0 0;
v0000000000d59650_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000de66f0 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000d26a30;
 .timescale 0 0;
S_0000000000de6870 .scope module, "ff[2]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000d589d0_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000d58a70_0 .net "data", 0 0, L_0000000000dbbb00;  1 drivers
v0000000000d59dd0_0 .var "q", 0 0;
v0000000000d59c90_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db0e20 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000de6870;
 .timescale 0 0;
S_0000000000db0fa0 .scope module, "ff[3]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000d5a550_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000d59d30_0 .net "data", 0 0, L_0000000000dbbc40;  1 drivers
v0000000000d59e70_0 .var "q", 0 0;
v0000000000d5a5f0_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db1120 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db0fa0;
 .timescale 0 0;
S_0000000000db12a0 .scope module, "ff[4]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000d59f10_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000d58750_0 .net "data", 0 0, L_0000000000dbbce0;  1 drivers
v0000000000d5a0f0_0 .var "q", 0 0;
v0000000000d587f0_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db1420 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db12a0;
 .timescale 0 0;
S_0000000000db15a0 .scope module, "ff[5]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000d58b10_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000d58bb0_0 .net "data", 0 0, L_0000000000dbbd80;  1 drivers
v0000000000d58c50_0 .var "q", 0 0;
v0000000000d58cf0_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db1720 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db15a0;
 .timescale 0 0;
S_0000000000db18a0 .scope module, "ff[6]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000d58d90_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000d58e30_0 .net "data", 0 0, L_0000000000dbbec0;  1 drivers
v0000000000d58f70_0 .var "q", 0 0;
v0000000000d59010_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db1a20 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db18a0;
 .timescale 0 0;
S_0000000000db1ba0 .scope module, "ff[7]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000d4fde0_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000d50240_0 .net "data", 0 0, L_0000000000dbff20;  1 drivers
v0000000000d502e0_0 .var "q", 0 0;
v0000000000d4f980_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db1d70 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db1ba0;
 .timescale 0 0;
S_0000000000db2670 .scope module, "ff[8]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000d4f480_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000d4f520_0 .net "data", 0 0, L_0000000000dbf660;  1 drivers
v0000000000d4fe80_0 .var "q", 0 0;
v0000000000d4ff20_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db21f0 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db2670;
 .timescale 0 0;
S_0000000000db2370 .scope module, "ff[9]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000d4fca0_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000d4fd40_0 .net "data", 0 0, L_0000000000dbf520;  1 drivers
v0000000000d4f5c0_0 .var "q", 0 0;
v0000000000d4f8e0_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db24f0 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db2370;
 .timescale 0 0;
S_0000000000db2af0 .scope module, "ff[10]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000d4ffc0_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000d4fac0_0 .net "data", 0 0, L_0000000000dc09c0;  1 drivers
v0000000000d4f700_0 .var "q", 0 0;
v0000000000db42c0_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db27f0 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db2af0;
 .timescale 0 0;
S_0000000000db1ef0 .scope module, "ff[11]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000db4ae0_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000db40e0_0 .net "data", 0 0, L_0000000000dc0f60;  1 drivers
v0000000000db4040_0 .var "q", 0 0;
v0000000000db3780_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db2070 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db1ef0;
 .timescale 0 0;
S_0000000000db2970 .scope module, "ff[12]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000db2d80_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000db36e0_0 .net "data", 0 0, L_0000000000dc0560;  1 drivers
v0000000000db3820_0 .var "q", 0 0;
v0000000000db38c0_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db6590 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db2970;
 .timescale 0 0;
S_0000000000db5510 .scope module, "ff[13]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000db2f60_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000db3b40_0 .net "data", 0 0, L_0000000000dbfb60;  1 drivers
v0000000000db3be0_0 .var "q", 0 0;
v0000000000db2ec0_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db5690 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db5510;
 .timescale 0 0;
S_0000000000db5f90 .scope module, "ff[14]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000db4b80_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000db4180_0 .net "data", 0 0, L_0000000000dbfde0;  1 drivers
v0000000000db3dc0_0 .var "q", 0 0;
v0000000000db4900_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db6110 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db5f90;
 .timescale 0 0;
S_0000000000db6a10 .scope module, "ff[15]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000db45e0_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000db4860_0 .net "data", 0 0, L_0000000000dc1140;  1 drivers
v0000000000db4680_0 .var "q", 0 0;
v0000000000db3e60_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db6b90 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db6a10;
 .timescale 0 0;
S_0000000000db4f10 .scope module, "ff[16]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000db3320_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000db4220_0 .net "data", 0 0, L_0000000000dc0060;  1 drivers
v0000000000db3aa0_0 .var "q", 0 0;
v0000000000db3280_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db5090 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db4f10;
 .timescale 0 0;
S_0000000000db6290 .scope module, "ff[17]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000db4360_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000db3c80_0 .net "data", 0 0, L_0000000000dc0a60;  1 drivers
v0000000000db33c0_0 .var "q", 0 0;
v0000000000db4400_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db4d90 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db6290;
 .timescale 0 0;
S_0000000000db5990 .scope module, "ff[18]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000db3f00_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000db3960_0 .net "data", 0 0, L_0000000000dc01a0;  1 drivers
v0000000000db35a0_0 .var "q", 0 0;
v0000000000db3fa0_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db5210 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db5990;
 .timescale 0 0;
S_0000000000db5390 .scope module, "ff[19]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000db44a0_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000db3000_0 .net "data", 0 0, L_0000000000dc0b00;  1 drivers
v0000000000db3a00_0 .var "q", 0 0;
v0000000000db3d20_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db5810 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db5390;
 .timescale 0 0;
S_0000000000db5b10 .scope module, "ff[20]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000db2e20_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000db4540_0 .net "data", 0 0, L_0000000000dc0420;  1 drivers
v0000000000db4720_0 .var "q", 0 0;
v0000000000db47c0_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db6890 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db5b10;
 .timescale 0 0;
S_0000000000db5c90 .scope module, "ff[21]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000db49a0_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000db4a40_0 .net "data", 0 0, L_0000000000dc0880;  1 drivers
v0000000000db4c20_0 .var "q", 0 0;
v0000000000db30a0_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db6410 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db5c90;
 .timescale 0 0;
S_0000000000db5e10 .scope module, "ff[22]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000db3140_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000db31e0_0 .net "data", 0 0, L_0000000000dbf700;  1 drivers
v0000000000db3460_0 .var "q", 0 0;
v0000000000db3500_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db6710 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db5e10;
 .timescale 0 0;
S_0000000000db9cf0 .scope module, "ff[23]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000db3640_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000dbc140_0 .net "data", 0 0, L_0000000000dbf3e0;  1 drivers
v0000000000dbd040_0 .var "q", 0 0;
v0000000000dbc500_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db9e70 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db9cf0;
 .timescale 0 0;
S_0000000000dbaa70 .scope module, "ff[24]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000dbd220_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000dbc960_0 .net "data", 0 0, L_0000000000dbf5c0;  1 drivers
v0000000000dbc1e0_0 .var "q", 0 0;
v0000000000dbd0e0_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000dbb070 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000dbaa70;
 .timescale 0 0;
S_0000000000db9870 .scope module, "ff[25]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000dbc8c0_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000dbc820_0 .net "data", 0 0, L_0000000000dc10a0;  1 drivers
v0000000000dbcd20_0 .var "q", 0 0;
v0000000000dbd680_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db99f0 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000db9870;
 .timescale 0 0;
S_0000000000dba470 .scope module, "ff[26]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000dbd400_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000dbd7c0_0 .net "data", 0 0, L_0000000000dc06a0;  1 drivers
v0000000000dbcbe0_0 .var "q", 0 0;
v0000000000dbc000_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db9b70 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000dba470;
 .timescale 0 0;
S_0000000000dbb1f0 .scope module, "ff[27]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000dbd5e0_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000dbc280_0 .net "data", 0 0, L_0000000000dbf7a0;  1 drivers
v0000000000dbca00_0 .var "q", 0 0;
v0000000000dbcaa0_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000dbb370 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000dbb1f0;
 .timescale 0 0;
S_0000000000dba770 .scope module, "ff[28]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000dbc0a0_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000dbc3c0_0 .net "data", 0 0, L_0000000000dc0600;  1 drivers
v0000000000dbc780_0 .var "q", 0 0;
v0000000000dbbe20_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000dba2f0 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000dba770;
 .timescale 0 0;
S_0000000000dba8f0 .scope module, "ff[29]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000dbd9a0_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000dbc320_0 .net "data", 0 0, L_0000000000dc0e20;  1 drivers
v0000000000dbcb40_0 .var "q", 0 0;
v0000000000dbcc80_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000dba5f0 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000dba8f0;
 .timescale 0 0;
S_0000000000dbaef0 .scope module, "ff[30]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000dbcdc0_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000dbc6e0_0 .net "data", 0 0, L_0000000000dbf840;  1 drivers
v0000000000dbc640_0 .var "q", 0 0;
v0000000000dbce60_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000dbabf0 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000dbaef0;
 .timescale 0 0;
S_0000000000dbad70 .scope module, "ff[31]" "flipflop" 3 25, 4 1 0, S_0000000000d4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /OUTPUT 1 "q"
v0000000000dbbf60_0 .net "clock", 0 0, v0000000000dbc460_0;  alias, 1 drivers
v0000000000dbd180_0 .net "data", 0 0, L_0000000000dc0740;  1 drivers
v0000000000dbd2c0_0 .var "q", 0 0;
v0000000000dbcf00_0 .net "reset", 0 0, v0000000000dbd720_0;  alias, 1 drivers
S_0000000000db96f0 .scope begin, "FLIPFLOP" "FLIPFLOP" 4 21, 4 21 0, S_0000000000dbad70;
 .timescale 0 0;
    .scope S_0000000000d48dc0;
T_0 ;
    %wait E_0000000000d511d0;
    %fork t_1, S_0000000000d268b0;
    %jmp t_0;
    .scope S_0000000000d268b0;
t_1 ;
    %load/vec4 v0000000000d59fb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d5a230_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000d59470_0;
    %assign/vec4 v0000000000d5a230_0, 0;
T_0.1 ;
    %end;
    .scope S_0000000000d48dc0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000d26a30;
T_1 ;
    %wait E_0000000000d511d0;
    %fork t_3, S_0000000000de66f0;
    %jmp t_2;
    .scope S_0000000000de66f0;
t_3 ;
    %load/vec4 v0000000000d59650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d59510_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000d595b0_0;
    %assign/vec4 v0000000000d59510_0, 0;
T_1.1 ;
    %end;
    .scope S_0000000000d26a30;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000de6870;
T_2 ;
    %wait E_0000000000d511d0;
    %fork t_5, S_0000000000db0e20;
    %jmp t_4;
    .scope S_0000000000db0e20;
t_5 ;
    %load/vec4 v0000000000d59c90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d59dd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000d58a70_0;
    %assign/vec4 v0000000000d59dd0_0, 0;
T_2.1 ;
    %end;
    .scope S_0000000000de6870;
t_4 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000db0fa0;
T_3 ;
    %wait E_0000000000d511d0;
    %fork t_7, S_0000000000db1120;
    %jmp t_6;
    .scope S_0000000000db1120;
t_7 ;
    %load/vec4 v0000000000d5a5f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d59e70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000d59d30_0;
    %assign/vec4 v0000000000d59e70_0, 0;
T_3.1 ;
    %end;
    .scope S_0000000000db0fa0;
t_6 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000db12a0;
T_4 ;
    %wait E_0000000000d511d0;
    %fork t_9, S_0000000000db1420;
    %jmp t_8;
    .scope S_0000000000db1420;
t_9 ;
    %load/vec4 v0000000000d587f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d5a0f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000d58750_0;
    %assign/vec4 v0000000000d5a0f0_0, 0;
T_4.1 ;
    %end;
    .scope S_0000000000db12a0;
t_8 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000db15a0;
T_5 ;
    %wait E_0000000000d511d0;
    %fork t_11, S_0000000000db1720;
    %jmp t_10;
    .scope S_0000000000db1720;
t_11 ;
    %load/vec4 v0000000000d58cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d58c50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000d58bb0_0;
    %assign/vec4 v0000000000d58c50_0, 0;
T_5.1 ;
    %end;
    .scope S_0000000000db15a0;
t_10 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000db18a0;
T_6 ;
    %wait E_0000000000d511d0;
    %fork t_13, S_0000000000db1a20;
    %jmp t_12;
    .scope S_0000000000db1a20;
t_13 ;
    %load/vec4 v0000000000d59010_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d58f70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000d58e30_0;
    %assign/vec4 v0000000000d58f70_0, 0;
T_6.1 ;
    %end;
    .scope S_0000000000db18a0;
t_12 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000db1ba0;
T_7 ;
    %wait E_0000000000d511d0;
    %fork t_15, S_0000000000db1d70;
    %jmp t_14;
    .scope S_0000000000db1d70;
t_15 ;
    %load/vec4 v0000000000d4f980_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d502e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000d50240_0;
    %assign/vec4 v0000000000d502e0_0, 0;
T_7.1 ;
    %end;
    .scope S_0000000000db1ba0;
t_14 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000db2670;
T_8 ;
    %wait E_0000000000d511d0;
    %fork t_17, S_0000000000db21f0;
    %jmp t_16;
    .scope S_0000000000db21f0;
t_17 ;
    %load/vec4 v0000000000d4ff20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d4fe80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000d4f520_0;
    %assign/vec4 v0000000000d4fe80_0, 0;
T_8.1 ;
    %end;
    .scope S_0000000000db2670;
t_16 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000db2370;
T_9 ;
    %wait E_0000000000d511d0;
    %fork t_19, S_0000000000db24f0;
    %jmp t_18;
    .scope S_0000000000db24f0;
t_19 ;
    %load/vec4 v0000000000d4f8e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d4f5c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000000d4fd40_0;
    %assign/vec4 v0000000000d4f5c0_0, 0;
T_9.1 ;
    %end;
    .scope S_0000000000db2370;
t_18 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000db2af0;
T_10 ;
    %wait E_0000000000d511d0;
    %fork t_21, S_0000000000db27f0;
    %jmp t_20;
    .scope S_0000000000db27f0;
t_21 ;
    %load/vec4 v0000000000db42c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d4f700_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000000d4fac0_0;
    %assign/vec4 v0000000000d4f700_0, 0;
T_10.1 ;
    %end;
    .scope S_0000000000db2af0;
t_20 %join;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000db1ef0;
T_11 ;
    %wait E_0000000000d511d0;
    %fork t_23, S_0000000000db2070;
    %jmp t_22;
    .scope S_0000000000db2070;
t_23 ;
    %load/vec4 v0000000000db3780_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000db4040_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000000db40e0_0;
    %assign/vec4 v0000000000db4040_0, 0;
T_11.1 ;
    %end;
    .scope S_0000000000db1ef0;
t_22 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000db2970;
T_12 ;
    %wait E_0000000000d511d0;
    %fork t_25, S_0000000000db6590;
    %jmp t_24;
    .scope S_0000000000db6590;
t_25 ;
    %load/vec4 v0000000000db38c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000db3820_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000000db36e0_0;
    %assign/vec4 v0000000000db3820_0, 0;
T_12.1 ;
    %end;
    .scope S_0000000000db2970;
t_24 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000db5510;
T_13 ;
    %wait E_0000000000d511d0;
    %fork t_27, S_0000000000db5690;
    %jmp t_26;
    .scope S_0000000000db5690;
t_27 ;
    %load/vec4 v0000000000db2ec0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000db3be0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000000db3b40_0;
    %assign/vec4 v0000000000db3be0_0, 0;
T_13.1 ;
    %end;
    .scope S_0000000000db5510;
t_26 %join;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000db5f90;
T_14 ;
    %wait E_0000000000d511d0;
    %fork t_29, S_0000000000db6110;
    %jmp t_28;
    .scope S_0000000000db6110;
t_29 ;
    %load/vec4 v0000000000db4900_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000db3dc0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000000db4180_0;
    %assign/vec4 v0000000000db3dc0_0, 0;
T_14.1 ;
    %end;
    .scope S_0000000000db5f90;
t_28 %join;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000000db6a10;
T_15 ;
    %wait E_0000000000d511d0;
    %fork t_31, S_0000000000db6b90;
    %jmp t_30;
    .scope S_0000000000db6b90;
t_31 ;
    %load/vec4 v0000000000db3e60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000db4680_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000000db4860_0;
    %assign/vec4 v0000000000db4680_0, 0;
T_15.1 ;
    %end;
    .scope S_0000000000db6a10;
t_30 %join;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000000db4f10;
T_16 ;
    %wait E_0000000000d511d0;
    %fork t_33, S_0000000000db5090;
    %jmp t_32;
    .scope S_0000000000db5090;
t_33 ;
    %load/vec4 v0000000000db3280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000db3aa0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000db4220_0;
    %assign/vec4 v0000000000db3aa0_0, 0;
T_16.1 ;
    %end;
    .scope S_0000000000db4f10;
t_32 %join;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000db6290;
T_17 ;
    %wait E_0000000000d511d0;
    %fork t_35, S_0000000000db4d90;
    %jmp t_34;
    .scope S_0000000000db4d90;
t_35 ;
    %load/vec4 v0000000000db4400_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000db33c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000db3c80_0;
    %assign/vec4 v0000000000db33c0_0, 0;
T_17.1 ;
    %end;
    .scope S_0000000000db6290;
t_34 %join;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000db5990;
T_18 ;
    %wait E_0000000000d511d0;
    %fork t_37, S_0000000000db5210;
    %jmp t_36;
    .scope S_0000000000db5210;
t_37 ;
    %load/vec4 v0000000000db3fa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000db35a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000db3960_0;
    %assign/vec4 v0000000000db35a0_0, 0;
T_18.1 ;
    %end;
    .scope S_0000000000db5990;
t_36 %join;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000db5390;
T_19 ;
    %wait E_0000000000d511d0;
    %fork t_39, S_0000000000db5810;
    %jmp t_38;
    .scope S_0000000000db5810;
t_39 ;
    %load/vec4 v0000000000db3d20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000db3a00_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000db3000_0;
    %assign/vec4 v0000000000db3a00_0, 0;
T_19.1 ;
    %end;
    .scope S_0000000000db5390;
t_38 %join;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000db5b10;
T_20 ;
    %wait E_0000000000d511d0;
    %fork t_41, S_0000000000db6890;
    %jmp t_40;
    .scope S_0000000000db6890;
t_41 ;
    %load/vec4 v0000000000db47c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000db4720_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000db4540_0;
    %assign/vec4 v0000000000db4720_0, 0;
T_20.1 ;
    %end;
    .scope S_0000000000db5b10;
t_40 %join;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000db5c90;
T_21 ;
    %wait E_0000000000d511d0;
    %fork t_43, S_0000000000db6410;
    %jmp t_42;
    .scope S_0000000000db6410;
t_43 ;
    %load/vec4 v0000000000db30a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000db4c20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000db4a40_0;
    %assign/vec4 v0000000000db4c20_0, 0;
T_21.1 ;
    %end;
    .scope S_0000000000db5c90;
t_42 %join;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000db5e10;
T_22 ;
    %wait E_0000000000d511d0;
    %fork t_45, S_0000000000db6710;
    %jmp t_44;
    .scope S_0000000000db6710;
t_45 ;
    %load/vec4 v0000000000db3500_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000db3460_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000db31e0_0;
    %assign/vec4 v0000000000db3460_0, 0;
T_22.1 ;
    %end;
    .scope S_0000000000db5e10;
t_44 %join;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000db9cf0;
T_23 ;
    %wait E_0000000000d511d0;
    %fork t_47, S_0000000000db9e70;
    %jmp t_46;
    .scope S_0000000000db9e70;
t_47 ;
    %load/vec4 v0000000000dbc500_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000dbd040_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000dbc140_0;
    %assign/vec4 v0000000000dbd040_0, 0;
T_23.1 ;
    %end;
    .scope S_0000000000db9cf0;
t_46 %join;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000dbaa70;
T_24 ;
    %wait E_0000000000d511d0;
    %fork t_49, S_0000000000dbb070;
    %jmp t_48;
    .scope S_0000000000dbb070;
t_49 ;
    %load/vec4 v0000000000dbd0e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000dbc1e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000dbc960_0;
    %assign/vec4 v0000000000dbc1e0_0, 0;
T_24.1 ;
    %end;
    .scope S_0000000000dbaa70;
t_48 %join;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000db9870;
T_25 ;
    %wait E_0000000000d511d0;
    %fork t_51, S_0000000000db99f0;
    %jmp t_50;
    .scope S_0000000000db99f0;
t_51 ;
    %load/vec4 v0000000000dbd680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000dbcd20_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000dbc820_0;
    %assign/vec4 v0000000000dbcd20_0, 0;
T_25.1 ;
    %end;
    .scope S_0000000000db9870;
t_50 %join;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000dba470;
T_26 ;
    %wait E_0000000000d511d0;
    %fork t_53, S_0000000000db9b70;
    %jmp t_52;
    .scope S_0000000000db9b70;
t_53 ;
    %load/vec4 v0000000000dbc000_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000dbcbe0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000dbd7c0_0;
    %assign/vec4 v0000000000dbcbe0_0, 0;
T_26.1 ;
    %end;
    .scope S_0000000000dba470;
t_52 %join;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000dbb1f0;
T_27 ;
    %wait E_0000000000d511d0;
    %fork t_55, S_0000000000dbb370;
    %jmp t_54;
    .scope S_0000000000dbb370;
t_55 ;
    %load/vec4 v0000000000dbcaa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000dbca00_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000dbc280_0;
    %assign/vec4 v0000000000dbca00_0, 0;
T_27.1 ;
    %end;
    .scope S_0000000000dbb1f0;
t_54 %join;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000dba770;
T_28 ;
    %wait E_0000000000d511d0;
    %fork t_57, S_0000000000dba2f0;
    %jmp t_56;
    .scope S_0000000000dba2f0;
t_57 ;
    %load/vec4 v0000000000dbbe20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_28.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000dbc780_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000dbc3c0_0;
    %assign/vec4 v0000000000dbc780_0, 0;
T_28.1 ;
    %end;
    .scope S_0000000000dba770;
t_56 %join;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000dba8f0;
T_29 ;
    %wait E_0000000000d511d0;
    %fork t_59, S_0000000000dba5f0;
    %jmp t_58;
    .scope S_0000000000dba5f0;
t_59 ;
    %load/vec4 v0000000000dbcc80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000dbcb40_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000dbc320_0;
    %assign/vec4 v0000000000dbcb40_0, 0;
T_29.1 ;
    %end;
    .scope S_0000000000dba8f0;
t_58 %join;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000dbaef0;
T_30 ;
    %wait E_0000000000d511d0;
    %fork t_61, S_0000000000dbabf0;
    %jmp t_60;
    .scope S_0000000000dbabf0;
t_61 ;
    %load/vec4 v0000000000dbce60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000dbc640_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000dbc6e0_0;
    %assign/vec4 v0000000000dbc640_0, 0;
T_30.1 ;
    %end;
    .scope S_0000000000dbaef0;
t_60 %join;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000dbad70;
T_31 ;
    %wait E_0000000000d511d0;
    %fork t_63, S_0000000000db96f0;
    %jmp t_62;
    .scope S_0000000000db96f0;
t_63 ;
    %load/vec4 v0000000000dbcf00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000dbd2c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000dbd180_0;
    %assign/vec4 v0000000000dbd2c0_0, 0;
T_31.1 ;
    %end;
    .scope S_0000000000dbad70;
t_62 %join;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000d4d050;
T_32 ;
    %vpi_call 2 10 "$dumpfile", "colorbuff.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000d4d050 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000dbc460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000dbd720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000dbc5a0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000dbd720_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000dbd720_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0000000000dbc5a0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 4095, 0, 32;
    %store/vec4 v0000000000dbc5a0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0000000000dbc5a0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000000000dbc5a0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000dbc5a0_0, 0, 32;
    %delay 5, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_32;
    .scope S_0000000000d4d050;
T_33 ;
    %delay 1, 0;
    %load/vec4 v0000000000dbc460_0;
    %inv;
    %store/vec4 v0000000000dbc460_0, 0, 1;
    %jmp T_33;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "colorbuff_tb.v";
    "./colorbuff.v";
    "./flipflop.v";
