<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title> VREDUCESD - Perform a Reduction Transformation on a Scalar Float64 Value </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> ›  VREDUCESD - Perform a Reduction Transformation on a Scalar Float64 Value </div>
<div id="body">
<h1> VREDUCESD—Perform a Reduction Transformation on a Scalar Float64 Value</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EVEX.LLIG.66.0F3A.W1 57 VREDUCESD xmm1 {k1}{z}, xmm2, xmm3/m64{sae}, imm8/r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512D Q</td>
<td>Perform a reduction transformation on a scalar double precision floating-point value in xmm3/m64 by subtracting a number of fraction bits specified by the imm8 field. Also, upper double precision floating-point value (bits[127:64]) from xmm2 are copied to xmm1[127:64]. Stores the result in xmm1 register.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple Type</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Tuple1 Scalar</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>Perform a reduction transformation of the binary encoded double precision floating-point value in the low qword element of the second source operand (the third operand) and store the reduced result in binary floating-point format to the low qword element of the destination operand (the first operand) under the writemask k1. Bits 127:64 of the destination operand are copied from respective qword elements of the first source operand (the second operand).</p>
<p>The reduction transformation subtracts the integer part and the leading M fractional bits from the binary floating-point source value, where M is a unsigned integer specified by imm8[7:4], see Figure 5-28. Specifically, the reduc-tion transformation can be expressed as:</p>
<p>dest = src – (ROUND(2<sup>M</sup>*src))*2<sup>-M</sup>;</p>
<p>where “Round()” treats “src”, “2<sup>M</sup>”, and their product as binary floating-point numbers with normalized signifi-cand and biased exponents.</p>
<p>The magnitude of the reduced result can be expressed by considering src= 2<sup>p</sup>*man2, where ‘man2’ is the normalized significand and ‘p’ is the unbiased exponent</p>
<p>Then if RC = RNE: 0&lt;=|Reduced Result|&lt;=2<sup>p-M-1</sup></p>
<p>Then if RC ≠ RNE: 0&lt;=|Reduced Result|&lt;2<sup>p-M</sup></p>
<p>This instruction might end up with a precision exception set. However, in case of SPE set (i.e., Suppress Precision Exception, which is imm8[3]=1), no precision exception is reported.</p>
<p>The operation is write masked.</p>
<p>Handling of special case of input values are listed in Table 5-19.</p>
<p><strong>Operation</strong></p>
<p>ReduceArgumentDP(SRC[63:0], imm8[7:0])</p>
<p>{</p>
<p>// Check for NaN</p>
<p>IF (SRC [63:0] = NAN) THEN</p>
<p>RETURN (Convert SRC[63:0] to QNaN); FI;</p>
<p>M := imm8[7:4]; // Number of fraction bits of the normalized significand to be subtracted</p>
<p>RC := imm8[1:0];// Round Control for ROUND() operation</p>
<p>RC source := imm[2];</p>
<p>SPE := imm[3];// Suppress Precision Exception</p>
<p>TMP[63:0] := 2<sup>-M</sup> *{ROUND(2<sup>M</sup>*SRC[63:0], SPE, RC_source, RC)}; // ROUND() treats SRC and 2<sup>M </sup>as standard binary FP values</p>
<p>TMP[63:0] := SRC[63:0] – TMP[63:0]; // subtraction under the same RC,SPE controls</p>
<p>RETURN TMP[63:0]; // binary encoded FP with biased exponent and normalized significand</p>
<p>}</p>
<p><strong>VREDUCESD</strong></p>
<p>IF k1[0] or *no writemask*</p>
<p>THEN</p>
<p>DEST[63:0] := ReduceArgumentDP(SRC2[63:0], imm8[7:0])</p>
<p>ELSE</p>
<p>IF *merging-masking*</p>
<p>; merging-masking</p>
<p>THEN *DEST[63:0] remains unchanged*</p>
<p>ELSE</p>
<p>; zeroing-masking</p>
<p>THEN DEST[63:0] = 0</p>
<p>FI;</p>
<p>FI;</p>
<p>DEST[127:64] := SRC1[127:64]</p>
<p>DEST[MAXVL-1:128] := 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VREDUCESD __m128d _mm_mask_reduce_sd( __m128d a, __m128d b, int imm, int sae)</p>
<p>VREDUCESD __m128d _mm_mask_reduce_sd(__m128d s, __mmask16 k, __m128d a, __m128d b, int imm, int sae)</p>
<p>VREDUCESD __m128d _mm_maskz_reduce_sd(__mmask16 k, __m128d a, __m128d b, int imm, int sae)</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Invalid, Precision.</p>
<p>If SPE is enabled, precision exception is not reported (regardless of MXCSR exception mask).</p>
<p><strong>Other Exceptions</strong></p>
<p>See Table 2-47, “Type E3 Class Exception Conditions.”</p></div></body></html>