
---------- Begin Simulation Statistics ----------
simSeconds                                   0.017403                       # Number of seconds simulated (Second)
simTicks                                  17402966000                       # Number of ticks simulated (Tick)
finalTick                                 17402966000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     68.97                       # Real time elapsed on the host (Second)
hostTickRate                                252333727                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1187928                       # Number of bytes of host memory used (Byte)
simInsts                                     11243713                       # Number of instructions simulated (Count)
simOps                                       22413851                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   163028                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     324988                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.L2cache.demandHits::cpu.data           1222909                       # number of demand (read+write) hits (Count)
system.L2cache.demandHits::total              1222909                       # number of demand (read+write) hits (Count)
system.L2cache.overallHits::cpu.data          1222909                       # number of overall hits (Count)
system.L2cache.overallHits::total             1222909                       # number of overall hits (Count)
system.L2cache.demandMisses::cpu.inst             468                       # number of demand (read+write) misses (Count)
system.L2cache.demandMisses::cpu.data          202807                       # number of demand (read+write) misses (Count)
system.L2cache.demandMisses::total             203275                       # number of demand (read+write) misses (Count)
system.L2cache.overallMisses::cpu.inst            468                       # number of overall misses (Count)
system.L2cache.overallMisses::cpu.data         202807                       # number of overall misses (Count)
system.L2cache.overallMisses::total            203275                       # number of overall misses (Count)
system.L2cache.demandMissLatency::cpu.inst     46375000                       # number of demand (read+write) miss ticks (Tick)
system.L2cache.demandMissLatency::cpu.data  19505441000                       # number of demand (read+write) miss ticks (Tick)
system.L2cache.demandMissLatency::total   19551816000                       # number of demand (read+write) miss ticks (Tick)
system.L2cache.overallMissLatency::cpu.inst     46375000                       # number of overall miss ticks (Tick)
system.L2cache.overallMissLatency::cpu.data  19505441000                       # number of overall miss ticks (Tick)
system.L2cache.overallMissLatency::total  19551816000                       # number of overall miss ticks (Tick)
system.L2cache.demandAccesses::cpu.inst           468                       # number of demand (read+write) accesses (Count)
system.L2cache.demandAccesses::cpu.data       1425716                       # number of demand (read+write) accesses (Count)
system.L2cache.demandAccesses::total          1426184                       # number of demand (read+write) accesses (Count)
system.L2cache.overallAccesses::cpu.inst          468                       # number of overall (read+write) accesses (Count)
system.L2cache.overallAccesses::cpu.data      1425716                       # number of overall (read+write) accesses (Count)
system.L2cache.overallAccesses::total         1426184                       # number of overall (read+write) accesses (Count)
system.L2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.L2cache.demandMissRate::cpu.data      0.142249                       # miss rate for demand accesses (Ratio)
system.L2cache.demandMissRate::total         0.142531                       # miss rate for demand accesses (Ratio)
system.L2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.L2cache.overallMissRate::cpu.data     0.142249                       # miss rate for overall accesses (Ratio)
system.L2cache.overallMissRate::total        0.142531                       # miss rate for overall accesses (Ratio)
system.L2cache.demandAvgMissLatency::cpu.inst 99091.880342                       # average overall miss latency ((Cycle/Count))
system.L2cache.demandAvgMissLatency::cpu.data 96177.355811                       # average overall miss latency ((Cycle/Count))
system.L2cache.demandAvgMissLatency::total 96184.065921                       # average overall miss latency ((Cycle/Count))
system.L2cache.overallAvgMissLatency::cpu.inst 99091.880342                       # average overall miss latency ((Cycle/Count))
system.L2cache.overallAvgMissLatency::cpu.data 96177.355811                       # average overall miss latency ((Cycle/Count))
system.L2cache.overallAvgMissLatency::total 96184.065921                       # average overall miss latency ((Cycle/Count))
system.L2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.L2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.L2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.L2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.L2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.L2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.L2cache.writebacks::writebacks            1441                       # number of writebacks (Count)
system.L2cache.writebacks::total                 1441                       # number of writebacks (Count)
system.L2cache.demandMshrMisses::cpu.inst          468                       # number of demand (read+write) MSHR misses (Count)
system.L2cache.demandMshrMisses::cpu.data       202807                       # number of demand (read+write) MSHR misses (Count)
system.L2cache.demandMshrMisses::total         203275                       # number of demand (read+write) MSHR misses (Count)
system.L2cache.overallMshrMisses::cpu.inst          468                       # number of overall MSHR misses (Count)
system.L2cache.overallMshrMisses::cpu.data       202807                       # number of overall MSHR misses (Count)
system.L2cache.overallMshrMisses::total        203275                       # number of overall MSHR misses (Count)
system.L2cache.demandMshrMissLatency::cpu.inst     37035000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.L2cache.demandMshrMissLatency::cpu.data  15449301000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.L2cache.demandMshrMissLatency::total  15486336000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.L2cache.overallMshrMissLatency::cpu.inst     37035000                       # number of overall MSHR miss ticks (Tick)
system.L2cache.overallMshrMissLatency::cpu.data  15449301000                       # number of overall MSHR miss ticks (Tick)
system.L2cache.overallMshrMissLatency::total  15486336000                       # number of overall MSHR miss ticks (Tick)
system.L2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.L2cache.demandMshrMissRate::cpu.data     0.142249                       # mshr miss ratio for demand accesses (Ratio)
system.L2cache.demandMshrMissRate::total     0.142531                       # mshr miss ratio for demand accesses (Ratio)
system.L2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.L2cache.overallMshrMissRate::cpu.data     0.142249                       # mshr miss ratio for overall accesses (Ratio)
system.L2cache.overallMshrMissRate::total     0.142531                       # mshr miss ratio for overall accesses (Ratio)
system.L2cache.demandAvgMshrMissLatency::cpu.inst 79134.615385                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.demandAvgMshrMissLatency::cpu.data 76177.355811                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.demandAvgMshrMissLatency::total 76184.164309                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.overallAvgMshrMissLatency::cpu.inst 79134.615385                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.overallAvgMshrMissLatency::cpu.data 76177.355811                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.overallAvgMshrMissLatency::total 76184.164309                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.replacements                    170506                       # number of replacements (Count)
system.L2cache.CleanEvict.mshrMisses::writebacks            4                       # number of CleanEvict MSHR misses (Count)
system.L2cache.CleanEvict.mshrMisses::total            4                       # number of CleanEvict MSHR misses (Count)
system.L2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.L2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.L2cache.ReadExReq.hits::cpu.data             5                       # number of ReadExReq hits (Count)
system.L2cache.ReadExReq.hits::total                5                       # number of ReadExReq hits (Count)
system.L2cache.ReadExReq.misses::cpu.data          122                       # number of ReadExReq misses (Count)
system.L2cache.ReadExReq.misses::total            122                       # number of ReadExReq misses (Count)
system.L2cache.ReadExReq.missLatency::cpu.data     12174000                       # number of ReadExReq miss ticks (Tick)
system.L2cache.ReadExReq.missLatency::total     12174000                       # number of ReadExReq miss ticks (Tick)
system.L2cache.ReadExReq.accesses::cpu.data          127                       # number of ReadExReq accesses(hits+misses) (Count)
system.L2cache.ReadExReq.accesses::total          127                       # number of ReadExReq accesses(hits+misses) (Count)
system.L2cache.ReadExReq.missRate::cpu.data     0.960630                       # miss rate for ReadExReq accesses (Ratio)
system.L2cache.ReadExReq.missRate::total     0.960630                       # miss rate for ReadExReq accesses (Ratio)
system.L2cache.ReadExReq.avgMissLatency::cpu.data 99786.885246                       # average ReadExReq miss latency ((Tick/Count))
system.L2cache.ReadExReq.avgMissLatency::total 99786.885246                       # average ReadExReq miss latency ((Tick/Count))
system.L2cache.ReadExReq.mshrMisses::cpu.data          122                       # number of ReadExReq MSHR misses (Count)
system.L2cache.ReadExReq.mshrMisses::total          122                       # number of ReadExReq MSHR misses (Count)
system.L2cache.ReadExReq.mshrMissLatency::cpu.data      9734000                       # number of ReadExReq MSHR miss ticks (Tick)
system.L2cache.ReadExReq.mshrMissLatency::total      9734000                       # number of ReadExReq MSHR miss ticks (Tick)
system.L2cache.ReadExReq.mshrMissRate::cpu.data     0.960630                       # mshr miss rate for ReadExReq accesses (Ratio)
system.L2cache.ReadExReq.mshrMissRate::total     0.960630                       # mshr miss rate for ReadExReq accesses (Ratio)
system.L2cache.ReadExReq.avgMshrMissLatency::cpu.data 79786.885246                       # average ReadExReq mshr miss latency ((Tick/Count))
system.L2cache.ReadExReq.avgMshrMissLatency::total 79786.885246                       # average ReadExReq mshr miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.hits::cpu.data      1222904                       # number of ReadSharedReq hits (Count)
system.L2cache.ReadSharedReq.hits::total      1222904                       # number of ReadSharedReq hits (Count)
system.L2cache.ReadSharedReq.misses::cpu.inst          468                       # number of ReadSharedReq misses (Count)
system.L2cache.ReadSharedReq.misses::cpu.data       202685                       # number of ReadSharedReq misses (Count)
system.L2cache.ReadSharedReq.misses::total       203153                       # number of ReadSharedReq misses (Count)
system.L2cache.ReadSharedReq.missLatency::cpu.inst     46375000                       # number of ReadSharedReq miss ticks (Tick)
system.L2cache.ReadSharedReq.missLatency::cpu.data  19493267000                       # number of ReadSharedReq miss ticks (Tick)
system.L2cache.ReadSharedReq.missLatency::total  19539642000                       # number of ReadSharedReq miss ticks (Tick)
system.L2cache.ReadSharedReq.accesses::cpu.inst          468                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.L2cache.ReadSharedReq.accesses::cpu.data      1425589                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.L2cache.ReadSharedReq.accesses::total      1426057                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.L2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.missRate::cpu.data     0.142176                       # miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.missRate::total     0.142458                       # miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.avgMissLatency::cpu.inst 99091.880342                       # average ReadSharedReq miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.avgMissLatency::cpu.data 96175.183166                       # average ReadSharedReq miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.avgMissLatency::total 96181.902310                       # average ReadSharedReq miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.mshrMisses::cpu.inst          468                       # number of ReadSharedReq MSHR misses (Count)
system.L2cache.ReadSharedReq.mshrMisses::cpu.data       202685                       # number of ReadSharedReq MSHR misses (Count)
system.L2cache.ReadSharedReq.mshrMisses::total       203153                       # number of ReadSharedReq MSHR misses (Count)
system.L2cache.ReadSharedReq.mshrMissLatency::cpu.inst     37035000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.L2cache.ReadSharedReq.mshrMissLatency::cpu.data  15439567000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.L2cache.ReadSharedReq.mshrMissLatency::total  15476602000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.L2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.mshrMissRate::cpu.data     0.142176                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.mshrMissRate::total     0.142458                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79134.615385                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 76175.183166                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.avgMshrMissLatency::total 76182.000758                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.L2cache.WritebackDirty.hits::writebacks         1879                       # number of WritebackDirty hits (Count)
system.L2cache.WritebackDirty.hits::total         1879                       # number of WritebackDirty hits (Count)
system.L2cache.WritebackDirty.accesses::writebacks         1879                       # number of WritebackDirty accesses(hits+misses) (Count)
system.L2cache.WritebackDirty.accesses::total         1879                       # number of WritebackDirty accesses(hits+misses) (Count)
system.L2cache.power_state.pwrStateResidencyTicks::UNDEFINED  17402966000                       # Cumulative time (in ticks) in various power states (Tick)
system.L2cache.tags.tagsInUse            30515.021962                       # Average ticks per tags in use ((Tick/Count))
system.L2cache.tags.totalRefs                 2850895                       # Total number of references to valid blocks. (Count)
system.L2cache.tags.sampledRefs                203274                       # Sample count of references to valid blocks. (Count)
system.L2cache.tags.avgRefs                 14.024888                       # Average number of references to valid blocks. ((Count/Count))
system.L2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.L2cache.tags.occupancies::cpu.inst    60.686084                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.L2cache.tags.occupancies::cpu.data 30454.335878                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.L2cache.tags.avgOccs::cpu.inst        0.001852                       # Average percentage of cache occupancy ((Ratio/Tick))
system.L2cache.tags.avgOccs::cpu.data        0.929393                       # Average percentage of cache occupancy ((Ratio/Tick))
system.L2cache.tags.avgOccs::total           0.931245                       # Average percentage of cache occupancy ((Ratio/Tick))
system.L2cache.tags.occupanciesTaskId::1024        32768                       # Occupied blocks per task id (Count)
system.L2cache.tags.ageTaskId_1024::0             137                       # Occupied blocks per task id, per block age (Count)
system.L2cache.tags.ageTaskId_1024::1            1033                       # Occupied blocks per task id, per block age (Count)
system.L2cache.tags.ageTaskId_1024::2           10355                       # Occupied blocks per task id, per block age (Count)
system.L2cache.tags.ageTaskId_1024::3           17147                       # Occupied blocks per task id, per block age (Count)
system.L2cache.tags.ageTaskId_1024::4            4096                       # Occupied blocks per task id, per block age (Count)
system.L2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.L2cache.tags.tagAccesses              23010474                       # Number of tag accesses (Count)
system.L2cache.tags.dataAccesses             23010474                       # Number of data accesses (Count)
system.L2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17402966000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         17402967                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        22762528                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        5                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       30082885                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  24786                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               348676                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            524960                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            17383281                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.730564                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.167932                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8295184     47.72%     47.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2601676     14.97%     62.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    932600      5.36%     68.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1053798      6.06%     74.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2066894     11.89%     86.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1134055      6.52%     92.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    759642      4.37%     96.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    356544      2.05%     98.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    182888      1.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              17383281                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  100152      4.03%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     11      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      3      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     3      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      4.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult             1233      0.05%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      4.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 925217     37.26%     41.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    19      0.00%     41.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead           1456695     58.66%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                9      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          661      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      11455712     38.08%     38.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            5      0.00%     38.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            25      0.00%     38.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      3182740     10.58%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          206      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          218      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      1587665      5.28%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      1563096      5.20%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3758947     12.50%     71.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1774      0.01%     71.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      8506660     28.28%     99.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        25128      0.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       30082885                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.728607                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2483342                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.082550                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 48757156                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                13306193                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        13000085                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  31300023                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  9805037                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          9547024                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    16192373                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     16373193                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          30035451                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      12255312                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     47434                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           12282120                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1618968                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        26808                       # Number of stores executed (Count)
system.cpu.numRate                           1.725881                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             287                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           19686                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    11243713                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      22413851                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.547795                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.547795                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.646080                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.646080                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   35907956                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  11354845                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     9577125                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    9523025                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     8093654                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    6504656                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  15532652                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        1                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        4846321                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         27507                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         1023                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          981                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1683714                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1682458                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             25468                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1656323                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1655535                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999524                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     301                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             301                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              282                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           95                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          350006                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             25356                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     17325589                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.293685                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.567111                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        12679248     73.18%     73.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          438150      2.53%     75.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          594088      3.43%     79.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1496823      8.64%     87.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           10401      0.06%     87.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          134494      0.78%     88.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           33630      0.19%     88.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          128838      0.74%     89.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1809917     10.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     17325589                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             11243713                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               22413851                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4790485                       # Number of memory references committed (Count)
system.cpu.commit.loads                       4764277                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1613884                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    9502023                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    16063417                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   147                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          191      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     11346081     50.62%     50.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      3126135     13.95%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      1587576      7.08%     71.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      1563000      6.97%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1613647      7.20%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1174      0.01%     85.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      3150630     14.06%     99.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     22413851                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1809917                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        2260972                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2260972                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2260972                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2260972                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      2646107                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         2646107                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      2646107                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        2646107                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 143722138998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 143722138998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 143722138998                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 143722138998                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4907079                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4907079                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4907079                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4907079                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.539243                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.539243                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.539243                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.539243                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 54314.560597                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 54314.560597                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 54314.560597                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 54314.560597                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs      6503721                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1037062                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       6.271294                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1879                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1879                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1220391                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1220391                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1220391                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1220391                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1425716                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1425716                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1425716                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1425716                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  50283729998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  50283729998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  50283729998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  50283729998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.290543                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.290543                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.290543                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.290543                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 35269.106889                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 35269.106889                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 35269.106889                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 35269.106889                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                1424692                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2234891                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2234891                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      2645979                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       2645979                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 143709074000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 143709074000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4880870                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4880870                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.542112                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.542112                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 54312.250400                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 54312.250400                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      1220390                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      1220390                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1425589                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1425589                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  50270996000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  50270996000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.292077                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.292077                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 35263.316426                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 35263.316426                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        26081                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          26081                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          128                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          128                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     13064998                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     13064998                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        26209                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        26209                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.004884                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.004884                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 102070.296875                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 102070.296875                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          127                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          127                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     12733998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     12733998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004846                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004846                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 100267.700787                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 100267.700787                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  17402966000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1020.779588                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3686688                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1425716                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.585850                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1020.779588                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.996855                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996855                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          464                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          560                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           11239874                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          11239874                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17402966000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1134444                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              12825019                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2216115                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1182310                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  25393                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1621717                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   226                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               23035431                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1012                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            3332048                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       11783194                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1683714                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1655855                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      14024729                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   51228                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           701                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3315347                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  9019                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           17383281                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.351644                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.561573                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 12252013     70.48%     70.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1487668      8.56%     79.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   112639      0.65%     79.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   151408      0.87%     80.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   185192      1.07%     81.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1579127      9.08%     90.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    72906      0.42%     91.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    83625      0.48%     91.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1458703      8.39%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             17383281                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.096749                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.677080                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3314737                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3314737                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3314737                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3314737                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          610                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             610                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          610                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            610                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     59542998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     59542998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     59542998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     59542998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3315347                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3315347                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3315347                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3315347                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000184                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000184                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000184                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000184                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 97611.472131                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 97611.472131                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 97611.472131                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 97611.472131                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          265                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      44.166667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          142                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           142                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          142                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          142                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          468                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          468                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          468                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          468                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     47784998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     47784998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     47784998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     47784998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000141                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000141                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000141                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000141                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 102104.696581                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 102104.696581                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 102104.696581                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 102104.696581                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     24                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3314737                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3314737                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          610                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           610                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     59542998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     59542998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3315347                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3315347                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000184                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000184                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 97611.472131                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 97611.472131                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          142                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          142                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          468                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          468                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     47784998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     47784998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000141                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000141                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 102104.696581                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 102104.696581                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  17402966000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           407.478267                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3315204                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                467                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            7098.937901                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   407.478267                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.397928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.397928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          443                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          404                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.432617                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            6631161                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           6631161                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17402966000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     25393                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      79370                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1393075                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               22762533                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 7131                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4846321                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   27507                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     5                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2646                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1384814                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          27614                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1458                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                29072                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 22549095                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                22547109                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  17360551                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  23803277                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.295590                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.729334                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         215                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   82044                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  22                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1299                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                1012727                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4764277                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             45.519512                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            38.212699                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 684440     14.37%     14.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               524998     11.02%     25.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               945182     19.84%     45.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               414540      8.70%     53.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               297956      6.25%     60.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               533444     11.20%     71.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               187915      3.94%     75.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               247351      5.19%     80.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               244380      5.13%     85.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               391124      8.21%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             127522      2.68%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             105942      2.22%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              19058      0.40%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4263      0.09%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1492      0.03%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                892      0.02%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                662      0.01%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                447      0.01%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                475      0.01%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                388      0.01%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                614      0.01%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                971      0.02%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1062      0.02%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1867      0.04%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1932      0.04%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               2332      0.05%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               2418      0.05%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               2221      0.05%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               2209      0.05%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2199      0.05%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            13981      0.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4764277                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 4905517                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   26809                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    126571                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        25                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17402966000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 3315472                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       168                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17402966000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  17402966000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  25393                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1603745                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1542009                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            156                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2918857                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              11293121                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               22869215                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 34615                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2732552                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               10811033                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   5210                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            27748322                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    47438740                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 21291476                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   9752996                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              27203566                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   544750                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       7                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   6410473                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         38279282                       # The number of ROB reads (Count)
system.cpu.rob.writes                        45585427                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 11243713                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   22413851                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              1426056                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           3320                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            1591902                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                 127                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                127                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         1426057                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.L2cache.cpu_side_port          959                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.L2cache.cpu_side_port      4276124                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  4277083                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.L2cache.cpu_side_port        29888                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.L2cache.cpu_side_port     91366080                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  91395968                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            170506                       # Total snoops (Count)
system.l2bus.snoopTraffic                       92224                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             1596690                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000256                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.015983                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   1596282     99.97%     99.97% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       408      0.03%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               1596690                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  17402966000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           2854658000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1401000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          4277148000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         2850900                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      1424716                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               408                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          408                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mem_ctrl.avgPriority_writebacks::samples      1441.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       467.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    202807.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001589536500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            80                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            80                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               411909                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1350                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       203274                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1441                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     203274                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1441                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       21.81                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 203274                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1441                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   180875                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    21079                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1107                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      209                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      71                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      81                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      81                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      81                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     2452.525000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     193.538651                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    4600.950590                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023            57     71.25%     71.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-2047            2      2.50%     73.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-7167            1      1.25%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-8191           17     21.25%     96.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-9215            2      2.50%     98.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-29695            1      1.25%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             80                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.775000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.762376                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.655551                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 9     11.25%     11.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      1.25%     12.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                69     86.25%     98.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      1.25%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             80                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 13009536                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 92224                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               747547056.05929482                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               5299326.56306977                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    17402847000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       85010.12                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        29888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     12979648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        91008                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1717408.400384164415                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 745829647.658910632133                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 5229453.416159061715                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          467                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       202807                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         1441                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     13061750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   5049954000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 366694603500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27969.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     24900.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 254472313.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        29888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     12979648                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        13009536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        29888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        29888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        92224                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        92224                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           467                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        202807                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           203274                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         1441                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1441                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1717408                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       745829648                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          747547056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1717408                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1717408                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      5299327                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           5299327                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      5299327                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1717408                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      745829648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         752846383                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                203274                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1422                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         12797                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         12625                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         12744                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         12559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         12793                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         12945                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         13001                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         12964                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         12600                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         12557                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        12553                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        12580                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        12594                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        12564                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        12616                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        12782                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            48                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           258                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           364                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            39                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1251628250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1016370000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          5063015750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  6157.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            24907.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               182833                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1256                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.33                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        20605                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   635.778889                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   409.834888                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   406.699399                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         4598     22.31%     22.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1627      7.90%     30.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          816      3.96%     34.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          579      2.81%     36.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          528      2.56%     39.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          787      3.82%     43.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2707     13.14%     56.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          379      1.84%     58.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         8584     41.66%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        20605                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               13009536                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten               91008                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               747.547056                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 5.229453                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     5.88                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.84                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.93                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  17402966000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         85308720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         45338865                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       731335920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        7177500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1373720400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   6302953410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1374988800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     9920823615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    570.065104                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3507261000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    581100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  13314605000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         61825260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         32857110                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       720040440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         245340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1373720400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   5017051080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   2457853920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     9663593550                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    555.284286                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   6325120250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    581100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  10496745750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  17402966000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              203152                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1441                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            168661                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                122                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               122                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         203152                       # Transaction distribution (Count)
system.membus.pktCount_system.L2cache.mem_side_port::system.mem_ctrl.port       576650                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.L2cache.mem_side_port::total       576650                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  576650                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.L2cache.mem_side_port::system.mem_ctrl.port     13101760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.L2cache.mem_side_port::total     13101760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 13101760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             203274                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   203274    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               203274                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  17402966000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           379140000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         1071519750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         373376                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       170102                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
