5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (time2.vcd) 2 -o (time2.cdd) 2 -v (time2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 time2.v 8 29 1 
2 1 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 1070006 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 10 1070009 1 0 0 0 1 17 0 1 0 0 0 0
1 e 3 11 3080006 1 0 0 0 1 17 1 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 time2.v 13 18 1 
2 2 14 14 14 50008 1 0 21004 0 0 1 16 0 0
2 3 14 14 14 10001 0 1 1410 0 0 1 1 a
2 4 14 14 14 10008 1 37 16 2 3
2 5 15 15 15 50008 1 0 21004 0 0 1 16 0 0
2 6 15 15 15 10001 0 1 1410 0 0 1 1 b
2 7 15 15 15 10008 1 37 16 5 6
2 8 16 16 16 30003 0 1 1000 0 0 1 1 e
2 9 16 16 16 30003 1 29 1002 8 0 1 18 0 1 0 0 0 0
2 10 17 17 17 190019 0 1 1010 0 0 1 1 b
2 11 17 17 17 180019 0 1b 1020 10 0 1 18 0 1 0 0 0 0
2 12 17 17 17 140014 0 1 1010 0 0 1 1 b
2 13 17 17 17 50014 0 1a 1030 11 12 1 18 0 1 0 0 0 0
2 14 17 17 17 e000f 0 0 1010 0 0 32 48 a 0
2 15 17 17 17 6000a 0 69 1010 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 16 17 17 17 50010 0 e 301030 14 15 1 18 0 1 0 0 0 0
2 17 17 17 17 50019 0 19 101030 13 16 1 18 0 1 0 0 0 0
2 18 17 17 17 10001 0 1 1410 0 0 1 1 a
2 19 17 17 17 10019 0 37 100032 17 18
4 4 11 7 7 4
4 7 0 9 9 4
4 9 0 19 0 4
4 19 0 0 0 4
3 1 main.u$1 "main.u$1" 0 time2.v 20 27 1 
