<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AVRGenAsmMatcher.inc source code [llvm/build/lib/Target/AVR/AVRGenAsmMatcher.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/AVR/AVRGenAsmMatcher.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AVR</a>/<a href='AVRGenAsmMatcher.inc.html'>AVRGenAsmMatcher.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Assembly Matcher Source Fragment                                           *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/AVR/AsmParser/AVRAsmParser.cpp.html#46" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/AVR/AsmParser/AVRAsmParser.cpp.html#46" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="12">12</th><td>  <i>// This should be included into the middle of the declaration of</i></td></tr>
<tr><th id="13">13</th><td><i>  // your subclasses implementation of MCTargetAsmParser.</i></td></tr>
<tr><th id="14">14</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="decl fn" href="AVRGenAsmMatcher.inc.html#_ZNK12_GLOBAL__N_112AVRAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" title='(anonymous namespace)::AVRAsmParser::ComputeAvailableFeatures' data-ref="_ZNK12_GLOBAL__N_112AVRAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" data-ref-filename="_ZNK12_GLOBAL__N_112AVRAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" id="_ZNK12_GLOBAL__N_112AVRAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE">ComputeAvailableFeatures</a>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col9 decl" id="19FB" title='FB' data-type='const llvm::FeatureBitset &amp;' data-ref="19FB" data-ref-filename="19FB">FB</dfn>) <em>const</em>;</td></tr>
<tr><th id="15">15</th><td>  <em>void</em> <a class="decl fn" href="AVRGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112AVRAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" title='(anonymous namespace)::AVRAsmParser::convertToMCInst' data-ref="_ZN12_GLOBAL__N_112AVRAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" data-ref-filename="_ZN12_GLOBAL__N_112AVRAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" id="_ZN12_GLOBAL__N_112AVRAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE">convertToMCInst</a>(<em>unsigned</em> <dfn class="local col0 decl" id="20Kind" title='Kind' data-type='unsigned int' data-ref="20Kind" data-ref-filename="20Kind">Kind</dfn>, <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="21Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="21Inst" data-ref-filename="21Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="22Opcode" title='Opcode' data-type='unsigned int' data-ref="22Opcode" data-ref-filename="22Opcode">Opcode</dfn>,</td></tr>
<tr><th id="16">16</th><td>                       <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col3 decl" id="23Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="23Operands" data-ref-filename="23Operands">Operands</dfn>);</td></tr>
<tr><th id="17">17</th><td>  <em>void</em> <a class="virtual decl fn" href="AVRGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112AVRAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" title='(anonymous namespace)::AVRAsmParser::convertToMapAndConstraints' data-ref="_ZN12_GLOBAL__N_112AVRAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" data-ref-filename="_ZN12_GLOBAL__N_112AVRAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" id="_ZN12_GLOBAL__N_112AVRAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE">convertToMapAndConstraints</a>(<em>unsigned</em> <dfn class="local col4 decl" id="24Kind" title='Kind' data-type='unsigned int' data-ref="24Kind" data-ref-filename="24Kind">Kind</dfn>,</td></tr>
<tr><th id="18">18</th><td>                           <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col5 decl" id="25Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="25Operands" data-ref-filename="25Operands">Operands</dfn>) override;</td></tr>
<tr><th id="19">19</th><td>  <em>unsigned</em> <a class="decl fn" href="AVRGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112AVRAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS17737000" title='(anonymous namespace)::AVRAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_112AVRAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS17737000" data-ref-filename="_ZN12_GLOBAL__N_112AVRAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS17737000" id="_ZN12_GLOBAL__N_112AVRAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS17737000">MatchInstructionImpl</a>(<em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col6 decl" id="26Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="26Operands" data-ref-filename="26Operands">Operands</dfn>,</td></tr>
<tr><th id="20">20</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="27Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="27Inst" data-ref-filename="27Inst">Inst</dfn>,</td></tr>
<tr><th id="21">21</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col8 decl" id="28ErrorInfo" title='ErrorInfo' data-type='uint64_t &amp;' data-ref="28ErrorInfo" data-ref-filename="28ErrorInfo">ErrorInfo</dfn>,</td></tr>
<tr><th id="22">22</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col9 decl" id="29MissingFeatures" title='MissingFeatures' data-type='llvm::FeatureBitset &amp;' data-ref="29MissingFeatures" data-ref-filename="29MissingFeatures">MissingFeatures</dfn>,</td></tr>
<tr><th id="23">23</th><td>                                <em>bool</em> <dfn class="local col0 decl" id="30matchingInlineAsm" title='matchingInlineAsm' data-type='bool' data-ref="30matchingInlineAsm" data-ref-filename="30matchingInlineAsm">matchingInlineAsm</dfn>,</td></tr>
<tr><th id="24">24</th><td>                                <em>unsigned</em> <dfn class="local col1 decl" id="31VariantID" title='VariantID' data-type='unsigned int' data-ref="31VariantID" data-ref-filename="31VariantID">VariantID</dfn> = <var>0</var>);</td></tr>
<tr><th id="25">25</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZN12_GLOBAL__N_112AVRAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj" title='(anonymous namespace)::AVRAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_112AVRAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj" data-ref-filename="_ZN12_GLOBAL__N_112AVRAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj">MatchInstructionImpl</dfn>(<em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col2 decl" id="32Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="32Operands" data-ref-filename="32Operands">Operands</dfn>,</td></tr>
<tr><th id="26">26</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="33Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="33Inst" data-ref-filename="33Inst">Inst</dfn>,</td></tr>
<tr><th id="27">27</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col4 decl" id="34ErrorInfo" title='ErrorInfo' data-type='uint64_t &amp;' data-ref="34ErrorInfo" data-ref-filename="34ErrorInfo">ErrorInfo</dfn>,</td></tr>
<tr><th id="28">28</th><td>                                <em>bool</em> <dfn class="local col5 decl" id="35matchingInlineAsm" title='matchingInlineAsm' data-type='bool' data-ref="35matchingInlineAsm" data-ref-filename="35matchingInlineAsm">matchingInlineAsm</dfn>,</td></tr>
<tr><th id="29">29</th><td>                                <em>unsigned</em> <dfn class="local col6 decl" id="36VariantID" title='VariantID' data-type='unsigned int' data-ref="36VariantID" data-ref-filename="36VariantID">VariantID</dfn> = <var>0</var>) {</td></tr>
<tr><th id="30">30</th><td>    <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZN4llvm13FeatureBitsetC1Ev" title='llvm::FeatureBitset::FeatureBitset' data-ref="_ZN4llvm13FeatureBitsetC1Ev" data-ref-filename="_ZN4llvm13FeatureBitsetC1Ev"></a><dfn class="local col7 decl" id="37MissingFeatures" title='MissingFeatures' data-type='llvm::FeatureBitset' data-ref="37MissingFeatures" data-ref-filename="37MissingFeatures">MissingFeatures</dfn>;</td></tr>
<tr><th id="31">31</th><td>    <b>return</b> <a class="member fn" href="AVRGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112AVRAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS17737000" title='(anonymous namespace)::AVRAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_112AVRAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS17737000" data-ref-filename="_ZN12_GLOBAL__N_112AVRAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS17737000">MatchInstructionImpl</a>(<a class="local col2 ref" href="#32Operands" title='Operands' data-ref="32Operands" data-ref-filename="32Operands">Operands</a>, <span class='refarg'><a class="local col3 ref" href="#33Inst" title='Inst' data-ref="33Inst" data-ref-filename="33Inst">Inst</a></span>, <span class='refarg'><a class="local col4 ref" href="#34ErrorInfo" title='ErrorInfo' data-ref="34ErrorInfo" data-ref-filename="34ErrorInfo">ErrorInfo</a></span>, <span class='refarg'><a class="local col7 ref" href="#37MissingFeatures" title='MissingFeatures' data-ref="37MissingFeatures" data-ref-filename="37MissingFeatures">MissingFeatures</a></span>,</td></tr>
<tr><th id="32">32</th><td>                                <a class="local col5 ref" href="#35matchingInlineAsm" title='matchingInlineAsm' data-ref="35matchingInlineAsm" data-ref-filename="35matchingInlineAsm">matchingInlineAsm</a>, <a class="local col6 ref" href="#36VariantID" title='VariantID' data-ref="36VariantID" data-ref-filename="36VariantID">VariantID</a>);</td></tr>
<tr><th id="33">33</th><td>  }</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandMatchResultTy" title='llvm::OperandMatchResultTy' data-ref="llvm::OperandMatchResultTy" data-ref-filename="llvm..OperandMatchResultTy">OperandMatchResultTy</a> <a class="decl fn" href="AVRGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112AVRAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" title='(anonymous namespace)::AVRAsmParser::MatchOperandParserImpl' data-ref="_ZN12_GLOBAL__N_112AVRAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" data-ref-filename="_ZN12_GLOBAL__N_112AVRAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" id="_ZN12_GLOBAL__N_112AVRAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb">MatchOperandParserImpl</a>(</td></tr>
<tr><th id="36">36</th><td>    <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col8 decl" id="38Operands" title='Operands' data-type='llvm::OperandVector &amp;' data-ref="38Operands" data-ref-filename="38Operands">Operands</dfn>,</td></tr>
<tr><th id="37">37</th><td>    <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col9 decl" id="39Mnemonic" title='Mnemonic' data-type='llvm::StringRef' data-ref="39Mnemonic" data-ref-filename="39Mnemonic">Mnemonic</dfn>,</td></tr>
<tr><th id="38">38</th><td>    <em>bool</em> <dfn class="local col0 decl" id="40ParseForAllFeatures" title='ParseForAllFeatures' data-type='bool' data-ref="40ParseForAllFeatures" data-ref-filename="40ParseForAllFeatures">ParseForAllFeatures</dfn> = <b>false</b>);</td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandMatchResultTy" title='llvm::OperandMatchResultTy' data-ref="llvm::OperandMatchResultTy" data-ref-filename="llvm..OperandMatchResultTy">OperandMatchResultTy</a> <a class="decl fn" href="AVRGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112AVRAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" title='(anonymous namespace)::AVRAsmParser::tryCustomParseOperand' data-ref="_ZN12_GLOBAL__N_112AVRAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" data-ref-filename="_ZN12_GLOBAL__N_112AVRAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" id="_ZN12_GLOBAL__N_112AVRAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj">tryCustomParseOperand</a>(</td></tr>
<tr><th id="40">40</th><td>    <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col1 decl" id="41Operands" title='Operands' data-type='llvm::OperandVector &amp;' data-ref="41Operands" data-ref-filename="41Operands">Operands</dfn>,</td></tr>
<tr><th id="41">41</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="42MCK" title='MCK' data-type='unsigned int' data-ref="42MCK" data-ref-filename="42MCK">MCK</dfn>);</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="10">endif</span> // GET_ASSEMBLER_HEADER_INFO</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#<span data-ppcond="46">ifdef</span> <span class="macro" data-ref="_M/GET_OPERAND_DIAGNOSTIC_TYPES">GET_OPERAND_DIAGNOSTIC_TYPES</span></u></td></tr>
<tr><th id="47">47</th><td><u>#undef GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#<span data-ppcond="46">endif</span> // GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#<span data-ppcond="52">ifdef</span> <span class="macro" data-ref="_M/GET_REGISTER_MATCHER">GET_REGISTER_MATCHER</span></u></td></tr>
<tr><th id="53">53</th><td><u>#undef GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>// Bits for subtarget features that participate in instruction matching.</i></td></tr>
<tr><th id="56">56</th><td><b>enum</b> SubtargetFeatureBits : uint8_t {</td></tr>
<tr><th id="57">57</th><td>  Feature_HasSRAMBit = <var>13</var>,</td></tr>
<tr><th id="58">58</th><td>  Feature_HasJMPCALLBit = <var>7</var>,</td></tr>
<tr><th id="59">59</th><td>  Feature_HasIJMPCALLBit = <var>6</var>,</td></tr>
<tr><th id="60">60</th><td>  Feature_HasEIJMPCALLBit = <var>3</var>,</td></tr>
<tr><th id="61">61</th><td>  Feature_HasADDSUBIWBit = <var>0</var>,</td></tr>
<tr><th id="62">62</th><td>  Feature_HasSmallStackBit = <var>14</var>,</td></tr>
<tr><th id="63">63</th><td>  Feature_HasMOVWBit = <var>10</var>,</td></tr>
<tr><th id="64">64</th><td>  Feature_HasLPMBit = <var>8</var>,</td></tr>
<tr><th id="65">65</th><td>  Feature_HasLPMXBit = <var>9</var>,</td></tr>
<tr><th id="66">66</th><td>  Feature_HasELPMBit = <var>4</var>,</td></tr>
<tr><th id="67">67</th><td>  Feature_HasELPMXBit = <var>5</var>,</td></tr>
<tr><th id="68">68</th><td>  Feature_HasSPMBit = <var>11</var>,</td></tr>
<tr><th id="69">69</th><td>  Feature_HasSPMXBit = <var>12</var>,</td></tr>
<tr><th id="70">70</th><td>  Feature_HasDESBit = <var>2</var>,</td></tr>
<tr><th id="71">71</th><td>  Feature_SupportsRMWBit = <var>17</var>,</td></tr>
<tr><th id="72">72</th><td>  Feature_SupportsMultiplicationBit = <var>16</var>,</td></tr>
<tr><th id="73">73</th><td>  Feature_HasBREAKBit = <var>1</var>,</td></tr>
<tr><th id="74">74</th><td>  Feature_HasTinyEncodingBit = <var>15</var>,</td></tr>
<tr><th id="75">75</th><td>};</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>static</em> <em>unsigned</em> MatchRegisterName(StringRef Name) {</td></tr>
<tr><th id="78">78</th><td>  <b>switch</b> (Name.size()) {</td></tr>
<tr><th id="79">79</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="80">80</th><td>  <b>case</b> <var>2</var>:	 <i>// 11 strings to match.</i></td></tr>
<tr><th id="81">81</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="82">82</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="83">83</th><td>    <b>case</b> <kbd>'S'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="84">84</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'P'</kbd>)</td></tr>
<tr><th id="85">85</th><td>        <b>break</b>;</td></tr>
<tr><th id="86">86</th><td>      <b>return</b> <var>1</var>;	 <i>// "SP"</i></td></tr>
<tr><th id="87">87</th><td>    <b>case</b> <kbd>'r'</kbd>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="88">88</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="89">89</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="90">90</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="91">91</th><td>        <b>return</b> <var>5</var>;	 <i>// "r0"</i></td></tr>
<tr><th id="92">92</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="93">93</th><td>        <b>return</b> <var>6</var>;	 <i>// "r1"</i></td></tr>
<tr><th id="94">94</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="95">95</th><td>        <b>return</b> <var>7</var>;	 <i>// "r2"</i></td></tr>
<tr><th id="96">96</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="97">97</th><td>        <b>return</b> <var>8</var>;	 <i>// "r3"</i></td></tr>
<tr><th id="98">98</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="99">99</th><td>        <b>return</b> <var>9</var>;	 <i>// "r4"</i></td></tr>
<tr><th id="100">100</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="101">101</th><td>        <b>return</b> <var>10</var>;	 <i>// "r5"</i></td></tr>
<tr><th id="102">102</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="103">103</th><td>        <b>return</b> <var>11</var>;	 <i>// "r6"</i></td></tr>
<tr><th id="104">104</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="105">105</th><td>        <b>return</b> <var>12</var>;	 <i>// "r7"</i></td></tr>
<tr><th id="106">106</th><td>      <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="107">107</th><td>        <b>return</b> <var>13</var>;	 <i>// "r8"</i></td></tr>
<tr><th id="108">108</th><td>      <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="109">109</th><td>        <b>return</b> <var>14</var>;	 <i>// "r9"</i></td></tr>
<tr><th id="110">110</th><td>      }</td></tr>
<tr><th id="111">111</th><td>      <b>break</b>;</td></tr>
<tr><th id="112">112</th><td>    }</td></tr>
<tr><th id="113">113</th><td>    <b>break</b>;</td></tr>
<tr><th id="114">114</th><td>  <b>case</b> <var>3</var>:	 <i>// 24 strings to match.</i></td></tr>
<tr><th id="115">115</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="116">116</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="117">117</th><td>    <b>case</b> <kbd>'S'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="118">118</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'P'</kbd>)</td></tr>
<tr><th id="119">119</th><td>        <b>break</b>;</td></tr>
<tr><th id="120">120</th><td>      <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="121">121</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="122">122</th><td>      <b>case</b> <kbd>'H'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="123">123</th><td>        <b>return</b> <var>2</var>;	 <i>// "SPH"</i></td></tr>
<tr><th id="124">124</th><td>      <b>case</b> <kbd>'L'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="125">125</th><td>        <b>return</b> <var>3</var>;	 <i>// "SPL"</i></td></tr>
<tr><th id="126">126</th><td>      }</td></tr>
<tr><th id="127">127</th><td>      <b>break</b>;</td></tr>
<tr><th id="128">128</th><td>    <b>case</b> <kbd>'r'</kbd>:	 <i>// 22 strings to match.</i></td></tr>
<tr><th id="129">129</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="130">130</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="131">131</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="132">132</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="133">133</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="134">134</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="135">135</th><td>          <b>return</b> <var>15</var>;	 <i>// "r10"</i></td></tr>
<tr><th id="136">136</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="137">137</th><td>          <b>return</b> <var>16</var>;	 <i>// "r11"</i></td></tr>
<tr><th id="138">138</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="139">139</th><td>          <b>return</b> <var>17</var>;	 <i>// "r12"</i></td></tr>
<tr><th id="140">140</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="141">141</th><td>          <b>return</b> <var>18</var>;	 <i>// "r13"</i></td></tr>
<tr><th id="142">142</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="143">143</th><td>          <b>return</b> <var>19</var>;	 <i>// "r14"</i></td></tr>
<tr><th id="144">144</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="145">145</th><td>          <b>return</b> <var>20</var>;	 <i>// "r15"</i></td></tr>
<tr><th id="146">146</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="147">147</th><td>          <b>return</b> <var>21</var>;	 <i>// "r16"</i></td></tr>
<tr><th id="148">148</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="149">149</th><td>          <b>return</b> <var>22</var>;	 <i>// "r17"</i></td></tr>
<tr><th id="150">150</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="151">151</th><td>          <b>return</b> <var>23</var>;	 <i>// "r18"</i></td></tr>
<tr><th id="152">152</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="153">153</th><td>          <b>return</b> <var>24</var>;	 <i>// "r19"</i></td></tr>
<tr><th id="154">154</th><td>        }</td></tr>
<tr><th id="155">155</th><td>        <b>break</b>;</td></tr>
<tr><th id="156">156</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="157">157</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="158">158</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="159">159</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="160">160</th><td>          <b>return</b> <var>25</var>;	 <i>// "r20"</i></td></tr>
<tr><th id="161">161</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="162">162</th><td>          <b>return</b> <var>26</var>;	 <i>// "r21"</i></td></tr>
<tr><th id="163">163</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="164">164</th><td>          <b>return</b> <var>27</var>;	 <i>// "r22"</i></td></tr>
<tr><th id="165">165</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="166">166</th><td>          <b>return</b> <var>28</var>;	 <i>// "r23"</i></td></tr>
<tr><th id="167">167</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="168">168</th><td>          <b>return</b> <var>29</var>;	 <i>// "r24"</i></td></tr>
<tr><th id="169">169</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="170">170</th><td>          <b>return</b> <var>30</var>;	 <i>// "r25"</i></td></tr>
<tr><th id="171">171</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="172">172</th><td>          <b>return</b> <var>31</var>;	 <i>// "r26"</i></td></tr>
<tr><th id="173">173</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="174">174</th><td>          <b>return</b> <var>32</var>;	 <i>// "r27"</i></td></tr>
<tr><th id="175">175</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="176">176</th><td>          <b>return</b> <var>33</var>;	 <i>// "r28"</i></td></tr>
<tr><th id="177">177</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="178">178</th><td>          <b>return</b> <var>34</var>;	 <i>// "r29"</i></td></tr>
<tr><th id="179">179</th><td>        }</td></tr>
<tr><th id="180">180</th><td>        <b>break</b>;</td></tr>
<tr><th id="181">181</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="182">182</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="183">183</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="184">184</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="185">185</th><td>          <b>return</b> <var>35</var>;	 <i>// "r30"</i></td></tr>
<tr><th id="186">186</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="187">187</th><td>          <b>return</b> <var>36</var>;	 <i>// "r31"</i></td></tr>
<tr><th id="188">188</th><td>        }</td></tr>
<tr><th id="189">189</th><td>        <b>break</b>;</td></tr>
<tr><th id="190">190</th><td>      }</td></tr>
<tr><th id="191">191</th><td>      <b>break</b>;</td></tr>
<tr><th id="192">192</th><td>    }</td></tr>
<tr><th id="193">193</th><td>    <b>break</b>;</td></tr>
<tr><th id="194">194</th><td>  <b>case</b> <var>5</var>:	 <i>// 6 strings to match.</i></td></tr>
<tr><th id="195">195</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="196">196</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="197">197</th><td>    <b>case</b> <kbd>'F'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="198">198</th><td>      <b>if</b> (memcmp(Name.data()+<var>1</var>, <q>"LAGS"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="199">199</th><td>        <b>break</b>;</td></tr>
<tr><th id="200">200</th><td>      <b>return</b> <var>4</var>;	 <i>// "FLAGS"</i></td></tr>
<tr><th id="201">201</th><td>    <b>case</b> <kbd>'r'</kbd>:	 <i>// 5 strings to match.</i></td></tr>
<tr><th id="202">202</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="203">203</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="204">204</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="205">205</th><td>        <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>":r0"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="206">206</th><td>          <b>break</b>;</td></tr>
<tr><th id="207">207</th><td>        <b>return</b> <var>37</var>;	 <i>// "r1:r0"</i></td></tr>
<tr><th id="208">208</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="209">209</th><td>        <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>":r2"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="210">210</th><td>          <b>break</b>;</td></tr>
<tr><th id="211">211</th><td>        <b>return</b> <var>38</var>;	 <i>// "r3:r2"</i></td></tr>
<tr><th id="212">212</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="213">213</th><td>        <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>":r4"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="214">214</th><td>          <b>break</b>;</td></tr>
<tr><th id="215">215</th><td>        <b>return</b> <var>39</var>;	 <i>// "r5:r4"</i></td></tr>
<tr><th id="216">216</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="217">217</th><td>        <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>":r6"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="218">218</th><td>          <b>break</b>;</td></tr>
<tr><th id="219">219</th><td>        <b>return</b> <var>40</var>;	 <i>// "r7:r6"</i></td></tr>
<tr><th id="220">220</th><td>      <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="221">221</th><td>        <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>":r8"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="222">222</th><td>          <b>break</b>;</td></tr>
<tr><th id="223">223</th><td>        <b>return</b> <var>41</var>;	 <i>// "r9:r8"</i></td></tr>
<tr><th id="224">224</th><td>      }</td></tr>
<tr><th id="225">225</th><td>      <b>break</b>;</td></tr>
<tr><th id="226">226</th><td>    }</td></tr>
<tr><th id="227">227</th><td>    <b>break</b>;</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> <var>6</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="229">229</th><td>    <b>if</b> (memcmp(Name.data()+<var>0</var>, <q>"r10:r9"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="230">230</th><td>      <b>break</b>;</td></tr>
<tr><th id="231">231</th><td>    <b>return</b> <var>42</var>;	 <i>// "r10:r9"</i></td></tr>
<tr><th id="232">232</th><td>  <b>case</b> <var>7</var>:	 <i>// 19 strings to match.</i></td></tr>
<tr><th id="233">233</th><td>    <b>if</b> (Name[<var>0</var>] != <kbd>'r'</kbd>)</td></tr>
<tr><th id="234">234</th><td>      <b>break</b>;</td></tr>
<tr><th id="235">235</th><td>    <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="236">236</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="237">237</th><td>    <b>case</b> <kbd>'1'</kbd>:	 <i>// 9 strings to match.</i></td></tr>
<tr><th id="238">238</th><td>      <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="239">239</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="240">240</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="241">241</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r10"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="242">242</th><td>          <b>break</b>;</td></tr>
<tr><th id="243">243</th><td>        <b>return</b> <var>43</var>;	 <i>// "r11:r10"</i></td></tr>
<tr><th id="244">244</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="245">245</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r11"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="246">246</th><td>          <b>break</b>;</td></tr>
<tr><th id="247">247</th><td>        <b>return</b> <var>44</var>;	 <i>// "r12:r11"</i></td></tr>
<tr><th id="248">248</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="249">249</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r12"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="250">250</th><td>          <b>break</b>;</td></tr>
<tr><th id="251">251</th><td>        <b>return</b> <var>45</var>;	 <i>// "r13:r12"</i></td></tr>
<tr><th id="252">252</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="253">253</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r13"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="254">254</th><td>          <b>break</b>;</td></tr>
<tr><th id="255">255</th><td>        <b>return</b> <var>46</var>;	 <i>// "r14:r13"</i></td></tr>
<tr><th id="256">256</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="257">257</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r14"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="258">258</th><td>          <b>break</b>;</td></tr>
<tr><th id="259">259</th><td>        <b>return</b> <var>47</var>;	 <i>// "r15:r14"</i></td></tr>
<tr><th id="260">260</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="261">261</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r15"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="262">262</th><td>          <b>break</b>;</td></tr>
<tr><th id="263">263</th><td>        <b>return</b> <var>48</var>;	 <i>// "r16:r15"</i></td></tr>
<tr><th id="264">264</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="265">265</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r16"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="266">266</th><td>          <b>break</b>;</td></tr>
<tr><th id="267">267</th><td>        <b>return</b> <var>49</var>;	 <i>// "r17:r16"</i></td></tr>
<tr><th id="268">268</th><td>      <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="269">269</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r17"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="270">270</th><td>          <b>break</b>;</td></tr>
<tr><th id="271">271</th><td>        <b>return</b> <var>50</var>;	 <i>// "r18:r17"</i></td></tr>
<tr><th id="272">272</th><td>      <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="273">273</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r18"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="274">274</th><td>          <b>break</b>;</td></tr>
<tr><th id="275">275</th><td>        <b>return</b> <var>51</var>;	 <i>// "r19:r18"</i></td></tr>
<tr><th id="276">276</th><td>      }</td></tr>
<tr><th id="277">277</th><td>      <b>break</b>;</td></tr>
<tr><th id="278">278</th><td>    <b>case</b> <kbd>'2'</kbd>:	 <i>// 9 strings to match.</i></td></tr>
<tr><th id="279">279</th><td>      <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="280">280</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="281">281</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="282">282</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r19"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="283">283</th><td>          <b>break</b>;</td></tr>
<tr><th id="284">284</th><td>        <b>return</b> <var>52</var>;	 <i>// "r20:r19"</i></td></tr>
<tr><th id="285">285</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="286">286</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r20"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="287">287</th><td>          <b>break</b>;</td></tr>
<tr><th id="288">288</th><td>        <b>return</b> <var>53</var>;	 <i>// "r21:r20"</i></td></tr>
<tr><th id="289">289</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="290">290</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r21"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="291">291</th><td>          <b>break</b>;</td></tr>
<tr><th id="292">292</th><td>        <b>return</b> <var>54</var>;	 <i>// "r22:r21"</i></td></tr>
<tr><th id="293">293</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="294">294</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r22"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="295">295</th><td>          <b>break</b>;</td></tr>
<tr><th id="296">296</th><td>        <b>return</b> <var>55</var>;	 <i>// "r23:r22"</i></td></tr>
<tr><th id="297">297</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="298">298</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r23"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="299">299</th><td>          <b>break</b>;</td></tr>
<tr><th id="300">300</th><td>        <b>return</b> <var>56</var>;	 <i>// "r24:r23"</i></td></tr>
<tr><th id="301">301</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="302">302</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r24"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="303">303</th><td>          <b>break</b>;</td></tr>
<tr><th id="304">304</th><td>        <b>return</b> <var>57</var>;	 <i>// "r25:r24"</i></td></tr>
<tr><th id="305">305</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="306">306</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r25"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="307">307</th><td>          <b>break</b>;</td></tr>
<tr><th id="308">308</th><td>        <b>return</b> <var>58</var>;	 <i>// "r26:r25"</i></td></tr>
<tr><th id="309">309</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="310">310</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r26"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="311">311</th><td>          <b>break</b>;</td></tr>
<tr><th id="312">312</th><td>        <b>return</b> <var>59</var>;	 <i>// "r27:r26"</i></td></tr>
<tr><th id="313">313</th><td>      <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="314">314</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>":r28"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="315">315</th><td>          <b>break</b>;</td></tr>
<tr><th id="316">316</th><td>        <b>return</b> <var>60</var>;	 <i>// "r29:r28"</i></td></tr>
<tr><th id="317">317</th><td>      }</td></tr>
<tr><th id="318">318</th><td>      <b>break</b>;</td></tr>
<tr><th id="319">319</th><td>    <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="320">320</th><td>      <b>if</b> (memcmp(Name.data()+<var>2</var>, <q>"1:r30"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="321">321</th><td>        <b>break</b>;</td></tr>
<tr><th id="322">322</th><td>      <b>return</b> <var>61</var>;	 <i>// "r31:r30"</i></td></tr>
<tr><th id="323">323</th><td>    }</td></tr>
<tr><th id="324">324</th><td>    <b>break</b>;</td></tr>
<tr><th id="325">325</th><td>  }</td></tr>
<tr><th id="326">326</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="327">327</th><td>}</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><em>static</em> <em>unsigned</em> MatchRegisterAltName(StringRef Name) {</td></tr>
<tr><th id="330">330</th><td>  <b>switch</b> (Name.size()) {</td></tr>
<tr><th id="331">331</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="332">332</th><td>  <b>case</b> <var>1</var>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="333">333</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="334">334</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="335">335</th><td>    <b>case</b> <kbd>'X'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="336">336</th><td>      <b>return</b> <var>59</var>;	 <i>// "X"</i></td></tr>
<tr><th id="337">337</th><td>    <b>case</b> <kbd>'Y'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="338">338</th><td>      <b>return</b> <var>60</var>;	 <i>// "Y"</i></td></tr>
<tr><th id="339">339</th><td>    <b>case</b> <kbd>'Z'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="340">340</th><td>      <b>return</b> <var>61</var>;	 <i>// "Z"</i></td></tr>
<tr><th id="341">341</th><td>    }</td></tr>
<tr><th id="342">342</th><td>    <b>break</b>;</td></tr>
<tr><th id="343">343</th><td>  }</td></tr>
<tr><th id="344">344</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="345">345</th><td>}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><u>#<span data-ppcond="52">endif</span> // GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><u>#<span data-ppcond="350">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGET_FEATURE_NAME">GET_SUBTARGET_FEATURE_NAME</span></u></td></tr>
<tr><th id="351">351</th><td><u>#undef GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><i>// User-level names for subtarget features that participate in</i></td></tr>
<tr><th id="354">354</th><td><i>// instruction matching.</i></td></tr>
<tr><th id="355">355</th><td><em>static</em> <em>const</em> <em>char</em> *getSubtargetFeatureName(uint64_t Val) {</td></tr>
<tr><th id="356">356</th><td>  <b>switch</b>(Val) {</td></tr>
<tr><th id="357">357</th><td>  <b>case</b> Feature_HasSRAMBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="358">358</th><td>  <b>case</b> Feature_HasJMPCALLBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="359">359</th><td>  <b>case</b> Feature_HasIJMPCALLBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="360">360</th><td>  <b>case</b> Feature_HasEIJMPCALLBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="361">361</th><td>  <b>case</b> Feature_HasADDSUBIWBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="362">362</th><td>  <b>case</b> Feature_HasSmallStackBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="363">363</th><td>  <b>case</b> Feature_HasMOVWBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="364">364</th><td>  <b>case</b> Feature_HasLPMBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="365">365</th><td>  <b>case</b> Feature_HasLPMXBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="366">366</th><td>  <b>case</b> Feature_HasELPMBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="367">367</th><td>  <b>case</b> Feature_HasELPMXBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="368">368</th><td>  <b>case</b> Feature_HasSPMBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="369">369</th><td>  <b>case</b> Feature_HasSPMXBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="370">370</th><td>  <b>case</b> Feature_HasDESBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="371">371</th><td>  <b>case</b> Feature_SupportsRMWBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="372">372</th><td>  <b>case</b> Feature_SupportsMultiplicationBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="373">373</th><td>  <b>case</b> Feature_HasBREAKBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="374">374</th><td>  <b>case</b> Feature_HasTinyEncodingBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="375">375</th><td>  <b>default</b>: <b>return</b> <q>"(unknown)"</q>;</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td>}</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><u>#<span data-ppcond="350">endif</span> // GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><u>#<span data-ppcond="382">ifdef</span> <span class="macro" data-ref="_M/GET_MATCHER_IMPLEMENTATION">GET_MATCHER_IMPLEMENTATION</span></u></td></tr>
<tr><th id="383">383</th><td><u>#undef GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><b>enum</b> {</td></tr>
<tr><th id="386">386</th><td>  Tie0_1_1,</td></tr>
<tr><th id="387">387</th><td>  Tie0_2_2,</td></tr>
<tr><th id="388">388</th><td>  Tie1_2_2,</td></tr>
<tr><th id="389">389</th><td>  Tie1_3_3,</td></tr>
<tr><th id="390">390</th><td>};</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><em>static</em> <em>const</em> uint8_t TiedAsmOperandTable[][<var>3</var>] = {</td></tr>
<tr><th id="393">393</th><td>  <i>/* Tie0_1_1 */</i> { <var>0</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="394">394</th><td>  <i>/* Tie0_2_2 */</i> { <var>0</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="395">395</th><td>  <i>/* Tie1_2_2 */</i> { <var>1</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="396">396</th><td>  <i>/* Tie1_3_3 */</i> { <var>1</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="397">397</th><td>};</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><b>namespace</b> {</td></tr>
<tr><th id="400">400</th><td><b>enum</b> OperatorConversionKind {</td></tr>
<tr><th id="401">401</th><td>  CVT_Done,</td></tr>
<tr><th id="402">402</th><td>  CVT_Reg,</td></tr>
<tr><th id="403">403</th><td>  CVT_Tied,</td></tr>
<tr><th id="404">404</th><td>  CVT_95_Reg,</td></tr>
<tr><th id="405">405</th><td>  CVT_95_addImmOperands,</td></tr>
<tr><th id="406">406</th><td>  CVT_imm_95_0,</td></tr>
<tr><th id="407">407</th><td>  CVT_imm_95_5,</td></tr>
<tr><th id="408">408</th><td>  CVT_imm_95_7,</td></tr>
<tr><th id="409">409</th><td>  CVT_imm_95_6,</td></tr>
<tr><th id="410">410</th><td>  CVT_imm_95_3,</td></tr>
<tr><th id="411">411</th><td>  CVT_95_addImmCom8Operands,</td></tr>
<tr><th id="412">412</th><td>  CVT_imm_95_2,</td></tr>
<tr><th id="413">413</th><td>  CVT_imm_95_4,</td></tr>
<tr><th id="414">414</th><td>  CVT_imm_95_1,</td></tr>
<tr><th id="415">415</th><td>  CVT_95_addRegOperands,</td></tr>
<tr><th id="416">416</th><td>  CVT_95_addMemriOperands,</td></tr>
<tr><th id="417">417</th><td>  CVT_imm_95_255,</td></tr>
<tr><th id="418">418</th><td>  CVT_NUM_CONVERTERS</td></tr>
<tr><th id="419">419</th><td>};</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><b>enum</b> InstructionConversionKind {</td></tr>
<tr><th id="422">422</th><td>  Convert__Reg1_0__Tie0_1_1__Reg1_1,</td></tr>
<tr><th id="423">423</th><td>  Convert__Reg1_0__Tie0_1_1__Imm1_1,</td></tr>
<tr><th id="424">424</th><td>  Convert__Reg1_0__Tie0_1_1,</td></tr>
<tr><th id="425">425</th><td>  Convert__Imm1_0,</td></tr>
<tr><th id="426">426</th><td>  Convert__Reg1_0__Imm1_1,</td></tr>
<tr><th id="427">427</th><td>  Convert__Imm1_0__Imm1_1,</td></tr>
<tr><th id="428">428</th><td>  Convert__imm_95_0__Imm1_0,</td></tr>
<tr><th id="429">429</th><td>  Convert_NoOperands,</td></tr>
<tr><th id="430">430</th><td>  Convert__imm_95_5__Imm1_0,</td></tr>
<tr><th id="431">431</th><td>  Convert__imm_95_7__Imm1_0,</td></tr>
<tr><th id="432">432</th><td>  Convert__imm_95_6__Imm1_0,</td></tr>
<tr><th id="433">433</th><td>  Convert__imm_95_3__Imm1_0,</td></tr>
<tr><th id="434">434</th><td>  Convert__Reg1_0__Tie0_1_1__ImmCom81_1,</td></tr>
<tr><th id="435">435</th><td>  Convert__imm_95_0,</td></tr>
<tr><th id="436">436</th><td>  Convert__imm_95_5,</td></tr>
<tr><th id="437">437</th><td>  Convert__imm_95_7,</td></tr>
<tr><th id="438">438</th><td>  Convert__imm_95_2,</td></tr>
<tr><th id="439">439</th><td>  Convert__Reg1_0__Tie0_1_1__Reg1_0,</td></tr>
<tr><th id="440">440</th><td>  Convert__imm_95_4,</td></tr>
<tr><th id="441">441</th><td>  Convert__imm_95_6,</td></tr>
<tr><th id="442">442</th><td>  Convert__imm_95_3,</td></tr>
<tr><th id="443">443</th><td>  Convert__imm_95_1,</td></tr>
<tr><th id="444">444</th><td>  Convert__Reg1_0__Reg1_1,</td></tr>
<tr><th id="445">445</th><td>  Convert__Reg1_1__Reg1_0,</td></tr>
<tr><th id="446">446</th><td>  Convert__Reg1_0__Reg1_2__Tie1_3_3,</td></tr>
<tr><th id="447">447</th><td>  Convert__Reg1_0__Reg1_1__Tie1_2_2,</td></tr>
<tr><th id="448">448</th><td>  Convert__Reg1_0__Memri2_1,</td></tr>
<tr><th id="449">449</th><td>  Convert__Imm1_0__Reg1_1,</td></tr>
<tr><th id="450">450</th><td>  Convert__Reg1_0,</td></tr>
<tr><th id="451">451</th><td>  Convert__Reg1_0__imm_95_255,</td></tr>
<tr><th id="452">452</th><td>  Convert__Reg1_1__Tie0_2_2__Reg1_2__imm_95_0,</td></tr>
<tr><th id="453">453</th><td>  Convert__Reg1_0__Tie0_1_1__Reg1_2__imm_95_0,</td></tr>
<tr><th id="454">454</th><td>  Convert__Memri2_0__Reg1_1,</td></tr>
<tr><th id="455">455</th><td>  CVT_NUM_SIGNATURES</td></tr>
<tr><th id="456">456</th><td>};</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><em>static</em> <em>const</em> uint8_t ConversionTable[CVT_NUM_SIGNATURES][<var>9</var>] = {</td></tr>
<tr><th id="461">461</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__Reg1_1</i></td></tr>
<tr><th id="462">462</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="463">463</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__Imm1_1</i></td></tr>
<tr><th id="464">464</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="465">465</th><td>  <i>// Convert__Reg1_0__Tie0_1_1</i></td></tr>
<tr><th id="466">466</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="467">467</th><td>  <i>// Convert__Imm1_0</i></td></tr>
<tr><th id="468">468</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="469">469</th><td>  <i>// Convert__Reg1_0__Imm1_1</i></td></tr>
<tr><th id="470">470</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="471">471</th><td>  <i>// Convert__Imm1_0__Imm1_1</i></td></tr>
<tr><th id="472">472</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="473">473</th><td>  <i>// Convert__imm_95_0__Imm1_0</i></td></tr>
<tr><th id="474">474</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="475">475</th><td>  <i>// Convert_NoOperands</i></td></tr>
<tr><th id="476">476</th><td>  { CVT_Done },</td></tr>
<tr><th id="477">477</th><td>  <i>// Convert__imm_95_5__Imm1_0</i></td></tr>
<tr><th id="478">478</th><td>  { CVT_imm_95_5, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="479">479</th><td>  <i>// Convert__imm_95_7__Imm1_0</i></td></tr>
<tr><th id="480">480</th><td>  { CVT_imm_95_7, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="481">481</th><td>  <i>// Convert__imm_95_6__Imm1_0</i></td></tr>
<tr><th id="482">482</th><td>  { CVT_imm_95_6, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="483">483</th><td>  <i>// Convert__imm_95_3__Imm1_0</i></td></tr>
<tr><th id="484">484</th><td>  { CVT_imm_95_3, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="485">485</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__ImmCom81_1</i></td></tr>
<tr><th id="486">486</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmCom8Operands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="487">487</th><td>  <i>// Convert__imm_95_0</i></td></tr>
<tr><th id="488">488</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="489">489</th><td>  <i>// Convert__imm_95_5</i></td></tr>
<tr><th id="490">490</th><td>  { CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="491">491</th><td>  <i>// Convert__imm_95_7</i></td></tr>
<tr><th id="492">492</th><td>  { CVT_imm_95_7, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="493">493</th><td>  <i>// Convert__imm_95_2</i></td></tr>
<tr><th id="494">494</th><td>  { CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="495">495</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__Reg1_0</i></td></tr>
<tr><th id="496">496</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="497">497</th><td>  <i>// Convert__imm_95_4</i></td></tr>
<tr><th id="498">498</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="499">499</th><td>  <i>// Convert__imm_95_6</i></td></tr>
<tr><th id="500">500</th><td>  { CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="501">501</th><td>  <i>// Convert__imm_95_3</i></td></tr>
<tr><th id="502">502</th><td>  { CVT_imm_95_3, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="503">503</th><td>  <i>// Convert__imm_95_1</i></td></tr>
<tr><th id="504">504</th><td>  { CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="505">505</th><td>  <i>// Convert__Reg1_0__Reg1_1</i></td></tr>
<tr><th id="506">506</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="507">507</th><td>  <i>// Convert__Reg1_1__Reg1_0</i></td></tr>
<tr><th id="508">508</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="509">509</th><td>  <i>// Convert__Reg1_0__Reg1_2__Tie1_3_3</i></td></tr>
<tr><th id="510">510</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addRegOperands, <var>3</var>, CVT_Tied, Tie1_3_3, CVT_Done },</td></tr>
<tr><th id="511">511</th><td>  <i>// Convert__Reg1_0__Reg1_1__Tie1_2_2</i></td></tr>
<tr><th id="512">512</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addRegOperands, <var>2</var>, CVT_Tied, Tie1_2_2, CVT_Done },</td></tr>
<tr><th id="513">513</th><td>  <i>// Convert__Reg1_0__Memri2_1</i></td></tr>
<tr><th id="514">514</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addMemriOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="515">515</th><td>  <i>// Convert__Imm1_0__Reg1_1</i></td></tr>
<tr><th id="516">516</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="517">517</th><td>  <i>// Convert__Reg1_0</i></td></tr>
<tr><th id="518">518</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="519">519</th><td>  <i>// Convert__Reg1_0__imm_95_255</i></td></tr>
<tr><th id="520">520</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_255, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="521">521</th><td>  <i>// Convert__Reg1_1__Tie0_2_2__Reg1_2__imm_95_0</i></td></tr>
<tr><th id="522">522</th><td>  { CVT_95_addRegOperands, <var>2</var>, CVT_Tied, Tie0_2_2, CVT_95_Reg, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="523">523</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__Reg1_2__imm_95_0</i></td></tr>
<tr><th id="524">524</th><td>  { CVT_95_addRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="525">525</th><td>  <i>// Convert__Memri2_0__Reg1_1</i></td></tr>
<tr><th id="526">526</th><td>  { CVT_95_addMemriOperands, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="527">527</th><td>};</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><em>void</em> AVRAsmParser::</td></tr>
<tr><th id="530">530</th><td>convertToMCInst(<em>unsigned</em> Kind, MCInst &amp;Inst, <em>unsigned</em> Opcode,</td></tr>
<tr><th id="531">531</th><td>                <em>const</em> OperandVector &amp;Operands) {</td></tr>
<tr><th id="532">532</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="533">533</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="534">534</th><td>  <em>unsigned</em> OpIdx;</td></tr>
<tr><th id="535">535</th><td>  Inst.setOpcode(Opcode);</td></tr>
<tr><th id="536">536</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="537">537</th><td>    OpIdx = *(p + <var>1</var>);</td></tr>
<tr><th id="538">538</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="539">539</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="540">540</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="541">541</th><td>      <b>static_cast</b>&lt;AVROperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="542">542</th><td>      <b>break</b>;</td></tr>
<tr><th id="543">543</th><td>    <b>case</b> CVT_Tied: {</td></tr>
<tr><th id="544">544</th><td>      assert(OpIdx &lt; (size_t)(std::end(TiedAsmOperandTable) -</td></tr>
<tr><th id="545">545</th><td>                              std::begin(TiedAsmOperandTable)) &amp;&amp;</td></tr>
<tr><th id="546">546</th><td>             <q>"Tied operand not found"</q>);</td></tr>
<tr><th id="547">547</th><td>      <em>unsigned</em> TiedResOpnd = TiedAsmOperandTable[OpIdx][<var>0</var>];</td></tr>
<tr><th id="548">548</th><td>      <b>if</b> (TiedResOpnd != (uint8_t)-<var>1</var>)</td></tr>
<tr><th id="549">549</th><td>        Inst.addOperand(Inst.getOperand(TiedResOpnd));</td></tr>
<tr><th id="550">550</th><td>      <b>break</b>;</td></tr>
<tr><th id="551">551</th><td>    }</td></tr>
<tr><th id="552">552</th><td>    <b>case</b> CVT_95_Reg:</td></tr>
<tr><th id="553">553</th><td>      <b>static_cast</b>&lt;AVROperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="554">554</th><td>      <b>break</b>;</td></tr>
<tr><th id="555">555</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="556">556</th><td>      <b>static_cast</b>&lt;AVROperand &amp;&gt;(*Operands[OpIdx]).addImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="557">557</th><td>      <b>break</b>;</td></tr>
<tr><th id="558">558</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="559">559</th><td>      Inst.addOperand(MCOperand::createImm(<var>0</var>));</td></tr>
<tr><th id="560">560</th><td>      <b>break</b>;</td></tr>
<tr><th id="561">561</th><td>    <b>case</b> CVT_imm_95_5:</td></tr>
<tr><th id="562">562</th><td>      Inst.addOperand(MCOperand::createImm(<var>5</var>));</td></tr>
<tr><th id="563">563</th><td>      <b>break</b>;</td></tr>
<tr><th id="564">564</th><td>    <b>case</b> CVT_imm_95_7:</td></tr>
<tr><th id="565">565</th><td>      Inst.addOperand(MCOperand::createImm(<var>7</var>));</td></tr>
<tr><th id="566">566</th><td>      <b>break</b>;</td></tr>
<tr><th id="567">567</th><td>    <b>case</b> CVT_imm_95_6:</td></tr>
<tr><th id="568">568</th><td>      Inst.addOperand(MCOperand::createImm(<var>6</var>));</td></tr>
<tr><th id="569">569</th><td>      <b>break</b>;</td></tr>
<tr><th id="570">570</th><td>    <b>case</b> CVT_imm_95_3:</td></tr>
<tr><th id="571">571</th><td>      Inst.addOperand(MCOperand::createImm(<var>3</var>));</td></tr>
<tr><th id="572">572</th><td>      <b>break</b>;</td></tr>
<tr><th id="573">573</th><td>    <b>case</b> CVT_95_addImmCom8Operands:</td></tr>
<tr><th id="574">574</th><td>      <b>static_cast</b>&lt;AVROperand &amp;&gt;(*Operands[OpIdx]).addImmCom8Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="575">575</th><td>      <b>break</b>;</td></tr>
<tr><th id="576">576</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="577">577</th><td>      Inst.addOperand(MCOperand::createImm(<var>2</var>));</td></tr>
<tr><th id="578">578</th><td>      <b>break</b>;</td></tr>
<tr><th id="579">579</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="580">580</th><td>      Inst.addOperand(MCOperand::createImm(<var>4</var>));</td></tr>
<tr><th id="581">581</th><td>      <b>break</b>;</td></tr>
<tr><th id="582">582</th><td>    <b>case</b> CVT_imm_95_1:</td></tr>
<tr><th id="583">583</th><td>      Inst.addOperand(MCOperand::createImm(<var>1</var>));</td></tr>
<tr><th id="584">584</th><td>      <b>break</b>;</td></tr>
<tr><th id="585">585</th><td>    <b>case</b> CVT_95_addRegOperands:</td></tr>
<tr><th id="586">586</th><td>      <b>static_cast</b>&lt;AVROperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="587">587</th><td>      <b>break</b>;</td></tr>
<tr><th id="588">588</th><td>    <b>case</b> CVT_95_addMemriOperands:</td></tr>
<tr><th id="589">589</th><td>      <b>static_cast</b>&lt;AVROperand &amp;&gt;(*Operands[OpIdx]).addMemriOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="590">590</th><td>      <b>break</b>;</td></tr>
<tr><th id="591">591</th><td>    <b>case</b> CVT_imm_95_255:</td></tr>
<tr><th id="592">592</th><td>      Inst.addOperand(MCOperand::createImm(<var>255</var>));</td></tr>
<tr><th id="593">593</th><td>      <b>break</b>;</td></tr>
<tr><th id="594">594</th><td>    }</td></tr>
<tr><th id="595">595</th><td>  }</td></tr>
<tr><th id="596">596</th><td>}</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><em>void</em> AVRAsmParser::</td></tr>
<tr><th id="599">599</th><td>convertToMapAndConstraints(<em>unsigned</em> Kind,</td></tr>
<tr><th id="600">600</th><td>                           <em>const</em> OperandVector &amp;Operands) {</td></tr>
<tr><th id="601">601</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="602">602</th><td>  <em>unsigned</em> NumMCOperands = <var>0</var>;</td></tr>
<tr><th id="603">603</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="604">604</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="605">605</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="606">606</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="607">607</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="608">608</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="609">609</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"r"</q>);</td></tr>
<tr><th id="610">610</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="611">611</th><td>      <b>break</b>;</td></tr>
<tr><th id="612">612</th><td>    <b>case</b> CVT_Tied:</td></tr>
<tr><th id="613">613</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="614">614</th><td>      <b>break</b>;</td></tr>
<tr><th id="615">615</th><td>    <b>case</b> CVT_95_Reg:</td></tr>
<tr><th id="616">616</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="617">617</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"r"</q>);</td></tr>
<tr><th id="618">618</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="619">619</th><td>      <b>break</b>;</td></tr>
<tr><th id="620">620</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="621">621</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="622">622</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="623">623</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="624">624</th><td>      <b>break</b>;</td></tr>
<tr><th id="625">625</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="626">626</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="627">627</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="628">628</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="629">629</th><td>      <b>break</b>;</td></tr>
<tr><th id="630">630</th><td>    <b>case</b> CVT_imm_95_5:</td></tr>
<tr><th id="631">631</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="632">632</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="633">633</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="634">634</th><td>      <b>break</b>;</td></tr>
<tr><th id="635">635</th><td>    <b>case</b> CVT_imm_95_7:</td></tr>
<tr><th id="636">636</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="637">637</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="638">638</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="639">639</th><td>      <b>break</b>;</td></tr>
<tr><th id="640">640</th><td>    <b>case</b> CVT_imm_95_6:</td></tr>
<tr><th id="641">641</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="642">642</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="643">643</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="644">644</th><td>      <b>break</b>;</td></tr>
<tr><th id="645">645</th><td>    <b>case</b> CVT_imm_95_3:</td></tr>
<tr><th id="646">646</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="647">647</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="648">648</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="649">649</th><td>      <b>break</b>;</td></tr>
<tr><th id="650">650</th><td>    <b>case</b> CVT_95_addImmCom8Operands:</td></tr>
<tr><th id="651">651</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="652">652</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="653">653</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="654">654</th><td>      <b>break</b>;</td></tr>
<tr><th id="655">655</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="656">656</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="657">657</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="658">658</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="659">659</th><td>      <b>break</b>;</td></tr>
<tr><th id="660">660</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="661">661</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="662">662</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="663">663</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="664">664</th><td>      <b>break</b>;</td></tr>
<tr><th id="665">665</th><td>    <b>case</b> CVT_imm_95_1:</td></tr>
<tr><th id="666">666</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="667">667</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="668">668</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="669">669</th><td>      <b>break</b>;</td></tr>
<tr><th id="670">670</th><td>    <b>case</b> CVT_95_addRegOperands:</td></tr>
<tr><th id="671">671</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="672">672</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="673">673</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="674">674</th><td>      <b>break</b>;</td></tr>
<tr><th id="675">675</th><td>    <b>case</b> CVT_95_addMemriOperands:</td></tr>
<tr><th id="676">676</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="677">677</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="678">678</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="679">679</th><td>      <b>break</b>;</td></tr>
<tr><th id="680">680</th><td>    <b>case</b> CVT_imm_95_255:</td></tr>
<tr><th id="681">681</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="682">682</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="683">683</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="684">684</th><td>      <b>break</b>;</td></tr>
<tr><th id="685">685</th><td>    }</td></tr>
<tr><th id="686">686</th><td>  }</td></tr>
<tr><th id="687">687</th><td>}</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><b>namespace</b> {</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><i class="doc">/// MatchClassKind - The kinds of classes which participate in</i></td></tr>
<tr><th id="692">692</th><td><i class="doc">/// instruction matching.</i></td></tr>
<tr><th id="693">693</th><td><b>enum</b> MatchClassKind {</td></tr>
<tr><th id="694">694</th><td>  InvalidMatchClass = <var>0</var>,</td></tr>
<tr><th id="695">695</th><td>  OptionalMatchClass = <var>1</var>,</td></tr>
<tr><th id="696">696</th><td>  MCK__43_, <i>// '+'</i></td></tr>
<tr><th id="697">697</th><td>  MCK__MINUS_, <i>// '-'</i></td></tr>
<tr><th id="698">698</th><td>  MCK_LAST_TOKEN = MCK__MINUS_,</td></tr>
<tr><th id="699">699</th><td>  MCK_Reg25, <i>// derived register class</i></td></tr>
<tr><th id="700">700</th><td>  MCK_Reg14, <i>// derived register class</i></td></tr>
<tr><th id="701">701</th><td>  MCK_CCR, <i>// register class 'CCR'</i></td></tr>
<tr><th id="702">702</th><td>  MCK_GPRSP, <i>// register class 'GPRSP'</i></td></tr>
<tr><th id="703">703</th><td>  MCK_ZREG, <i>// register class 'ZREG'</i></td></tr>
<tr><th id="704">704</th><td>  MCK_Reg15, <i>// derived register class</i></td></tr>
<tr><th id="705">705</th><td>  MCK_PTRDISPREGS, <i>// register class 'PTRDISPREGS'</i></td></tr>
<tr><th id="706">706</th><td>  MCK_PTRREGS, <i>// register class 'PTRREGS'</i></td></tr>
<tr><th id="707">707</th><td>  MCK_Reg18, <i>// derived register class</i></td></tr>
<tr><th id="708">708</th><td>  MCK_IWREGS, <i>// register class 'IWREGS'</i></td></tr>
<tr><th id="709">709</th><td>  MCK_Reg16, <i>// derived register class</i></td></tr>
<tr><th id="710">710</th><td>  MCK_Reg20, <i>// derived register class</i></td></tr>
<tr><th id="711">711</th><td>  MCK_Reg22, <i>// derived register class</i></td></tr>
<tr><th id="712">712</th><td>  MCK_Reg21, <i>// derived register class</i></td></tr>
<tr><th id="713">713</th><td>  MCK_Reg19, <i>// derived register class</i></td></tr>
<tr><th id="714">714</th><td>  MCK_DLDREGS, <i>// register class 'DLDREGS'</i></td></tr>
<tr><th id="715">715</th><td>  MCK_LD8lo, <i>// register class 'LD8lo'</i></td></tr>
<tr><th id="716">716</th><td>  MCK_Reg24, <i>// derived register class</i></td></tr>
<tr><th id="717">717</th><td>  MCK_Reg23, <i>// derived register class</i></td></tr>
<tr><th id="718">718</th><td>  MCK_Reg12, <i>// derived register class</i></td></tr>
<tr><th id="719">719</th><td>  MCK_Reg13, <i>// derived register class</i></td></tr>
<tr><th id="720">720</th><td>  MCK_DREGS_WITHOUT_YZ_WORKAROUND, <i>// register class 'DREGS_WITHOUT_YZ_WORKAROUND'</i></td></tr>
<tr><th id="721">721</th><td>  MCK_DREGSMOVW, <i>// register class 'DREGSMOVW'</i></td></tr>
<tr><th id="722">722</th><td>  MCK_GPR8lo, <i>// register class 'GPR8lo'</i></td></tr>
<tr><th id="723">723</th><td>  MCK_LD8, <i>// register class 'LD8'</i></td></tr>
<tr><th id="724">724</th><td>  MCK_DREGS, <i>// register class 'DREGS'</i></td></tr>
<tr><th id="725">725</th><td>  MCK_GPR8, <i>// register class 'GPR8'</i></td></tr>
<tr><th id="726">726</th><td>  MCK_LAST_REGISTER = MCK_GPR8,</td></tr>
<tr><th id="727">727</th><td>  MCK_Imm, <i>// user defined class 'ImmAsmOperand'</i></td></tr>
<tr><th id="728">728</th><td>  MCK_Memri, <i>// user defined class 'MemriAsmOperand'</i></td></tr>
<tr><th id="729">729</th><td>  MCK_Reg, <i>// user defined class 'PtrRegAsmOperand'</i></td></tr>
<tr><th id="730">730</th><td>  MCK_ImmCom8, <i>// user defined class 'imm_com8_asmoperand'</i></td></tr>
<tr><th id="731">731</th><td>  NumMatchClassKinds</td></tr>
<tr><th id="732">732</th><td>};</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><em>static</em> <em>unsigned</em> getDiagKindFromRegisterClass(MatchClassKind RegisterClass) {</td></tr>
<tr><th id="737">737</th><td>  <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="738">738</th><td>}</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><em>static</em> MatchClassKind matchTokenString(StringRef Name) {</td></tr>
<tr><th id="741">741</th><td>  <b>switch</b> (Name.size()) {</td></tr>
<tr><th id="742">742</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="743">743</th><td>  <b>case</b> <var>1</var>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="744">744</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="745">745</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="746">746</th><td>    <b>case</b> <kbd>'+'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="747">747</th><td>      <b>return</b> MCK__43_;	 <i>// "+"</i></td></tr>
<tr><th id="748">748</th><td>    <b>case</b> <kbd>'-'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="749">749</th><td>      <b>return</b> MCK__MINUS_;	 <i>// "-"</i></td></tr>
<tr><th id="750">750</th><td>    }</td></tr>
<tr><th id="751">751</th><td>    <b>break</b>;</td></tr>
<tr><th id="752">752</th><td>  }</td></tr>
<tr><th id="753">753</th><td>  <b>return</b> InvalidMatchClass;</td></tr>
<tr><th id="754">754</th><td>}</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td><i class="doc">/// isSubclass - Compute whether<span class="command"> \p</span> <span class="arg">A</span> is a subclass of<span class="command"> \p</span> <span class="arg">B.</span></i></td></tr>
<tr><th id="757">757</th><td><em>static</em> <em>bool</em> isSubclass(MatchClassKind A, MatchClassKind B) {</td></tr>
<tr><th id="758">758</th><td>  <b>if</b> (A == B)</td></tr>
<tr><th id="759">759</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>  <b>switch</b> (A) {</td></tr>
<tr><th id="762">762</th><td>  <b>default</b>:</td></tr>
<tr><th id="763">763</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <b>case</b> MCK_Reg25:</td></tr>
<tr><th id="766">766</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="767">767</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="768">768</th><td>    <b>case</b> MCK_Reg21: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="769">769</th><td>    <b>case</b> MCK_Reg23: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="770">770</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="771">771</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="772">772</th><td>    }</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td>  <b>case</b> MCK_Reg14:</td></tr>
<tr><th id="775">775</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="776">776</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="777">777</th><td>    <b>case</b> MCK_Reg15: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="778">778</th><td>    <b>case</b> MCK_PTRREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="779">779</th><td>    <b>case</b> MCK_IWREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="780">780</th><td>    <b>case</b> MCK_Reg16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="781">781</th><td>    <b>case</b> MCK_DLDREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="782">782</th><td>    <b>case</b> MCK_Reg12: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="783">783</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="784">784</th><td>    <b>case</b> MCK_DREGS_WITHOUT_YZ_WORKAROUND: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="785">785</th><td>    <b>case</b> MCK_DREGSMOVW: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="786">786</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="787">787</th><td>    }</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>  <b>case</b> MCK_ZREG:</td></tr>
<tr><th id="790">790</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="791">791</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="792">792</th><td>    <b>case</b> MCK_PTRDISPREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="793">793</th><td>    <b>case</b> MCK_PTRREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="794">794</th><td>    <b>case</b> MCK_IWREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="795">795</th><td>    <b>case</b> MCK_DLDREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="796">796</th><td>    <b>case</b> MCK_Reg12: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="797">797</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="798">798</th><td>    <b>case</b> MCK_DREGSMOVW: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="799">799</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="800">800</th><td>    }</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>  <b>case</b> MCK_Reg15:</td></tr>
<tr><th id="803">803</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="804">804</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="805">805</th><td>    <b>case</b> MCK_IWREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="806">806</th><td>    <b>case</b> MCK_Reg16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="807">807</th><td>    <b>case</b> MCK_DLDREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="808">808</th><td>    <b>case</b> MCK_Reg12: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="809">809</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="810">810</th><td>    <b>case</b> MCK_DREGS_WITHOUT_YZ_WORKAROUND: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="811">811</th><td>    <b>case</b> MCK_DREGSMOVW: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="812">812</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="813">813</th><td>    }</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <b>case</b> MCK_PTRDISPREGS:</td></tr>
<tr><th id="816">816</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="817">817</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="818">818</th><td>    <b>case</b> MCK_PTRREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="819">819</th><td>    <b>case</b> MCK_IWREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="820">820</th><td>    <b>case</b> MCK_DLDREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="821">821</th><td>    <b>case</b> MCK_Reg12: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="822">822</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="823">823</th><td>    <b>case</b> MCK_DREGSMOVW: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="824">824</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="825">825</th><td>    }</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>  <b>case</b> MCK_PTRREGS:</td></tr>
<tr><th id="828">828</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="829">829</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="830">830</th><td>    <b>case</b> MCK_IWREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="831">831</th><td>    <b>case</b> MCK_DLDREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="832">832</th><td>    <b>case</b> MCK_Reg12: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="833">833</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="834">834</th><td>    <b>case</b> MCK_DREGSMOVW: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="835">835</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="836">836</th><td>    }</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>  <b>case</b> MCK_Reg18:</td></tr>
<tr><th id="839">839</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="840">840</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="841">841</th><td>    <b>case</b> MCK_Reg16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="842">842</th><td>    <b>case</b> MCK_Reg20: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="843">843</th><td>    <b>case</b> MCK_Reg21: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="844">844</th><td>    <b>case</b> MCK_Reg19: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="845">845</th><td>    <b>case</b> MCK_DLDREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="846">846</th><td>    <b>case</b> MCK_Reg12: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="847">847</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="848">848</th><td>    <b>case</b> MCK_DREGS_WITHOUT_YZ_WORKAROUND: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="849">849</th><td>    <b>case</b> MCK_DREGSMOVW: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="850">850</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="851">851</th><td>    }</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <b>case</b> MCK_IWREGS:</td></tr>
<tr><th id="854">854</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="855">855</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="856">856</th><td>    <b>case</b> MCK_DLDREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="857">857</th><td>    <b>case</b> MCK_Reg12: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="858">858</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="859">859</th><td>    <b>case</b> MCK_DREGSMOVW: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="860">860</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="861">861</th><td>    }</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td>  <b>case</b> MCK_Reg16:</td></tr>
<tr><th id="864">864</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="865">865</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="866">866</th><td>    <b>case</b> MCK_DLDREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="867">867</th><td>    <b>case</b> MCK_Reg12: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="868">868</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="869">869</th><td>    <b>case</b> MCK_DREGS_WITHOUT_YZ_WORKAROUND: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="870">870</th><td>    <b>case</b> MCK_DREGSMOVW: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="871">871</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="872">872</th><td>    }</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>  <b>case</b> MCK_Reg20:</td></tr>
<tr><th id="875">875</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="876">876</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="877">877</th><td>    <b>case</b> MCK_Reg21: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="878">878</th><td>    <b>case</b> MCK_Reg19: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="879">879</th><td>    <b>case</b> MCK_Reg12: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="880">880</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="881">881</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="882">882</th><td>    }</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>  <b>case</b> MCK_Reg22:</td></tr>
<tr><th id="885">885</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="886">886</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="887">887</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="888">888</th><td>    <b>case</b> MCK_Reg23: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="889">889</th><td>    <b>case</b> MCK_DREGS_WITHOUT_YZ_WORKAROUND: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="890">890</th><td>    <b>case</b> MCK_DREGSMOVW: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="891">891</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="892">892</th><td>    }</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <b>case</b> MCK_Reg21:</td></tr>
<tr><th id="895">895</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="896">896</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="897">897</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="898">898</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="899">899</th><td>    }</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>  <b>case</b> MCK_Reg19:</td></tr>
<tr><th id="902">902</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="903">903</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="904">904</th><td>    <b>case</b> MCK_Reg12: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="905">905</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="906">906</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="907">907</th><td>    }</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>  <b>case</b> MCK_DLDREGS:</td></tr>
<tr><th id="910">910</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="911">911</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="912">912</th><td>    <b>case</b> MCK_Reg12: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="913">913</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="914">914</th><td>    <b>case</b> MCK_DREGSMOVW: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="915">915</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="916">916</th><td>    }</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>  <b>case</b> MCK_LD8lo:</td></tr>
<tr><th id="919">919</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="920">920</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="921">921</th><td>    <b>case</b> MCK_LD8: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="922">922</th><td>    <b>case</b> MCK_GPR8: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="923">923</th><td>    }</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>  <b>case</b> MCK_Reg24:</td></tr>
<tr><th id="926">926</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="927">927</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="928">928</th><td>    <b>case</b> MCK_Reg23: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="929">929</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="930">930</th><td>    }</td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td>  <b>case</b> MCK_Reg23:</td></tr>
<tr><th id="933">933</th><td>    <b>return</b> B == MCK_DREGS;</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>  <b>case</b> MCK_Reg12:</td></tr>
<tr><th id="936">936</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="937">937</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="938">938</th><td>    <b>case</b> MCK_Reg13: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="939">939</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="940">940</th><td>    }</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>  <b>case</b> MCK_Reg13:</td></tr>
<tr><th id="943">943</th><td>    <b>return</b> B == MCK_DREGS;</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>  <b>case</b> MCK_DREGS_WITHOUT_YZ_WORKAROUND:</td></tr>
<tr><th id="946">946</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="947">947</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="948">948</th><td>    <b>case</b> MCK_DREGSMOVW: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="949">949</th><td>    <b>case</b> MCK_DREGS: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="950">950</th><td>    }</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td>  <b>case</b> MCK_DREGSMOVW:</td></tr>
<tr><th id="953">953</th><td>    <b>return</b> B == MCK_DREGS;</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td>  <b>case</b> MCK_GPR8lo:</td></tr>
<tr><th id="956">956</th><td>    <b>return</b> B == MCK_GPR8;</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>  <b>case</b> MCK_LD8:</td></tr>
<tr><th id="959">959</th><td>    <b>return</b> B == MCK_GPR8;</td></tr>
<tr><th id="960">960</th><td>  }</td></tr>
<tr><th id="961">961</th><td>}</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td><em>static</em> <em>unsigned</em> validateOperandClass(MCParsedAsmOperand &amp;GOp, MatchClassKind Kind) {</td></tr>
<tr><th id="964">964</th><td>  AVROperand &amp;Operand = (AVROperand &amp;)GOp;</td></tr>
<tr><th id="965">965</th><td>  <b>if</b> (Kind == InvalidMatchClass)</td></tr>
<tr><th id="966">966</th><td>    <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td>  <b>if</b> (Operand.isToken() &amp;&amp; Kind &lt;= MCK_LAST_TOKEN)</td></tr>
<tr><th id="969">969</th><td>    <b>return</b> isSubclass(matchTokenString(Operand.getToken()), Kind) ?</td></tr>
<tr><th id="970">970</th><td>             MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="971">971</th><td>             MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="974">974</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="975">975</th><td>  <i>// 'Imm' class</i></td></tr>
<tr><th id="976">976</th><td>  <b>case</b> MCK_Imm: {</td></tr>
<tr><th id="977">977</th><td>    DiagnosticPredicate DP(Operand.isImm());</td></tr>
<tr><th id="978">978</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="979">979</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="980">980</th><td>    <b>break</b>;</td></tr>
<tr><th id="981">981</th><td>    }</td></tr>
<tr><th id="982">982</th><td>  <i>// 'Memri' class</i></td></tr>
<tr><th id="983">983</th><td>  <b>case</b> MCK_Memri: {</td></tr>
<tr><th id="984">984</th><td>    DiagnosticPredicate DP(Operand.isMemri());</td></tr>
<tr><th id="985">985</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="986">986</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="987">987</th><td>    <b>break</b>;</td></tr>
<tr><th id="988">988</th><td>    }</td></tr>
<tr><th id="989">989</th><td>  <i>// 'Reg' class</i></td></tr>
<tr><th id="990">990</th><td>  <b>case</b> MCK_Reg: {</td></tr>
<tr><th id="991">991</th><td>    DiagnosticPredicate DP(Operand.isReg());</td></tr>
<tr><th id="992">992</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="993">993</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="994">994</th><td>    <b>break</b>;</td></tr>
<tr><th id="995">995</th><td>    }</td></tr>
<tr><th id="996">996</th><td>  <i>// 'ImmCom8' class</i></td></tr>
<tr><th id="997">997</th><td>  <b>case</b> MCK_ImmCom8: {</td></tr>
<tr><th id="998">998</th><td>    DiagnosticPredicate DP(Operand.isImmCom8());</td></tr>
<tr><th id="999">999</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="1000">1000</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="1001">1001</th><td>    <b>break</b>;</td></tr>
<tr><th id="1002">1002</th><td>    }</td></tr>
<tr><th id="1003">1003</th><td>  } <i>// end switch (Kind)</i></td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>  <b>if</b> (Operand.isReg()) {</td></tr>
<tr><th id="1006">1006</th><td>    MatchClassKind OpKind;</td></tr>
<tr><th id="1007">1007</th><td>    <b>switch</b> (Operand.getReg()) {</td></tr>
<tr><th id="1008">1008</th><td>    <b>default</b>: OpKind = InvalidMatchClass; <b>break</b>;</td></tr>
<tr><th id="1009">1009</th><td>    <b>case</b> AVR::R0: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1010">1010</th><td>    <b>case</b> AVR::R1: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1011">1011</th><td>    <b>case</b> AVR::R2: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1012">1012</th><td>    <b>case</b> AVR::R3: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1013">1013</th><td>    <b>case</b> AVR::R4: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1014">1014</th><td>    <b>case</b> AVR::R5: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1015">1015</th><td>    <b>case</b> AVR::R6: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1016">1016</th><td>    <b>case</b> AVR::R7: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1017">1017</th><td>    <b>case</b> AVR::R8: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1018">1018</th><td>    <b>case</b> AVR::R9: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1019">1019</th><td>    <b>case</b> AVR::R10: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1020">1020</th><td>    <b>case</b> AVR::R11: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1021">1021</th><td>    <b>case</b> AVR::R12: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1022">1022</th><td>    <b>case</b> AVR::R13: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1023">1023</th><td>    <b>case</b> AVR::R14: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1024">1024</th><td>    <b>case</b> AVR::R15: OpKind = MCK_GPR8lo; <b>break</b>;</td></tr>
<tr><th id="1025">1025</th><td>    <b>case</b> AVR::R16: OpKind = MCK_LD8lo; <b>break</b>;</td></tr>
<tr><th id="1026">1026</th><td>    <b>case</b> AVR::R17: OpKind = MCK_LD8lo; <b>break</b>;</td></tr>
<tr><th id="1027">1027</th><td>    <b>case</b> AVR::R18: OpKind = MCK_LD8lo; <b>break</b>;</td></tr>
<tr><th id="1028">1028</th><td>    <b>case</b> AVR::R19: OpKind = MCK_LD8lo; <b>break</b>;</td></tr>
<tr><th id="1029">1029</th><td>    <b>case</b> AVR::R20: OpKind = MCK_LD8lo; <b>break</b>;</td></tr>
<tr><th id="1030">1030</th><td>    <b>case</b> AVR::R21: OpKind = MCK_LD8lo; <b>break</b>;</td></tr>
<tr><th id="1031">1031</th><td>    <b>case</b> AVR::R22: OpKind = MCK_LD8lo; <b>break</b>;</td></tr>
<tr><th id="1032">1032</th><td>    <b>case</b> AVR::R23: OpKind = MCK_LD8lo; <b>break</b>;</td></tr>
<tr><th id="1033">1033</th><td>    <b>case</b> AVR::R24: OpKind = MCK_LD8; <b>break</b>;</td></tr>
<tr><th id="1034">1034</th><td>    <b>case</b> AVR::R25: OpKind = MCK_LD8; <b>break</b>;</td></tr>
<tr><th id="1035">1035</th><td>    <b>case</b> AVR::R26: OpKind = MCK_LD8; <b>break</b>;</td></tr>
<tr><th id="1036">1036</th><td>    <b>case</b> AVR::R27: OpKind = MCK_LD8; <b>break</b>;</td></tr>
<tr><th id="1037">1037</th><td>    <b>case</b> AVR::R28: OpKind = MCK_LD8; <b>break</b>;</td></tr>
<tr><th id="1038">1038</th><td>    <b>case</b> AVR::R29: OpKind = MCK_LD8; <b>break</b>;</td></tr>
<tr><th id="1039">1039</th><td>    <b>case</b> AVR::R30: OpKind = MCK_LD8; <b>break</b>;</td></tr>
<tr><th id="1040">1040</th><td>    <b>case</b> AVR::R31: OpKind = MCK_LD8; <b>break</b>;</td></tr>
<tr><th id="1041">1041</th><td>    <b>case</b> AVR::SP: OpKind = MCK_GPRSP; <b>break</b>;</td></tr>
<tr><th id="1042">1042</th><td>    <b>case</b> AVR::R31R30: OpKind = MCK_ZREG; <b>break</b>;</td></tr>
<tr><th id="1043">1043</th><td>    <b>case</b> AVR::R29R28: OpKind = MCK_PTRDISPREGS; <b>break</b>;</td></tr>
<tr><th id="1044">1044</th><td>    <b>case</b> AVR::R27R26: OpKind = MCK_Reg14; <b>break</b>;</td></tr>
<tr><th id="1045">1045</th><td>    <b>case</b> AVR::R25R24: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="1046">1046</th><td>    <b>case</b> AVR::R23R22: OpKind = MCK_Reg18; <b>break</b>;</td></tr>
<tr><th id="1047">1047</th><td>    <b>case</b> AVR::R21R20: OpKind = MCK_Reg18; <b>break</b>;</td></tr>
<tr><th id="1048">1048</th><td>    <b>case</b> AVR::R19R18: OpKind = MCK_Reg18; <b>break</b>;</td></tr>
<tr><th id="1049">1049</th><td>    <b>case</b> AVR::R17R16: OpKind = MCK_Reg18; <b>break</b>;</td></tr>
<tr><th id="1050">1050</th><td>    <b>case</b> AVR::R15R14: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="1051">1051</th><td>    <b>case</b> AVR::R13R12: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="1052">1052</th><td>    <b>case</b> AVR::R11R10: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="1053">1053</th><td>    <b>case</b> AVR::R9R8: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="1054">1054</th><td>    <b>case</b> AVR::R7R6: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="1055">1055</th><td>    <b>case</b> AVR::R5R4: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="1056">1056</th><td>    <b>case</b> AVR::R3R2: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="1057">1057</th><td>    <b>case</b> AVR::R1R0: OpKind = MCK_Reg22; <b>break</b>;</td></tr>
<tr><th id="1058">1058</th><td>    <b>case</b> AVR::R26R25: OpKind = MCK_Reg12; <b>break</b>;</td></tr>
<tr><th id="1059">1059</th><td>    <b>case</b> AVR::R24R23: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="1060">1060</th><td>    <b>case</b> AVR::R22R21: OpKind = MCK_Reg20; <b>break</b>;</td></tr>
<tr><th id="1061">1061</th><td>    <b>case</b> AVR::R20R19: OpKind = MCK_Reg20; <b>break</b>;</td></tr>
<tr><th id="1062">1062</th><td>    <b>case</b> AVR::R18R17: OpKind = MCK_Reg20; <b>break</b>;</td></tr>
<tr><th id="1063">1063</th><td>    <b>case</b> AVR::R16R15: OpKind = MCK_Reg25; <b>break</b>;</td></tr>
<tr><th id="1064">1064</th><td>    <b>case</b> AVR::R14R13: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="1065">1065</th><td>    <b>case</b> AVR::R12R11: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="1066">1066</th><td>    <b>case</b> AVR::R10R9: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="1067">1067</th><td>    <b>case</b> AVR::SREG: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="1068">1068</th><td>    }</td></tr>
<tr><th id="1069">1069</th><td>    <b>return</b> isSubclass(OpKind, Kind) ? (<em>unsigned</em>)MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="1070">1070</th><td>                                      getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="1071">1071</th><td>  }</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>  <b>if</b> (Kind &gt; MCK_LAST_TOKEN &amp;&amp; Kind &lt;= MCK_LAST_REGISTER)</td></tr>
<tr><th id="1074">1074</th><td>    <b>return</b> getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>  <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="1077">1077</th><td>}</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td><u>#ifndef NDEBUG</u></td></tr>
<tr><th id="1080">1080</th><td><em>const</em> <em>char</em> *getMatchClassName(MatchClassKind Kind) {</td></tr>
<tr><th id="1081">1081</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="1082">1082</th><td>  <b>case</b> InvalidMatchClass: <b>return</b> <q>"InvalidMatchClass"</q>;</td></tr>
<tr><th id="1083">1083</th><td>  <b>case</b> OptionalMatchClass: <b>return</b> <q>"OptionalMatchClass"</q>;</td></tr>
<tr><th id="1084">1084</th><td>  <b>case</b> MCK__43_: <b>return</b> <q>"MCK__43_"</q>;</td></tr>
<tr><th id="1085">1085</th><td>  <b>case</b> MCK__MINUS_: <b>return</b> <q>"MCK__MINUS_"</q>;</td></tr>
<tr><th id="1086">1086</th><td>  <b>case</b> MCK_Reg25: <b>return</b> <q>"MCK_Reg25"</q>;</td></tr>
<tr><th id="1087">1087</th><td>  <b>case</b> MCK_Reg14: <b>return</b> <q>"MCK_Reg14"</q>;</td></tr>
<tr><th id="1088">1088</th><td>  <b>case</b> MCK_CCR: <b>return</b> <q>"MCK_CCR"</q>;</td></tr>
<tr><th id="1089">1089</th><td>  <b>case</b> MCK_GPRSP: <b>return</b> <q>"MCK_GPRSP"</q>;</td></tr>
<tr><th id="1090">1090</th><td>  <b>case</b> MCK_ZREG: <b>return</b> <q>"MCK_ZREG"</q>;</td></tr>
<tr><th id="1091">1091</th><td>  <b>case</b> MCK_Reg15: <b>return</b> <q>"MCK_Reg15"</q>;</td></tr>
<tr><th id="1092">1092</th><td>  <b>case</b> MCK_PTRDISPREGS: <b>return</b> <q>"MCK_PTRDISPREGS"</q>;</td></tr>
<tr><th id="1093">1093</th><td>  <b>case</b> MCK_PTRREGS: <b>return</b> <q>"MCK_PTRREGS"</q>;</td></tr>
<tr><th id="1094">1094</th><td>  <b>case</b> MCK_Reg18: <b>return</b> <q>"MCK_Reg18"</q>;</td></tr>
<tr><th id="1095">1095</th><td>  <b>case</b> MCK_IWREGS: <b>return</b> <q>"MCK_IWREGS"</q>;</td></tr>
<tr><th id="1096">1096</th><td>  <b>case</b> MCK_Reg16: <b>return</b> <q>"MCK_Reg16"</q>;</td></tr>
<tr><th id="1097">1097</th><td>  <b>case</b> MCK_Reg20: <b>return</b> <q>"MCK_Reg20"</q>;</td></tr>
<tr><th id="1098">1098</th><td>  <b>case</b> MCK_Reg22: <b>return</b> <q>"MCK_Reg22"</q>;</td></tr>
<tr><th id="1099">1099</th><td>  <b>case</b> MCK_Reg21: <b>return</b> <q>"MCK_Reg21"</q>;</td></tr>
<tr><th id="1100">1100</th><td>  <b>case</b> MCK_Reg19: <b>return</b> <q>"MCK_Reg19"</q>;</td></tr>
<tr><th id="1101">1101</th><td>  <b>case</b> MCK_DLDREGS: <b>return</b> <q>"MCK_DLDREGS"</q>;</td></tr>
<tr><th id="1102">1102</th><td>  <b>case</b> MCK_LD8lo: <b>return</b> <q>"MCK_LD8lo"</q>;</td></tr>
<tr><th id="1103">1103</th><td>  <b>case</b> MCK_Reg24: <b>return</b> <q>"MCK_Reg24"</q>;</td></tr>
<tr><th id="1104">1104</th><td>  <b>case</b> MCK_Reg23: <b>return</b> <q>"MCK_Reg23"</q>;</td></tr>
<tr><th id="1105">1105</th><td>  <b>case</b> MCK_Reg12: <b>return</b> <q>"MCK_Reg12"</q>;</td></tr>
<tr><th id="1106">1106</th><td>  <b>case</b> MCK_Reg13: <b>return</b> <q>"MCK_Reg13"</q>;</td></tr>
<tr><th id="1107">1107</th><td>  <b>case</b> MCK_DREGS_WITHOUT_YZ_WORKAROUND: <b>return</b> <q>"MCK_DREGS_WITHOUT_YZ_WORKAROUND"</q>;</td></tr>
<tr><th id="1108">1108</th><td>  <b>case</b> MCK_DREGSMOVW: <b>return</b> <q>"MCK_DREGSMOVW"</q>;</td></tr>
<tr><th id="1109">1109</th><td>  <b>case</b> MCK_GPR8lo: <b>return</b> <q>"MCK_GPR8lo"</q>;</td></tr>
<tr><th id="1110">1110</th><td>  <b>case</b> MCK_LD8: <b>return</b> <q>"MCK_LD8"</q>;</td></tr>
<tr><th id="1111">1111</th><td>  <b>case</b> MCK_DREGS: <b>return</b> <q>"MCK_DREGS"</q>;</td></tr>
<tr><th id="1112">1112</th><td>  <b>case</b> MCK_GPR8: <b>return</b> <q>"MCK_GPR8"</q>;</td></tr>
<tr><th id="1113">1113</th><td>  <b>case</b> MCK_Imm: <b>return</b> <q>"MCK_Imm"</q>;</td></tr>
<tr><th id="1114">1114</th><td>  <b>case</b> MCK_Memri: <b>return</b> <q>"MCK_Memri"</q>;</td></tr>
<tr><th id="1115">1115</th><td>  <b>case</b> MCK_Reg: <b>return</b> <q>"MCK_Reg"</q>;</td></tr>
<tr><th id="1116">1116</th><td>  <b>case</b> MCK_ImmCom8: <b>return</b> <q>"MCK_ImmCom8"</q>;</td></tr>
<tr><th id="1117">1117</th><td>  <b>case</b> NumMatchClassKinds: <b>return</b> <q>"NumMatchClassKinds"</q>;</td></tr>
<tr><th id="1118">1118</th><td>  }</td></tr>
<tr><th id="1119">1119</th><td>  llvm_unreachable(<q>"unhandled MatchClassKind!"</q>);</td></tr>
<tr><th id="1120">1120</th><td>}</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td><u>#endif // NDEBUG</u></td></tr>
<tr><th id="1123">1123</th><td>FeatureBitset AVRAsmParser::</td></tr>
<tr><th id="1124">1124</th><td>ComputeAvailableFeatures(<em>const</em> FeatureBitset &amp;FB) <em>const</em> {</td></tr>
<tr><th id="1125">1125</th><td>  FeatureBitset Features;</td></tr>
<tr><th id="1126">1126</th><td>  <b>if</b> (FB[AVR::FeatureSRAM])</td></tr>
<tr><th id="1127">1127</th><td>    Features.set(Feature_HasSRAMBit);</td></tr>
<tr><th id="1128">1128</th><td>  <b>if</b> (FB[AVR::FeatureJMPCALL])</td></tr>
<tr><th id="1129">1129</th><td>    Features.set(Feature_HasJMPCALLBit);</td></tr>
<tr><th id="1130">1130</th><td>  <b>if</b> (FB[AVR::FeatureIJMPCALL])</td></tr>
<tr><th id="1131">1131</th><td>    Features.set(Feature_HasIJMPCALLBit);</td></tr>
<tr><th id="1132">1132</th><td>  <b>if</b> (FB[AVR::FeatureEIJMPCALL])</td></tr>
<tr><th id="1133">1133</th><td>    Features.set(Feature_HasEIJMPCALLBit);</td></tr>
<tr><th id="1134">1134</th><td>  <b>if</b> (FB[AVR::FeatureADDSUBIW])</td></tr>
<tr><th id="1135">1135</th><td>    Features.set(Feature_HasADDSUBIWBit);</td></tr>
<tr><th id="1136">1136</th><td>  <b>if</b> (FB[AVR::FeatureSmallStack])</td></tr>
<tr><th id="1137">1137</th><td>    Features.set(Feature_HasSmallStackBit);</td></tr>
<tr><th id="1138">1138</th><td>  <b>if</b> (FB[AVR::FeatureMOVW])</td></tr>
<tr><th id="1139">1139</th><td>    Features.set(Feature_HasMOVWBit);</td></tr>
<tr><th id="1140">1140</th><td>  <b>if</b> (FB[AVR::FeatureLPM])</td></tr>
<tr><th id="1141">1141</th><td>    Features.set(Feature_HasLPMBit);</td></tr>
<tr><th id="1142">1142</th><td>  <b>if</b> (FB[AVR::FeatureLPMX])</td></tr>
<tr><th id="1143">1143</th><td>    Features.set(Feature_HasLPMXBit);</td></tr>
<tr><th id="1144">1144</th><td>  <b>if</b> (FB[AVR::FeatureELPM])</td></tr>
<tr><th id="1145">1145</th><td>    Features.set(Feature_HasELPMBit);</td></tr>
<tr><th id="1146">1146</th><td>  <b>if</b> (FB[AVR::FeatureELPMX])</td></tr>
<tr><th id="1147">1147</th><td>    Features.set(Feature_HasELPMXBit);</td></tr>
<tr><th id="1148">1148</th><td>  <b>if</b> (FB[AVR::FeatureSPM])</td></tr>
<tr><th id="1149">1149</th><td>    Features.set(Feature_HasSPMBit);</td></tr>
<tr><th id="1150">1150</th><td>  <b>if</b> (FB[AVR::FeatureSPMX])</td></tr>
<tr><th id="1151">1151</th><td>    Features.set(Feature_HasSPMXBit);</td></tr>
<tr><th id="1152">1152</th><td>  <b>if</b> (FB[AVR::FeatureDES])</td></tr>
<tr><th id="1153">1153</th><td>    Features.set(Feature_HasDESBit);</td></tr>
<tr><th id="1154">1154</th><td>  <b>if</b> (FB[AVR::FeatureRMW])</td></tr>
<tr><th id="1155">1155</th><td>    Features.set(Feature_SupportsRMWBit);</td></tr>
<tr><th id="1156">1156</th><td>  <b>if</b> (FB[AVR::FeatureMultiplication])</td></tr>
<tr><th id="1157">1157</th><td>    Features.set(Feature_SupportsMultiplicationBit);</td></tr>
<tr><th id="1158">1158</th><td>  <b>if</b> (FB[AVR::FeatureBREAK])</td></tr>
<tr><th id="1159">1159</th><td>    Features.set(Feature_HasBREAKBit);</td></tr>
<tr><th id="1160">1160</th><td>  <b>if</b> (FB[AVR::FeatureTinyEncoding])</td></tr>
<tr><th id="1161">1161</th><td>    Features.set(Feature_HasTinyEncodingBit);</td></tr>
<tr><th id="1162">1162</th><td>  <b>return</b> Features;</td></tr>
<tr><th id="1163">1163</th><td>}</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td><em>static</em> <em>bool</em> checkAsmTiedOperandConstraints(<em>const</em> AVRAsmParser&amp;AsmParser,</td></tr>
<tr><th id="1166">1166</th><td>                               <em>unsigned</em> Kind,</td></tr>
<tr><th id="1167">1167</th><td>                               <em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="1168">1168</th><td>                               uint64_t &amp;ErrorInfo) {</td></tr>
<tr><th id="1169">1169</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="1170">1170</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="1171">1171</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="1172">1172</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="1173">1173</th><td>    <b>case</b> CVT_Tied: {</td></tr>
<tr><th id="1174">1174</th><td>      <em>unsigned</em> OpIdx = *(p + <var>1</var>);</td></tr>
<tr><th id="1175">1175</th><td>      assert(OpIdx &lt; (size_t)(std::end(TiedAsmOperandTable) -</td></tr>
<tr><th id="1176">1176</th><td>                              std::begin(TiedAsmOperandTable)) &amp;&amp;</td></tr>
<tr><th id="1177">1177</th><td>             <q>"Tied operand not found"</q>);</td></tr>
<tr><th id="1178">1178</th><td>      <em>unsigned</em> OpndNum1 = TiedAsmOperandTable[OpIdx][<var>1</var>];</td></tr>
<tr><th id="1179">1179</th><td>      <em>unsigned</em> OpndNum2 = TiedAsmOperandTable[OpIdx][<var>2</var>];</td></tr>
<tr><th id="1180">1180</th><td>      <b>if</b> (OpndNum1 != OpndNum2) {</td></tr>
<tr><th id="1181">1181</th><td>        <em>auto</em> &amp;SrcOp1 = Operands[OpndNum1];</td></tr>
<tr><th id="1182">1182</th><td>        <em>auto</em> &amp;SrcOp2 = Operands[OpndNum2];</td></tr>
<tr><th id="1183">1183</th><td>        <b>if</b> (SrcOp1-&gt;isReg() &amp;&amp; SrcOp2-&gt;isReg()) {</td></tr>
<tr><th id="1184">1184</th><td>          <b>if</b> (!AsmParser.regsEqual(*SrcOp1, *SrcOp2)) {</td></tr>
<tr><th id="1185">1185</th><td>            ErrorInfo = OpndNum2;</td></tr>
<tr><th id="1186">1186</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1187">1187</th><td>          }</td></tr>
<tr><th id="1188">1188</th><td>        }</td></tr>
<tr><th id="1189">1189</th><td>      }</td></tr>
<tr><th id="1190">1190</th><td>      <b>break</b>;</td></tr>
<tr><th id="1191">1191</th><td>    }</td></tr>
<tr><th id="1192">1192</th><td>    <b>default</b>:</td></tr>
<tr><th id="1193">1193</th><td>      <b>break</b>;</td></tr>
<tr><th id="1194">1194</th><td>    }</td></tr>
<tr><th id="1195">1195</th><td>  }</td></tr>
<tr><th id="1196">1196</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1197">1197</th><td>}</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> MnemonicTable =</td></tr>
<tr><th id="1200">1200</th><td>    <q>"\003adc\003add\004adiw\003and\004andi\003asr\004bclr\003bld\004brbc\004"</q></td></tr>
<tr><th id="1201">1201</th><td>    <q>"brbs\004brcc\004brcs\005break\004breq\004brge\004brhc\004brhs\004brid\004"</q></td></tr>
<tr><th id="1202">1202</th><td>    <q>"brie\004brlo\004brlt\004brmi\004brne\004brpl\004brsh\004brtc\004brts\004"</q></td></tr>
<tr><th id="1203">1203</th><td>    <q>"brvc\004brvs\004bset\003bst\004call\003cbi\003cbr\003clc\003clh\003cli\003"</q></td></tr>
<tr><th id="1204">1204</th><td>    <q>"cln\003clr\003cls\003clt\003clv\003clz\003com\002cp\003cpc\003cpi\004cp"</q></td></tr>
<tr><th id="1205">1205</th><td>    <q>"se\003dec\003des\006eicall\005eijmp\004elpm\003eor\004fmul\005fmuls\006"</q></td></tr>
<tr><th id="1206">1206</th><td>    <q>"fmulsu\005icall\004ijmp\002in\003inc\003jmp\003lac\003las\003lat\002ld\003"</q></td></tr>
<tr><th id="1207">1207</th><td>    <q>"ldd\003ldi\003lds\003lpm\003lsl\003lsr\003mov\004movw\003mul\004muls\005"</q></td></tr>
<tr><th id="1208">1208</th><td>    <q>"mulsu\003neg\003nop\002or\003ori\003out\003pop\004push\005rcall\003ret\004"</q></td></tr>
<tr><th id="1209">1209</th><td>    <q>"reti\004rjmp\003rol\003ror\003sbc\004sbci\003sbi\004sbic\004sbis\004sbi"</q></td></tr>
<tr><th id="1210">1210</th><td>    <q>"w\003sbr\004sbrc\004sbrs\003sec\003seh\003sei\003sen\003ser\003ses\003s"</q></td></tr>
<tr><th id="1211">1211</th><td>    <q>"et\003sev\003sez\005sleep\003spm\002st\003std\003sts\003sub\004subi\004"</q></td></tr>
<tr><th id="1212">1212</th><td>    <q>"swap\003tst\003wdr\003xch"</q>;</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td><i>// Feature bitsets.</i></td></tr>
<tr><th id="1215">1215</th><td><b>enum</b> : uint8_t {</td></tr>
<tr><th id="1216">1216</th><td>  AMFBS_None,</td></tr>
<tr><th id="1217">1217</th><td>  AMFBS_HasADDSUBIW,</td></tr>
<tr><th id="1218">1218</th><td>  AMFBS_HasBREAK,</td></tr>
<tr><th id="1219">1219</th><td>  AMFBS_HasDES,</td></tr>
<tr><th id="1220">1220</th><td>  AMFBS_HasEIJMPCALL,</td></tr>
<tr><th id="1221">1221</th><td>  AMFBS_HasELPM,</td></tr>
<tr><th id="1222">1222</th><td>  AMFBS_HasELPMX,</td></tr>
<tr><th id="1223">1223</th><td>  AMFBS_HasIJMPCALL,</td></tr>
<tr><th id="1224">1224</th><td>  AMFBS_HasJMPCALL,</td></tr>
<tr><th id="1225">1225</th><td>  AMFBS_HasLPM,</td></tr>
<tr><th id="1226">1226</th><td>  AMFBS_HasLPMX,</td></tr>
<tr><th id="1227">1227</th><td>  AMFBS_HasMOVW,</td></tr>
<tr><th id="1228">1228</th><td>  AMFBS_HasSPM,</td></tr>
<tr><th id="1229">1229</th><td>  AMFBS_HasSPMX,</td></tr>
<tr><th id="1230">1230</th><td>  AMFBS_HasSRAM,</td></tr>
<tr><th id="1231">1231</th><td>  AMFBS_SupportsMultiplication,</td></tr>
<tr><th id="1232">1232</th><td>  AMFBS_SupportsRMW,</td></tr>
<tr><th id="1233">1233</th><td>};</td></tr>
<tr><th id="1234">1234</th><td></td></tr>
<tr><th id="1235">1235</th><td><em>static</em> <b>constexpr</b> FeatureBitset FeatureBitsets[] = {</td></tr>
<tr><th id="1236">1236</th><td>  {}, <i>// AMFBS_None</i></td></tr>
<tr><th id="1237">1237</th><td>  {Feature_HasADDSUBIWBit, },</td></tr>
<tr><th id="1238">1238</th><td>  {Feature_HasBREAKBit, },</td></tr>
<tr><th id="1239">1239</th><td>  {Feature_HasDESBit, },</td></tr>
<tr><th id="1240">1240</th><td>  {Feature_HasEIJMPCALLBit, },</td></tr>
<tr><th id="1241">1241</th><td>  {Feature_HasELPMBit, },</td></tr>
<tr><th id="1242">1242</th><td>  {Feature_HasELPMXBit, },</td></tr>
<tr><th id="1243">1243</th><td>  {Feature_HasIJMPCALLBit, },</td></tr>
<tr><th id="1244">1244</th><td>  {Feature_HasJMPCALLBit, },</td></tr>
<tr><th id="1245">1245</th><td>  {Feature_HasLPMBit, },</td></tr>
<tr><th id="1246">1246</th><td>  {Feature_HasLPMXBit, },</td></tr>
<tr><th id="1247">1247</th><td>  {Feature_HasMOVWBit, },</td></tr>
<tr><th id="1248">1248</th><td>  {Feature_HasSPMBit, },</td></tr>
<tr><th id="1249">1249</th><td>  {Feature_HasSPMXBit, },</td></tr>
<tr><th id="1250">1250</th><td>  {Feature_HasSRAMBit, },</td></tr>
<tr><th id="1251">1251</th><td>  {Feature_SupportsMultiplicationBit, },</td></tr>
<tr><th id="1252">1252</th><td>  {Feature_SupportsRMWBit, },</td></tr>
<tr><th id="1253">1253</th><td>};</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td><b>namespace</b> {</td></tr>
<tr><th id="1256">1256</th><td>  <b>struct</b> MatchEntry {</td></tr>
<tr><th id="1257">1257</th><td>    uint16_t Mnemonic;</td></tr>
<tr><th id="1258">1258</th><td>    uint16_t Opcode;</td></tr>
<tr><th id="1259">1259</th><td>    uint8_t ConvertFn;</td></tr>
<tr><th id="1260">1260</th><td>    uint8_t RequiredFeaturesIdx;</td></tr>
<tr><th id="1261">1261</th><td>    uint8_t Classes[<var>3</var>];</td></tr>
<tr><th id="1262">1262</th><td>    StringRef getMnemonic() <em>const</em> {</td></tr>
<tr><th id="1263">1263</th><td>      <b>return</b> StringRef(MnemonicTable + Mnemonic + <var>1</var>,</td></tr>
<tr><th id="1264">1264</th><td>                       MnemonicTable[Mnemonic]);</td></tr>
<tr><th id="1265">1265</th><td>    }</td></tr>
<tr><th id="1266">1266</th><td>  };</td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td>  <i>// Predicate for searching for an opcode.</i></td></tr>
<tr><th id="1269">1269</th><td>  <b>struct</b> LessOpcode {</td></tr>
<tr><th id="1270">1270</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, StringRef RHS) {</td></tr>
<tr><th id="1271">1271</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS;</td></tr>
<tr><th id="1272">1272</th><td>    }</td></tr>
<tr><th id="1273">1273</th><td>    <em>bool</em> <b>operator</b>()(StringRef LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="1274">1274</th><td>      <b>return</b> LHS &lt; RHS.getMnemonic();</td></tr>
<tr><th id="1275">1275</th><td>    }</td></tr>
<tr><th id="1276">1276</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="1277">1277</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS.getMnemonic();</td></tr>
<tr><th id="1278">1278</th><td>    }</td></tr>
<tr><th id="1279">1279</th><td>  };</td></tr>
<tr><th id="1280">1280</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td><em>static</em> <em>const</em> MatchEntry MatchTable0[] = {</td></tr>
<tr><th id="1283">1283</th><td>  { <var>0</var> <i>/* adc */</i>, AVR::ADCRdRr, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_None, { MCK_GPR8, MCK_GPR8 }, },</td></tr>
<tr><th id="1284">1284</th><td>  { <var>4</var> <i>/* add */</i>, AVR::ADDRdRr, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_None, { MCK_GPR8, MCK_GPR8 }, },</td></tr>
<tr><th id="1285">1285</th><td>  { <var>8</var> <i>/* adiw */</i>, AVR::ADIWRdK, Convert__Reg1_0__Tie0_1_1__Imm1_1, AMFBS_HasADDSUBIW, { MCK_IWREGS, MCK_Imm }, },</td></tr>
<tr><th id="1286">1286</th><td>  { <var>13</var> <i>/* and */</i>, AVR::ANDRdRr, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_None, { MCK_GPR8, MCK_GPR8 }, },</td></tr>
<tr><th id="1287">1287</th><td>  { <var>17</var> <i>/* andi */</i>, AVR::ANDIRdK, Convert__Reg1_0__Tie0_1_1__Imm1_1, AMFBS_None, { MCK_LD8, MCK_Imm }, },</td></tr>
<tr><th id="1288">1288</th><td>  { <var>22</var> <i>/* asr */</i>, AVR::ASRRd, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GPR8 }, },</td></tr>
<tr><th id="1289">1289</th><td>  { <var>26</var> <i>/* bclr */</i>, AVR::BCLRs, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1290">1290</th><td>  { <var>31</var> <i>/* bld */</i>, AVR::BLD, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_GPR8, MCK_Imm }, },</td></tr>
<tr><th id="1291">1291</th><td>  { <var>35</var> <i>/* brbc */</i>, AVR::BRBCsk, Convert__Imm1_0__Imm1_1, AMFBS_None, { MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="1292">1292</th><td>  { <var>40</var> <i>/* brbs */</i>, AVR::BRBSsk, Convert__Imm1_0__Imm1_1, AMFBS_None, { MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="1293">1293</th><td>  { <var>45</var> <i>/* brcc */</i>, AVR::BRBCsk, Convert__imm_95_0__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1294">1294</th><td>  { <var>50</var> <i>/* brcs */</i>, AVR::BRBSsk, Convert__imm_95_0__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1295">1295</th><td>  { <var>55</var> <i>/* break */</i>, AVR::BREAK, Convert_NoOperands, AMFBS_HasBREAK, {  }, },</td></tr>
<tr><th id="1296">1296</th><td>  { <var>61</var> <i>/* breq */</i>, AVR::BREQk, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1297">1297</th><td>  { <var>66</var> <i>/* brge */</i>, AVR::BRGEk, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1298">1298</th><td>  { <var>71</var> <i>/* brhc */</i>, AVR::BRBCsk, Convert__imm_95_5__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1299">1299</th><td>  { <var>76</var> <i>/* brhs */</i>, AVR::BRBSsk, Convert__imm_95_5__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1300">1300</th><td>  { <var>81</var> <i>/* brid */</i>, AVR::BRBCsk, Convert__imm_95_7__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1301">1301</th><td>  { <var>86</var> <i>/* brie */</i>, AVR::BRBSsk, Convert__imm_95_7__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1302">1302</th><td>  { <var>91</var> <i>/* brlo */</i>, AVR::BRLOk, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1303">1303</th><td>  { <var>96</var> <i>/* brlt */</i>, AVR::BRLTk, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1304">1304</th><td>  { <var>101</var> <i>/* brmi */</i>, AVR::BRMIk, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1305">1305</th><td>  { <var>106</var> <i>/* brne */</i>, AVR::BRNEk, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1306">1306</th><td>  { <var>111</var> <i>/* brpl */</i>, AVR::BRPLk, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1307">1307</th><td>  { <var>116</var> <i>/* brsh */</i>, AVR::BRSHk, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1308">1308</th><td>  { <var>121</var> <i>/* brtc */</i>, AVR::BRBCsk, Convert__imm_95_6__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1309">1309</th><td>  { <var>126</var> <i>/* brts */</i>, AVR::BRBSsk, Convert__imm_95_6__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1310">1310</th><td>  { <var>131</var> <i>/* brvc */</i>, AVR::BRBCsk, Convert__imm_95_3__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1311">1311</th><td>  { <var>136</var> <i>/* brvs */</i>, AVR::BRBSsk, Convert__imm_95_3__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1312">1312</th><td>  { <var>141</var> <i>/* bset */</i>, AVR::BSETs, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1313">1313</th><td>  { <var>146</var> <i>/* bst */</i>, AVR::BST, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_GPR8, MCK_Imm }, },</td></tr>
<tr><th id="1314">1314</th><td>  { <var>150</var> <i>/* call */</i>, AVR::CALLk, Convert__Imm1_0, AMFBS_HasJMPCALL, { MCK_Imm }, },</td></tr>
<tr><th id="1315">1315</th><td>  { <var>155</var> <i>/* cbi */</i>, AVR::CBIAb, Convert__Imm1_0__Imm1_1, AMFBS_None, { MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="1316">1316</th><td>  { <var>159</var> <i>/* cbr */</i>, AVR::ANDIRdK, Convert__Reg1_0__Tie0_1_1__ImmCom81_1, AMFBS_None, { MCK_LD8, MCK_ImmCom8 }, },</td></tr>
<tr><th id="1317">1317</th><td>  { <var>163</var> <i>/* clc */</i>, AVR::BCLRs, Convert__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="1318">1318</th><td>  { <var>167</var> <i>/* clh */</i>, AVR::BCLRs, Convert__imm_95_5, AMFBS_None, {  }, },</td></tr>
<tr><th id="1319">1319</th><td>  { <var>171</var> <i>/* cli */</i>, AVR::BCLRs, Convert__imm_95_7, AMFBS_None, {  }, },</td></tr>
<tr><th id="1320">1320</th><td>  { <var>175</var> <i>/* cln */</i>, AVR::BCLRs, Convert__imm_95_2, AMFBS_None, {  }, },</td></tr>
<tr><th id="1321">1321</th><td>  { <var>179</var> <i>/* clr */</i>, AVR::EORRdRr, Convert__Reg1_0__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GPR8 }, },</td></tr>
<tr><th id="1322">1322</th><td>  { <var>183</var> <i>/* cls */</i>, AVR::BCLRs, Convert__imm_95_4, AMFBS_None, {  }, },</td></tr>
<tr><th id="1323">1323</th><td>  { <var>187</var> <i>/* clt */</i>, AVR::BCLRs, Convert__imm_95_6, AMFBS_None, {  }, },</td></tr>
<tr><th id="1324">1324</th><td>  { <var>191</var> <i>/* clv */</i>, AVR::BCLRs, Convert__imm_95_3, AMFBS_None, {  }, },</td></tr>
<tr><th id="1325">1325</th><td>  { <var>195</var> <i>/* clz */</i>, AVR::BCLRs, Convert__imm_95_1, AMFBS_None, {  }, },</td></tr>
<tr><th id="1326">1326</th><td>  { <var>199</var> <i>/* com */</i>, AVR::COMRd, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GPR8 }, },</td></tr>
<tr><th id="1327">1327</th><td>  { <var>203</var> <i>/* cp */</i>, AVR::CPRdRr, Convert__Reg1_0__Reg1_1, AMFBS_None, { MCK_GPR8, MCK_GPR8 }, },</td></tr>
<tr><th id="1328">1328</th><td>  { <var>206</var> <i>/* cpc */</i>, AVR::CPCRdRr, Convert__Reg1_0__Reg1_1, AMFBS_None, { MCK_GPR8, MCK_GPR8 }, },</td></tr>
<tr><th id="1329">1329</th><td>  { <var>210</var> <i>/* cpi */</i>, AVR::CPIRdK, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_LD8, MCK_Imm }, },</td></tr>
<tr><th id="1330">1330</th><td>  { <var>214</var> <i>/* cpse */</i>, AVR::CPSE, Convert__Reg1_0__Reg1_1, AMFBS_None, { MCK_GPR8, MCK_GPR8 }, },</td></tr>
<tr><th id="1331">1331</th><td>  { <var>219</var> <i>/* dec */</i>, AVR::DECRd, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GPR8 }, },</td></tr>
<tr><th id="1332">1332</th><td>  { <var>223</var> <i>/* des */</i>, AVR::DESK, Convert__Imm1_0, AMFBS_HasDES, { MCK_Imm }, },</td></tr>
<tr><th id="1333">1333</th><td>  { <var>227</var> <i>/* eicall */</i>, AVR::EICALL, Convert_NoOperands, AMFBS_HasEIJMPCALL, {  }, },</td></tr>
<tr><th id="1334">1334</th><td>  { <var>234</var> <i>/* eijmp */</i>, AVR::EIJMP, Convert_NoOperands, AMFBS_HasEIJMPCALL, {  }, },</td></tr>
<tr><th id="1335">1335</th><td>  { <var>240</var> <i>/* elpm */</i>, AVR::ELPM, Convert_NoOperands, AMFBS_HasELPM, {  }, },</td></tr>
<tr><th id="1336">1336</th><td>  { <var>240</var> <i>/* elpm */</i>, AVR::ELPMRdZ, Convert__Reg1_0__Reg1_1, AMFBS_HasELPMX, { MCK_GPR8, MCK_ZREG }, },</td></tr>
<tr><th id="1337">1337</th><td>  { <var>240</var> <i>/* elpm */</i>, AVR::ELPMRdZPi, Convert__Reg1_0__Reg1_1, AMFBS_HasELPMX, { MCK_GPR8, MCK_ZREG, MCK__43_ }, },</td></tr>
<tr><th id="1338">1338</th><td>  { <var>245</var> <i>/* eor */</i>, AVR::EORRdRr, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_None, { MCK_GPR8, MCK_GPR8 }, },</td></tr>
<tr><th id="1339">1339</th><td>  { <var>249</var> <i>/* fmul */</i>, AVR::FMUL, Convert__Reg1_0__Reg1_1, AMFBS_SupportsMultiplication, { MCK_LD8lo, MCK_LD8lo }, },</td></tr>
<tr><th id="1340">1340</th><td>  { <var>254</var> <i>/* fmuls */</i>, AVR::FMULS, Convert__Reg1_0__Reg1_1, AMFBS_SupportsMultiplication, { MCK_LD8lo, MCK_LD8lo }, },</td></tr>
<tr><th id="1341">1341</th><td>  { <var>260</var> <i>/* fmulsu */</i>, AVR::FMULSU, Convert__Reg1_0__Reg1_1, AMFBS_SupportsMultiplication, { MCK_LD8lo, MCK_LD8lo }, },</td></tr>
<tr><th id="1342">1342</th><td>  { <var>267</var> <i>/* icall */</i>, AVR::ICALL, Convert_NoOperands, AMFBS_HasIJMPCALL, {  }, },</td></tr>
<tr><th id="1343">1343</th><td>  { <var>273</var> <i>/* ijmp */</i>, AVR::IJMP, Convert_NoOperands, AMFBS_HasIJMPCALL, {  }, },</td></tr>
<tr><th id="1344">1344</th><td>  { <var>278</var> <i>/* in */</i>, AVR::INRdA, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_GPR8, MCK_Imm }, },</td></tr>
<tr><th id="1345">1345</th><td>  { <var>281</var> <i>/* inc */</i>, AVR::INCRd, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GPR8 }, },</td></tr>
<tr><th id="1346">1346</th><td>  { <var>285</var> <i>/* jmp */</i>, AVR::JMPk, Convert__Imm1_0, AMFBS_HasJMPCALL, { MCK_Imm }, },</td></tr>
<tr><th id="1347">1347</th><td>  { <var>289</var> <i>/* lac */</i>, AVR::LACZRd, Convert__Reg1_1__Reg1_0, AMFBS_SupportsRMW, { MCK_ZREG, MCK_GPR8 }, },</td></tr>
<tr><th id="1348">1348</th><td>  { <var>293</var> <i>/* las */</i>, AVR::LASZRd, Convert__Reg1_1__Reg1_0, AMFBS_SupportsRMW, { MCK_ZREG, MCK_GPR8 }, },</td></tr>
<tr><th id="1349">1349</th><td>  { <var>297</var> <i>/* lat */</i>, AVR::LATZRd, Convert__Reg1_1__Reg1_0, AMFBS_SupportsRMW, { MCK_ZREG, MCK_GPR8 }, },</td></tr>
<tr><th id="1350">1350</th><td>  { <var>301</var> <i>/* ld */</i>, AVR::LDRdPtr, Convert__Reg1_0__Reg1_1, AMFBS_HasSRAM, { MCK_GPR8, MCK_Reg }, },</td></tr>
<tr><th id="1351">1351</th><td>  { <var>301</var> <i>/* ld */</i>, AVR::LDRdPtrPd, Convert__Reg1_0__Reg1_2__Tie1_3_3, AMFBS_HasSRAM, { MCK_GPR8, MCK__MINUS_, MCK_Reg }, },</td></tr>
<tr><th id="1352">1352</th><td>  { <var>301</var> <i>/* ld */</i>, AVR::LDRdPtrPi, Convert__Reg1_0__Reg1_1__Tie1_2_2, AMFBS_HasSRAM, { MCK_GPR8, MCK_Reg, MCK__43_ }, },</td></tr>
<tr><th id="1353">1353</th><td>  { <var>304</var> <i>/* ldd */</i>, AVR::LDDRdPtrQ, Convert__Reg1_0__Memri2_1, AMFBS_HasSRAM, { MCK_GPR8, MCK_Memri }, },</td></tr>
<tr><th id="1354">1354</th><td>  { <var>308</var> <i>/* ldi */</i>, AVR::LDIRdK, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_LD8, MCK_Imm }, },</td></tr>
<tr><th id="1355">1355</th><td>  { <var>312</var> <i>/* lds */</i>, AVR::LDSRdK, Convert__Reg1_0__Imm1_1, AMFBS_HasSRAM, { MCK_GPR8, MCK_Imm }, },</td></tr>
<tr><th id="1356">1356</th><td>  { <var>316</var> <i>/* lpm */</i>, AVR::LPM, Convert_NoOperands, AMFBS_HasLPM, {  }, },</td></tr>
<tr><th id="1357">1357</th><td>  { <var>316</var> <i>/* lpm */</i>, AVR::LPMRdZ, Convert__Reg1_0__Reg1_1, AMFBS_HasLPMX, { MCK_GPR8, MCK_ZREG }, },</td></tr>
<tr><th id="1358">1358</th><td>  { <var>316</var> <i>/* lpm */</i>, AVR::LPMRdZPi, Convert__Reg1_0__Reg1_1, AMFBS_HasLPMX, { MCK_GPR8, MCK_ZREG, MCK__43_ }, },</td></tr>
<tr><th id="1359">1359</th><td>  { <var>320</var> <i>/* lsl */</i>, AVR::ADDRdRr, Convert__Reg1_0__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GPR8 }, },</td></tr>
<tr><th id="1360">1360</th><td>  { <var>324</var> <i>/* lsr */</i>, AVR::LSRRd, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GPR8 }, },</td></tr>
<tr><th id="1361">1361</th><td>  { <var>328</var> <i>/* mov */</i>, AVR::MOVRdRr, Convert__Reg1_0__Reg1_1, AMFBS_None, { MCK_GPR8, MCK_GPR8 }, },</td></tr>
<tr><th id="1362">1362</th><td>  { <var>332</var> <i>/* movw */</i>, AVR::MOVWRdRr, Convert__Reg1_0__Reg1_1, AMFBS_HasMOVW, { MCK_DREGS, MCK_DREGS }, },</td></tr>
<tr><th id="1363">1363</th><td>  { <var>337</var> <i>/* mul */</i>, AVR::MULRdRr, Convert__Reg1_0__Reg1_1, AMFBS_SupportsMultiplication, { MCK_GPR8, MCK_GPR8 }, },</td></tr>
<tr><th id="1364">1364</th><td>  { <var>341</var> <i>/* muls */</i>, AVR::MULSRdRr, Convert__Reg1_0__Reg1_1, AMFBS_SupportsMultiplication, { MCK_LD8, MCK_LD8 }, },</td></tr>
<tr><th id="1365">1365</th><td>  { <var>346</var> <i>/* mulsu */</i>, AVR::MULSURdRr, Convert__Reg1_0__Reg1_1, AMFBS_SupportsMultiplication, { MCK_LD8lo, MCK_LD8lo }, },</td></tr>
<tr><th id="1366">1366</th><td>  { <var>352</var> <i>/* neg */</i>, AVR::NEGRd, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GPR8 }, },</td></tr>
<tr><th id="1367">1367</th><td>  { <var>356</var> <i>/* nop */</i>, AVR::NOP, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="1368">1368</th><td>  { <var>360</var> <i>/* or */</i>, AVR::ORRdRr, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_None, { MCK_GPR8, MCK_GPR8 }, },</td></tr>
<tr><th id="1369">1369</th><td>  { <var>363</var> <i>/* ori */</i>, AVR::ORIRdK, Convert__Reg1_0__Tie0_1_1__Imm1_1, AMFBS_None, { MCK_LD8, MCK_Imm }, },</td></tr>
<tr><th id="1370">1370</th><td>  { <var>367</var> <i>/* out */</i>, AVR::OUTARr, Convert__Imm1_0__Reg1_1, AMFBS_None, { MCK_Imm, MCK_GPR8 }, },</td></tr>
<tr><th id="1371">1371</th><td>  { <var>371</var> <i>/* pop */</i>, AVR::POPRd, Convert__Reg1_0, AMFBS_HasSRAM, { MCK_GPR8 }, },</td></tr>
<tr><th id="1372">1372</th><td>  { <var>375</var> <i>/* push */</i>, AVR::PUSHRr, Convert__Reg1_0, AMFBS_HasSRAM, { MCK_GPR8 }, },</td></tr>
<tr><th id="1373">1373</th><td>  { <var>380</var> <i>/* rcall */</i>, AVR::RCALLk, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1374">1374</th><td>  { <var>386</var> <i>/* ret */</i>, AVR::RET, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="1375">1375</th><td>  { <var>390</var> <i>/* reti */</i>, AVR::RETI, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="1376">1376</th><td>  { <var>395</var> <i>/* rjmp */</i>, AVR::RJMPk, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="1377">1377</th><td>  { <var>400</var> <i>/* rol */</i>, AVR::ADCRdRr, Convert__Reg1_0__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GPR8 }, },</td></tr>
<tr><th id="1378">1378</th><td>  { <var>404</var> <i>/* ror */</i>, AVR::RORRd, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GPR8 }, },</td></tr>
<tr><th id="1379">1379</th><td>  { <var>408</var> <i>/* sbc */</i>, AVR::SBCRdRr, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_None, { MCK_GPR8, MCK_GPR8 }, },</td></tr>
<tr><th id="1380">1380</th><td>  { <var>412</var> <i>/* sbci */</i>, AVR::SBCIRdK, Convert__Reg1_0__Tie0_1_1__Imm1_1, AMFBS_None, { MCK_LD8, MCK_Imm }, },</td></tr>
<tr><th id="1381">1381</th><td>  { <var>417</var> <i>/* sbi */</i>, AVR::SBIAb, Convert__Imm1_0__Imm1_1, AMFBS_None, { MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="1382">1382</th><td>  { <var>421</var> <i>/* sbic */</i>, AVR::SBICAb, Convert__Imm1_0__Imm1_1, AMFBS_None, { MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="1383">1383</th><td>  { <var>426</var> <i>/* sbis */</i>, AVR::SBISAb, Convert__Imm1_0__Imm1_1, AMFBS_None, { MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="1384">1384</th><td>  { <var>431</var> <i>/* sbiw */</i>, AVR::SBIWRdK, Convert__Reg1_0__Tie0_1_1__Imm1_1, AMFBS_HasADDSUBIW, { MCK_IWREGS, MCK_Imm }, },</td></tr>
<tr><th id="1385">1385</th><td>  { <var>436</var> <i>/* sbr */</i>, AVR::ORIRdK, Convert__Reg1_0__Tie0_1_1__Imm1_1, AMFBS_None, { MCK_LD8, MCK_Imm }, },</td></tr>
<tr><th id="1386">1386</th><td>  { <var>440</var> <i>/* sbrc */</i>, AVR::SBRCRrB, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_GPR8, MCK_Imm }, },</td></tr>
<tr><th id="1387">1387</th><td>  { <var>445</var> <i>/* sbrs */</i>, AVR::SBRSRrB, Convert__Reg1_0__Imm1_1, AMFBS_None, { MCK_GPR8, MCK_Imm }, },</td></tr>
<tr><th id="1388">1388</th><td>  { <var>450</var> <i>/* sec */</i>, AVR::BSETs, Convert__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="1389">1389</th><td>  { <var>454</var> <i>/* seh */</i>, AVR::BSETs, Convert__imm_95_5, AMFBS_None, {  }, },</td></tr>
<tr><th id="1390">1390</th><td>  { <var>458</var> <i>/* sei */</i>, AVR::BSETs, Convert__imm_95_7, AMFBS_None, {  }, },</td></tr>
<tr><th id="1391">1391</th><td>  { <var>462</var> <i>/* sen */</i>, AVR::BSETs, Convert__imm_95_2, AMFBS_None, {  }, },</td></tr>
<tr><th id="1392">1392</th><td>  { <var>466</var> <i>/* ser */</i>, AVR::LDIRdK, Convert__Reg1_0__imm_95_255, AMFBS_None, { MCK_LD8 }, },</td></tr>
<tr><th id="1393">1393</th><td>  { <var>470</var> <i>/* ses */</i>, AVR::BSETs, Convert__imm_95_4, AMFBS_None, {  }, },</td></tr>
<tr><th id="1394">1394</th><td>  { <var>474</var> <i>/* set */</i>, AVR::BSETs, Convert__imm_95_6, AMFBS_None, {  }, },</td></tr>
<tr><th id="1395">1395</th><td>  { <var>478</var> <i>/* sev */</i>, AVR::BSETs, Convert__imm_95_3, AMFBS_None, {  }, },</td></tr>
<tr><th id="1396">1396</th><td>  { <var>482</var> <i>/* sez */</i>, AVR::BSETs, Convert__imm_95_1, AMFBS_None, {  }, },</td></tr>
<tr><th id="1397">1397</th><td>  { <var>486</var> <i>/* sleep */</i>, AVR::SLEEP, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="1398">1398</th><td>  { <var>492</var> <i>/* spm */</i>, AVR::SPM, Convert_NoOperands, AMFBS_HasSPM, {  }, },</td></tr>
<tr><th id="1399">1399</th><td>  { <var>492</var> <i>/* spm */</i>, AVR::SPMZPi, Convert__Reg1_0, AMFBS_HasSPMX, { MCK_ZREG, MCK__43_ }, },</td></tr>
<tr><th id="1400">1400</th><td>  { <var>496</var> <i>/* st */</i>, AVR::STPtrRr, Convert__Reg1_0__Reg1_1, AMFBS_HasSRAM, { MCK_Reg, MCK_GPR8 }, },</td></tr>
<tr><th id="1401">1401</th><td>  { <var>496</var> <i>/* st */</i>, AVR::STPtrPdRr, Convert__Reg1_1__Tie0_2_2__Reg1_2__imm_95_0, AMFBS_HasSRAM, { MCK__MINUS_, MCK_Reg, MCK_GPR8 }, },</td></tr>
<tr><th id="1402">1402</th><td>  { <var>496</var> <i>/* st */</i>, AVR::STPtrPiRr, Convert__Reg1_0__Tie0_1_1__Reg1_2__imm_95_0, AMFBS_HasSRAM, { MCK_Reg, MCK__43_, MCK_GPR8 }, },</td></tr>
<tr><th id="1403">1403</th><td>  { <var>499</var> <i>/* std */</i>, AVR::STDPtrQRr, Convert__Memri2_0__Reg1_1, AMFBS_HasSRAM, { MCK_Memri, MCK_GPR8 }, },</td></tr>
<tr><th id="1404">1404</th><td>  { <var>503</var> <i>/* sts */</i>, AVR::STSKRr, Convert__Imm1_0__Reg1_1, AMFBS_HasSRAM, { MCK_Imm, MCK_GPR8 }, },</td></tr>
<tr><th id="1405">1405</th><td>  { <var>507</var> <i>/* sub */</i>, AVR::SUBRdRr, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_None, { MCK_GPR8, MCK_GPR8 }, },</td></tr>
<tr><th id="1406">1406</th><td>  { <var>511</var> <i>/* subi */</i>, AVR::SUBIRdK, Convert__Reg1_0__Tie0_1_1__Imm1_1, AMFBS_None, { MCK_LD8, MCK_Imm }, },</td></tr>
<tr><th id="1407">1407</th><td>  { <var>516</var> <i>/* swap */</i>, AVR::SWAPRd, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GPR8 }, },</td></tr>
<tr><th id="1408">1408</th><td>  { <var>521</var> <i>/* tst */</i>, AVR::ANDRdRr, Convert__Reg1_0__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GPR8 }, },</td></tr>
<tr><th id="1409">1409</th><td>  { <var>525</var> <i>/* wdr */</i>, AVR::WDR, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="1410">1410</th><td>  { <var>529</var> <i>/* xch */</i>, AVR::XCHZRd, Convert__Reg1_1__Reg1_0, AMFBS_SupportsRMW, { MCK_ZREG, MCK_GPR8 }, },</td></tr>
<tr><th id="1411">1411</th><td>};</td></tr>
<tr><th id="1412">1412</th><td></td></tr>
<tr><th id="1413">1413</th><td><u>#include "llvm/Support/Debug.h"</u></td></tr>
<tr><th id="1414">1414</th><td><u>#include "llvm/Support/Format.h"</u></td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td><em>unsigned</em> AVRAsmParser::</td></tr>
<tr><th id="1417">1417</th><td>MatchInstructionImpl(<em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="1418">1418</th><td>                     MCInst &amp;Inst,</td></tr>
<tr><th id="1419">1419</th><td>                     uint64_t &amp;ErrorInfo,</td></tr>
<tr><th id="1420">1420</th><td>                     FeatureBitset &amp;MissingFeatures,</td></tr>
<tr><th id="1421">1421</th><td>                     <em>bool</em> matchingInlineAsm, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="1422">1422</th><td>  <i>// Eliminate obvious mismatches.</i></td></tr>
<tr><th id="1423">1423</th><td>  <b>if</b> (Operands.size() &gt; <var>4</var>) {</td></tr>
<tr><th id="1424">1424</th><td>    ErrorInfo = <var>4</var>;</td></tr>
<tr><th id="1425">1425</th><td>    <b>return</b> Match_InvalidOperand;</td></tr>
<tr><th id="1426">1426</th><td>  }</td></tr>
<tr><th id="1427">1427</th><td></td></tr>
<tr><th id="1428">1428</th><td>  <i>// Get the current feature set.</i></td></tr>
<tr><th id="1429">1429</th><td>  <em>const</em> FeatureBitset &amp;AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="1430">1430</th><td></td></tr>
<tr><th id="1431">1431</th><td>  <i>// Get the instruction mnemonic, which is the first token.</i></td></tr>
<tr><th id="1432">1432</th><td>  StringRef Mnemonic = ((AVROperand &amp;)*Operands[<var>0</var>]).getToken();</td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td>  <i>// Some state to try to produce better error messages.</i></td></tr>
<tr><th id="1435">1435</th><td>  <em>bool</em> HadMatchOtherThanFeatures = <b>false</b>;</td></tr>
<tr><th id="1436">1436</th><td>  <em>bool</em> HadMatchOtherThanPredicate = <b>false</b>;</td></tr>
<tr><th id="1437">1437</th><td>  <em>unsigned</em> RetCode = Match_InvalidOperand;</td></tr>
<tr><th id="1438">1438</th><td>  MissingFeatures.set();</td></tr>
<tr><th id="1439">1439</th><td>  <i>// Set ErrorInfo to the operand that mismatches if it is</i></td></tr>
<tr><th id="1440">1440</th><td><i>  // wrong for all instances of the instruction.</i></td></tr>
<tr><th id="1441">1441</th><td>  ErrorInfo = ~<var>0ULL</var>;</td></tr>
<tr><th id="1442">1442</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="1443">1443</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="1444">1444</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="1445">1445</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="1446">1446</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="1447">1447</th><td>  }</td></tr>
<tr><th id="1448">1448</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="1449">1449</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="1450">1450</th><td></td></tr>
<tr><th id="1451">1451</th><td>  DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"AsmMatcher: found "</q> &lt;&lt;</td></tr>
<tr><th id="1452">1452</th><td>  std::distance(MnemonicRange.first, MnemonicRange.second) &lt;&lt;</td></tr>
<tr><th id="1453">1453</th><td>  <q>" encodings with mnemonic '"</q> &lt;&lt; Mnemonic &lt;&lt; <q>"'\n"</q>);</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>  <i>// Return a more specific error code if no mnemonics match.</i></td></tr>
<tr><th id="1456">1456</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="1457">1457</th><td>    <b>return</b> Match_MnemonicFail;</td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="1460">1460</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="1461">1461</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="1462">1462</th><td>    <em>bool</em> HasRequiredFeatures =</td></tr>
<tr><th id="1463">1463</th><td>      (AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures;</td></tr>
<tr><th id="1464">1464</th><td>    DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Trying to match opcode "</q></td></tr>
<tr><th id="1465">1465</th><td>                                          &lt;&lt; MII.getName(it-&gt;Opcode) &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1466">1466</th><td>    <i>// equal_range guarantees that instruction mnemonic matches.</i></td></tr>
<tr><th id="1467">1467</th><td>    assert(Mnemonic == it-&gt;getMnemonic());</td></tr>
<tr><th id="1468">1468</th><td>    <em>bool</em> OperandsValid = <b>true</b>;</td></tr>
<tr><th id="1469">1469</th><td>    <b>for</b> (<em>unsigned</em> FormalIdx = <var>0</var>, ActualIdx = <var>1</var>; FormalIdx != <var>3</var>; ++FormalIdx) {</td></tr>
<tr><th id="1470">1470</th><td>      <em>auto</em> Formal = <b>static_cast</b>&lt;MatchClassKind&gt;(it-&gt;Classes[FormalIdx]);</td></tr>
<tr><th id="1471">1471</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="1472">1472</th><td>                      dbgs() &lt;&lt; <q>"  Matching formal operand class "</q> &lt;&lt; getMatchClassName(Formal)</td></tr>
<tr><th id="1473">1473</th><td>                             &lt;&lt; <q>" against actual operand at index "</q> &lt;&lt; ActualIdx);</td></tr>
<tr><th id="1474">1474</th><td>      <b>if</b> (ActualIdx &lt; Operands.size())</td></tr>
<tr><th id="1475">1475</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>" ("</q>;</td></tr>
<tr><th id="1476">1476</th><td>                        Operands[ActualIdx]-&gt;print(dbgs()); dbgs() &lt;&lt; <q>"): "</q>);</td></tr>
<tr><th id="1477">1477</th><td>      <b>else</b></td></tr>
<tr><th id="1478">1478</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>": "</q>);</td></tr>
<tr><th id="1479">1479</th><td>      <b>if</b> (ActualIdx &gt;= Operands.size()) {</td></tr>
<tr><th id="1480">1480</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"actual operand index out of range "</q>);</td></tr>
<tr><th id="1481">1481</th><td>        OperandsValid = (Formal == InvalidMatchClass) || isSubclass(Formal, OptionalMatchClass);</td></tr>
<tr><th id="1482">1482</th><td>        <b>if</b> (!OperandsValid) ErrorInfo = ActualIdx;</td></tr>
<tr><th id="1483">1483</th><td>        <b>break</b>;</td></tr>
<tr><th id="1484">1484</th><td>      }</td></tr>
<tr><th id="1485">1485</th><td>      MCParsedAsmOperand &amp;Actual = *Operands[ActualIdx];</td></tr>
<tr><th id="1486">1486</th><td>      <em>unsigned</em> Diag = validateOperandClass(Actual, Formal);</td></tr>
<tr><th id="1487">1487</th><td>      <b>if</b> (Diag == Match_Success) {</td></tr>
<tr><th id="1488">1488</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="1489">1489</th><td>                        dbgs() &lt;&lt; <q>"match success using generic matcher\n"</q>);</td></tr>
<tr><th id="1490">1490</th><td>        ++ActualIdx;</td></tr>
<tr><th id="1491">1491</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1492">1492</th><td>      }</td></tr>
<tr><th id="1493">1493</th><td>      <i>// If the generic handler indicates an invalid operand</i></td></tr>
<tr><th id="1494">1494</th><td><i>      // failure, check for a special case.</i></td></tr>
<tr><th id="1495">1495</th><td>      <b>if</b> (Diag != Match_Success) {</td></tr>
<tr><th id="1496">1496</th><td>        <em>unsigned</em> TargetDiag = validateTargetOperandClass(Actual, Formal);</td></tr>
<tr><th id="1497">1497</th><td>        <b>if</b> (TargetDiag == Match_Success) {</td></tr>
<tr><th id="1498">1498</th><td>          DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="1499">1499</th><td>                          dbgs() &lt;&lt; <q>"match success using target matcher\n"</q>);</td></tr>
<tr><th id="1500">1500</th><td>          ++ActualIdx;</td></tr>
<tr><th id="1501">1501</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1502">1502</th><td>        }</td></tr>
<tr><th id="1503">1503</th><td>        <i>// If the target matcher returned a specific error code use</i></td></tr>
<tr><th id="1504">1504</th><td><i>        // that, else use the one from the generic matcher.</i></td></tr>
<tr><th id="1505">1505</th><td>        <b>if</b> (TargetDiag != Match_InvalidOperand &amp;&amp; HasRequiredFeatures)</td></tr>
<tr><th id="1506">1506</th><td>          Diag = TargetDiag;</td></tr>
<tr><th id="1507">1507</th><td>      }</td></tr>
<tr><th id="1508">1508</th><td>      <i>// If current formal operand wasn't matched and it is optional</i></td></tr>
<tr><th id="1509">1509</th><td><i>      // then try to match next formal operand</i></td></tr>
<tr><th id="1510">1510</th><td>      <b>if</b> (Diag == Match_InvalidOperand &amp;&amp; isSubclass(Formal, OptionalMatchClass)) {</td></tr>
<tr><th id="1511">1511</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"ignoring optional operand\n"</q>);</td></tr>
<tr><th id="1512">1512</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1513">1513</th><td>      }</td></tr>
<tr><th id="1514">1514</th><td>      <i>// If this operand is broken for all of the instances of this</i></td></tr>
<tr><th id="1515">1515</th><td><i>      // mnemonic, keep track of it so we can report loc info.</i></td></tr>
<tr><th id="1516">1516</th><td><i>      // If we already had a match that only failed due to a</i></td></tr>
<tr><th id="1517">1517</th><td><i>      // target predicate, that diagnostic is preferred.</i></td></tr>
<tr><th id="1518">1518</th><td>      <b>if</b> (!HadMatchOtherThanPredicate &amp;&amp;</td></tr>
<tr><th id="1519">1519</th><td>          (it == MnemonicRange.first || ErrorInfo &lt;= ActualIdx)) {</td></tr>
<tr><th id="1520">1520</th><td>        <b>if</b> (HasRequiredFeatures &amp;&amp; (ErrorInfo != ActualIdx || Diag != Match_InvalidOperand))</td></tr>
<tr><th id="1521">1521</th><td>          RetCode = Diag;</td></tr>
<tr><th id="1522">1522</th><td>        ErrorInfo = ActualIdx;</td></tr>
<tr><th id="1523">1523</th><td>      }</td></tr>
<tr><th id="1524">1524</th><td>      <i>// Otherwise, just reject this instance of the mnemonic.</i></td></tr>
<tr><th id="1525">1525</th><td>      OperandsValid = <b>false</b>;</td></tr>
<tr><th id="1526">1526</th><td>      <b>break</b>;</td></tr>
<tr><th id="1527">1527</th><td>    }</td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td>    <b>if</b> (!OperandsValid) {</td></tr>
<tr><th id="1530">1530</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Opcode result: multiple "</q></td></tr>
<tr><th id="1531">1531</th><td>                                               <q>"operand mismatches, ignoring "</q></td></tr>
<tr><th id="1532">1532</th><td>                                               <q>"this opcode\n"</q>);</td></tr>
<tr><th id="1533">1533</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1534">1534</th><td>    }</td></tr>
<tr><th id="1535">1535</th><td>    <b>if</b> (!HasRequiredFeatures) {</td></tr>
<tr><th id="1536">1536</th><td>      HadMatchOtherThanFeatures = <b>true</b>;</td></tr>
<tr><th id="1537">1537</th><td>      FeatureBitset NewMissingFeatures = RequiredFeatures &amp; ~AvailableFeatures;</td></tr>
<tr><th id="1538">1538</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Missing target features:"</q>;</td></tr>
<tr><th id="1539">1539</th><td>                      <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = NewMissingFeatures.size(); I != E; ++I)</td></tr>
<tr><th id="1540">1540</th><td>                        <b>if</b> (NewMissingFeatures[I])</td></tr>
<tr><th id="1541">1541</th><td>                          dbgs() &lt;&lt; <kbd>' '</kbd> &lt;&lt; I;</td></tr>
<tr><th id="1542">1542</th><td>                      dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1543">1543</th><td>      <b>if</b> (NewMissingFeatures.count() &lt;=</td></tr>
<tr><th id="1544">1544</th><td>          MissingFeatures.count())</td></tr>
<tr><th id="1545">1545</th><td>        MissingFeatures = NewMissingFeatures;</td></tr>
<tr><th id="1546">1546</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1547">1547</th><td>    }</td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td>    Inst.clear();</td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td>    Inst.setOpcode(it-&gt;Opcode);</td></tr>
<tr><th id="1552">1552</th><td>    <i>// We have a potential match but have not rendered the operands.</i></td></tr>
<tr><th id="1553">1553</th><td><i>    // Check the target predicate to handle any context sensitive</i></td></tr>
<tr><th id="1554">1554</th><td><i>    // constraints.</i></td></tr>
<tr><th id="1555">1555</th><td><i>    // For example, Ties that are referenced multiple times must be</i></td></tr>
<tr><th id="1556">1556</th><td><i>    // checked here to ensure the input is the same for each match</i></td></tr>
<tr><th id="1557">1557</th><td><i>    // constraints. If we leave it any later the ties will have been</i></td></tr>
<tr><th id="1558">1558</th><td><i>    // canonicalized</i></td></tr>
<tr><th id="1559">1559</th><td>    <em>unsigned</em> MatchResult;</td></tr>
<tr><th id="1560">1560</th><td>    <b>if</b> ((MatchResult = checkEarlyTargetMatchPredicate(Inst, Operands)) != Match_Success) {</td></tr>
<tr><th id="1561">1561</th><td>      Inst.clear();</td></tr>
<tr><th id="1562">1562</th><td>      DEBUG_WITH_TYPE(</td></tr>
<tr><th id="1563">1563</th><td>          <q>"asm-matcher"</q>,</td></tr>
<tr><th id="1564">1564</th><td>          dbgs() &lt;&lt; <q>"Early target match predicate failed with diag code "</q></td></tr>
<tr><th id="1565">1565</th><td>                 &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1566">1566</th><td>      RetCode = MatchResult;</td></tr>
<tr><th id="1567">1567</th><td>      HadMatchOtherThanPredicate = <b>true</b>;</td></tr>
<tr><th id="1568">1568</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1569">1569</th><td>    }</td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td>    <b>if</b> (matchingInlineAsm) {</td></tr>
<tr><th id="1572">1572</th><td>      convertToMapAndConstraints(it-&gt;ConvertFn, Operands);</td></tr>
<tr><th id="1573">1573</th><td>      <b>if</b> (!checkAsmTiedOperandConstraints(*<b>this</b>, it-&gt;ConvertFn, Operands, ErrorInfo))</td></tr>
<tr><th id="1574">1574</th><td>        <b>return</b> Match_InvalidTiedOperand;</td></tr>
<tr><th id="1575">1575</th><td></td></tr>
<tr><th id="1576">1576</th><td>      <b>return</b> Match_Success;</td></tr>
<tr><th id="1577">1577</th><td>    }</td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td>    <i>// We have selected a definite instruction, convert the parsed</i></td></tr>
<tr><th id="1580">1580</th><td><i>    // operands into the appropriate MCInst.</i></td></tr>
<tr><th id="1581">1581</th><td>    convertToMCInst(it-&gt;ConvertFn, Inst, it-&gt;Opcode, Operands);</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td>    <i>// We have a potential match. Check the target predicate to</i></td></tr>
<tr><th id="1584">1584</th><td><i>    // handle any context sensitive constraints.</i></td></tr>
<tr><th id="1585">1585</th><td>    <b>if</b> ((MatchResult = checkTargetMatchPredicate(Inst)) != Match_Success) {</td></tr>
<tr><th id="1586">1586</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="1587">1587</th><td>                      dbgs() &lt;&lt; <q>"Target match predicate failed with diag code "</q></td></tr>
<tr><th id="1588">1588</th><td>                             &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1589">1589</th><td>      Inst.clear();</td></tr>
<tr><th id="1590">1590</th><td>      RetCode = MatchResult;</td></tr>
<tr><th id="1591">1591</th><td>      HadMatchOtherThanPredicate = <b>true</b>;</td></tr>
<tr><th id="1592">1592</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1593">1593</th><td>    }</td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td>    <b>if</b> (!checkAsmTiedOperandConstraints(*<b>this</b>, it-&gt;ConvertFn, Operands, ErrorInfo))</td></tr>
<tr><th id="1596">1596</th><td>      <b>return</b> Match_InvalidTiedOperand;</td></tr>
<tr><th id="1597">1597</th><td></td></tr>
<tr><th id="1598">1598</th><td>    DEBUG_WITH_TYPE(</td></tr>
<tr><th id="1599">1599</th><td>        <q>"asm-matcher"</q>,</td></tr>
<tr><th id="1600">1600</th><td>        dbgs() &lt;&lt; <q>"Opcode result: complete match, selecting this opcode\n"</q>);</td></tr>
<tr><th id="1601">1601</th><td>    <b>return</b> Match_Success;</td></tr>
<tr><th id="1602">1602</th><td>  }</td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td>  <i>// Okay, we had no match.  Try to return a useful error code.</i></td></tr>
<tr><th id="1605">1605</th><td>  <b>if</b> (HadMatchOtherThanPredicate || !HadMatchOtherThanFeatures)</td></tr>
<tr><th id="1606">1606</th><td>    <b>return</b> RetCode;</td></tr>
<tr><th id="1607">1607</th><td></td></tr>
<tr><th id="1608">1608</th><td>  ErrorInfo = <var>0</var>;</td></tr>
<tr><th id="1609">1609</th><td>  <b>return</b> Match_MissingFeature;</td></tr>
<tr><th id="1610">1610</th><td>}</td></tr>
<tr><th id="1611">1611</th><td></td></tr>
<tr><th id="1612">1612</th><td><b>namespace</b> {</td></tr>
<tr><th id="1613">1613</th><td>  <b>struct</b> OperandMatchEntry {</td></tr>
<tr><th id="1614">1614</th><td>    uint16_t Mnemonic;</td></tr>
<tr><th id="1615">1615</th><td>    uint8_t OperandMask;</td></tr>
<tr><th id="1616">1616</th><td>    uint8_t Class;</td></tr>
<tr><th id="1617">1617</th><td>    uint8_t RequiredFeaturesIdx;</td></tr>
<tr><th id="1618">1618</th><td></td></tr>
<tr><th id="1619">1619</th><td>    StringRef getMnemonic() <em>const</em> {</td></tr>
<tr><th id="1620">1620</th><td>      <b>return</b> StringRef(MnemonicTable + Mnemonic + <var>1</var>,</td></tr>
<tr><th id="1621">1621</th><td>                       MnemonicTable[Mnemonic]);</td></tr>
<tr><th id="1622">1622</th><td>    }</td></tr>
<tr><th id="1623">1623</th><td>  };</td></tr>
<tr><th id="1624">1624</th><td></td></tr>
<tr><th id="1625">1625</th><td>  <i>// Predicate for searching for an opcode.</i></td></tr>
<tr><th id="1626">1626</th><td>  <b>struct</b> LessOpcodeOperand {</td></tr>
<tr><th id="1627">1627</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> OperandMatchEntry &amp;LHS, StringRef RHS) {</td></tr>
<tr><th id="1628">1628</th><td>      <b>return</b> LHS.getMnemonic()  &lt; RHS;</td></tr>
<tr><th id="1629">1629</th><td>    }</td></tr>
<tr><th id="1630">1630</th><td>    <em>bool</em> <b>operator</b>()(StringRef LHS, <em>const</em> OperandMatchEntry &amp;RHS) {</td></tr>
<tr><th id="1631">1631</th><td>      <b>return</b> LHS &lt; RHS.getMnemonic();</td></tr>
<tr><th id="1632">1632</th><td>    }</td></tr>
<tr><th id="1633">1633</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> OperandMatchEntry &amp;LHS, <em>const</em> OperandMatchEntry &amp;RHS) {</td></tr>
<tr><th id="1634">1634</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS.getMnemonic();</td></tr>
<tr><th id="1635">1635</th><td>    }</td></tr>
<tr><th id="1636">1636</th><td>  };</td></tr>
<tr><th id="1637">1637</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1638">1638</th><td></td></tr>
<tr><th id="1639">1639</th><td><em>static</em> <em>const</em> OperandMatchEntry OperandMatchTable[<var>2</var>] = {</td></tr>
<tr><th id="1640">1640</th><td>  <i>/* Operand List Mnemonic, Mask, Operand Class, Features */</i></td></tr>
<tr><th id="1641">1641</th><td>  { <var>304</var> <i>/* ldd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Memri, AMFBS_HasSRAM },</td></tr>
<tr><th id="1642">1642</th><td>  { <var>499</var> <i>/* std */</i>, <var>1</var> <i>/* 0 */</i>, MCK_Memri, AMFBS_HasSRAM },</td></tr>
<tr><th id="1643">1643</th><td>};</td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td>OperandMatchResultTy AVRAsmParser::</td></tr>
<tr><th id="1646">1646</th><td>tryCustomParseOperand(OperandVector &amp;Operands,</td></tr>
<tr><th id="1647">1647</th><td>                      <em>unsigned</em> MCK) {</td></tr>
<tr><th id="1648">1648</th><td></td></tr>
<tr><th id="1649">1649</th><td>  <b>switch</b>(MCK) {</td></tr>
<tr><th id="1650">1650</th><td>  <b>case</b> MCK_Memri:</td></tr>
<tr><th id="1651">1651</th><td>    <b>return</b> parseMemriOperand(Operands);</td></tr>
<tr><th id="1652">1652</th><td>  <b>default</b>:</td></tr>
<tr><th id="1653">1653</th><td>    <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="1654">1654</th><td>  }</td></tr>
<tr><th id="1655">1655</th><td>  <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="1656">1656</th><td>}</td></tr>
<tr><th id="1657">1657</th><td></td></tr>
<tr><th id="1658">1658</th><td>OperandMatchResultTy AVRAsmParser::</td></tr>
<tr><th id="1659">1659</th><td>MatchOperandParserImpl(OperandVector &amp;Operands,</td></tr>
<tr><th id="1660">1660</th><td>                       StringRef Mnemonic,</td></tr>
<tr><th id="1661">1661</th><td>                       <em>bool</em> ParseForAllFeatures) {</td></tr>
<tr><th id="1662">1662</th><td>  <i>// Get the current feature set.</i></td></tr>
<tr><th id="1663">1663</th><td>  <em>const</em> FeatureBitset &amp;AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="1664">1664</th><td></td></tr>
<tr><th id="1665">1665</th><td>  <i>// Get the next operand index.</i></td></tr>
<tr><th id="1666">1666</th><td>  <em>unsigned</em> NextOpNum = Operands.size() - <var>1</var>;</td></tr>
<tr><th id="1667">1667</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="1668">1668</th><td>  <em>auto</em> MnemonicRange =</td></tr>
<tr><th id="1669">1669</th><td>    std::equal_range(std::begin(OperandMatchTable), std::end(OperandMatchTable),</td></tr>
<tr><th id="1670">1670</th><td>                     Mnemonic, LessOpcodeOperand());</td></tr>
<tr><th id="1671">1671</th><td></td></tr>
<tr><th id="1672">1672</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="1673">1673</th><td>    <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td>  <b>for</b> (<em>const</em> OperandMatchEntry *it = MnemonicRange.first,</td></tr>
<tr><th id="1676">1676</th><td>       *ie = MnemonicRange.second; it != ie; ++it) {</td></tr>
<tr><th id="1677">1677</th><td>    <i>// equal_range guarantees that instruction mnemonic matches.</i></td></tr>
<tr><th id="1678">1678</th><td>    assert(Mnemonic == it-&gt;getMnemonic());</td></tr>
<tr><th id="1679">1679</th><td></td></tr>
<tr><th id="1680">1680</th><td>    <i>// check if the available features match</i></td></tr>
<tr><th id="1681">1681</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="1682">1682</th><td>    <b>if</b> (!ParseForAllFeatures &amp;&amp; (AvailableFeatures &amp; RequiredFeatures) != RequiredFeatures)</td></tr>
<tr><th id="1683">1683</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1684">1684</th><td></td></tr>
<tr><th id="1685">1685</th><td>    <i>// check if the operand in question has a custom parser.</i></td></tr>
<tr><th id="1686">1686</th><td>    <b>if</b> (!(it-&gt;OperandMask &amp; (<var>1</var> &lt;&lt; NextOpNum)))</td></tr>
<tr><th id="1687">1687</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1688">1688</th><td></td></tr>
<tr><th id="1689">1689</th><td>    <i>// call custom parse method to handle the operand</i></td></tr>
<tr><th id="1690">1690</th><td>    OperandMatchResultTy Result = tryCustomParseOperand(Operands, it-&gt;Class);</td></tr>
<tr><th id="1691">1691</th><td>    <b>if</b> (Result != MatchOperand_NoMatch)</td></tr>
<tr><th id="1692">1692</th><td>      <b>return</b> Result;</td></tr>
<tr><th id="1693">1693</th><td>  }</td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td>  <i>// Okay, we had no match.</i></td></tr>
<tr><th id="1696">1696</th><td>  <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="1697">1697</th><td>}</td></tr>
<tr><th id="1698">1698</th><td></td></tr>
<tr><th id="1699">1699</th><td><u>#<span data-ppcond="382">endif</span> // GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="1700">1700</th><td></td></tr>
<tr><th id="1701">1701</th><td></td></tr>
<tr><th id="1702">1702</th><td><u>#<span data-ppcond="1702">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_SPELL_CHECKER">GET_MNEMONIC_SPELL_CHECKER</span></u></td></tr>
<tr><th id="1703">1703</th><td><u>#undef GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="1704">1704</th><td></td></tr>
<tr><th id="1705">1705</th><td><em>static</em> std::string AVRMnemonicSpellCheck(StringRef S, <em>const</em> FeatureBitset &amp;FBS, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="1706">1706</th><td>  <em>const</em> <em>unsigned</em> MaxEditDist = <var>2</var>;</td></tr>
<tr><th id="1707">1707</th><td>  std::vector&lt;StringRef&gt; Candidates;</td></tr>
<tr><th id="1708">1708</th><td>  StringRef Prev = <q>""</q>;</td></tr>
<tr><th id="1709">1709</th><td></td></tr>
<tr><th id="1710">1710</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="1711">1711</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="1712">1712</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="1713">1713</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="1714">1714</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="1715">1715</th><td>  }</td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td>  <b>for</b> (<em>auto</em> I = Start; I &lt; End; I++) {</td></tr>
<tr><th id="1718">1718</th><td>    <i>// Ignore unsupported instructions.</i></td></tr>
<tr><th id="1719">1719</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[I-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="1720">1720</th><td>    <b>if</b> ((FBS &amp; RequiredFeatures) != RequiredFeatures)</td></tr>
<tr><th id="1721">1721</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1722">1722</th><td></td></tr>
<tr><th id="1723">1723</th><td>    StringRef T = I-&gt;getMnemonic();</td></tr>
<tr><th id="1724">1724</th><td>    <i>// Avoid recomputing the edit distance for the same string.</i></td></tr>
<tr><th id="1725">1725</th><td>    <b>if</b> (T.equals(Prev))</td></tr>
<tr><th id="1726">1726</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1727">1727</th><td></td></tr>
<tr><th id="1728">1728</th><td>    Prev = T;</td></tr>
<tr><th id="1729">1729</th><td>    <em>unsigned</em> Dist = S.edit_distance(T, <b>false</b>, MaxEditDist);</td></tr>
<tr><th id="1730">1730</th><td>    <b>if</b> (Dist &lt;= MaxEditDist)</td></tr>
<tr><th id="1731">1731</th><td>      Candidates.push_back(T);</td></tr>
<tr><th id="1732">1732</th><td>  }</td></tr>
<tr><th id="1733">1733</th><td></td></tr>
<tr><th id="1734">1734</th><td>  <b>if</b> (Candidates.empty())</td></tr>
<tr><th id="1735">1735</th><td>    <b>return</b> <q>""</q>;</td></tr>
<tr><th id="1736">1736</th><td></td></tr>
<tr><th id="1737">1737</th><td>  std::string Res = <q>", did you mean: "</q>;</td></tr>
<tr><th id="1738">1738</th><td>  <em>unsigned</em> i = <var>0</var>;</td></tr>
<tr><th id="1739">1739</th><td>  <b>for</b> (; i &lt; Candidates.size() - <var>1</var>; i++)</td></tr>
<tr><th id="1740">1740</th><td>    Res += Candidates[i].str() + <q>", "</q>;</td></tr>
<tr><th id="1741">1741</th><td>  <b>return</b> Res + Candidates[i].str() + <q>"?"</q>;</td></tr>
<tr><th id="1742">1742</th><td>}</td></tr>
<tr><th id="1743">1743</th><td></td></tr>
<tr><th id="1744">1744</th><td><u>#<span data-ppcond="1702">endif</span> // GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td><u>#<span data-ppcond="1747">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_CHECKER">GET_MNEMONIC_CHECKER</span></u></td></tr>
<tr><th id="1748">1748</th><td><u>#undef GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="1749">1749</th><td></td></tr>
<tr><th id="1750">1750</th><td><em>static</em> <em>bool</em> AVRCheckMnemonic(StringRef Mnemonic,</td></tr>
<tr><th id="1751">1751</th><td>                                <em>const</em> FeatureBitset &amp;AvailableFeatures,</td></tr>
<tr><th id="1752">1752</th><td>                                <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="1753">1753</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="1754">1754</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="1755">1755</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="1756">1756</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="1757">1757</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="1758">1758</th><td>  }</td></tr>
<tr><th id="1759">1759</th><td></td></tr>
<tr><th id="1760">1760</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="1761">1761</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="1762">1762</th><td></td></tr>
<tr><th id="1763">1763</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="1764">1764</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1765">1765</th><td></td></tr>
<tr><th id="1766">1766</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="1767">1767</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="1768">1768</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures =</td></tr>
<tr><th id="1769">1769</th><td>      FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="1770">1770</th><td>    <b>if</b> ((AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures)</td></tr>
<tr><th id="1771">1771</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1772">1772</th><td>  }</td></tr>
<tr><th id="1773">1773</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1774">1774</th><td>}</td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td><u>#<span data-ppcond="1747">endif</span> // GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="1777">1777</th><td></td></tr>
<tr><th id="1778">1778</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/AVR/AsmParser/AVRAsmParser.cpp.html'>llvm/llvm/lib/Target/AVR/AsmParser/AVRAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>