library ieee;
use ieee.std_logic_1164.all;

entity D_FF_withAsyncRST_TOP is 
	port (CLK_in : in std_logic;
		D_in : in std_logic;
		RST_in : in std_logic;
		Q_out : out std_logic);
end D_FF_withAsyncRST_TOP;
architecture behavioral of D_FF_withAsyncRST_TOP is 
begin 
	process(CLK_in, RST_in)
	begin
		if(RST_in = '0')then
			Q_out <= '1';
		elsif(CLK_in 'event and CLK_in = '0')then
			Q_out <= D_in;
		end if;
	end process;
end behavioral;