Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 31 16:59:08 2017
| Host         : weikang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             321 |           83 |
| Yes          | No                    | No                     |              68 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------------------------+----------------------------------------------------------+------------------+----------------+
|                Clock Signal               |          Enable Signal          |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+-------------------------------------------+---------------------------------+----------------------------------------------------------+------------------+----------------+
|  slw_clk_50M/clk_counter_reg[0]           |                                 |                                                          |                1 |              1 |
|  u2/J_DA2_PIN4_OBUF                       |                                 |                                                          |                1 |              2 |
|  u2/J_DA2_PIN4_OBUF                       | u2/shiftCounter[3]_i_1_n_0      | u2/temp1[15]_i_1_n_0                                     |                1 |              4 |
|  u2/J_DA2_PIN4_OBUF                       | u2/temp2                        | u2/temp1[15]_i_1_n_0                                     |                1 |              4 |
|  melody_music/slw_clk/CLK                 |                                 | melody_music/note_music_switch[3]_i_1__0_n_0             |                3 |              4 |
|  note_music/slw_clk/CLK                   |                                 | note_music/note_music_switch[3]_i_1_n_0                  |                1 |              4 |
|  melody_music/slw_clk/CLK                 | melody_music/count[7]_i_1_n_0   |                                                          |                3 |              8 |
|  u2/J_DA2_PIN4_OBUF                       | u2/temp2                        |                                                          |                5 |             12 |
| ~u1/J_MIC3_PIN4_OBUF                      |                                 |                                                          |                4 |             12 |
|  slw_clk_20k/J_MIC3_PIN1_OBUF             |                                 |                                                          |                4 |             12 |
|  CLK_IBUF_BUFG                            |                                 | slw_clk_20k/J_MIC3_PIN1_OBUF                             |                3 |             12 |
|  hello_sample/slw_clk_18k/address_reg[12] |                                 | hello_sample/address[0]_i_1_n_0                          |                4 |             13 |
|  CLK_IBUF_BUFG                            |                                 |                                                          |               13 |             13 |
|  CLK_IBUF_BUFG                            |                                 | MIC_delay/slk_clk_8k/COUNT[0]_i_1__0_n_0                 |                6 |             24 |
|  CLK_IBUF_BUFG                            |                                 | MIC_delay/slw_clk_16k/clear                              |                6 |             24 |
|  CLK_IBUF_BUFG                            |                                 | MIC_delay/slw_clk_2k/COUNT[0]_i_1__2_n_0                 |                6 |             24 |
|  CLK_IBUF_BUFG                            |                                 | MIC_delay/slk_clk_4k/COUNT[0]_i_1__1_n_0                 |                6 |             24 |
|  CLK_IBUF_BUFG                            |                                 | hello_sample/slw_clk_18k/COUNT[0]_i_1__5_n_0             |                6 |             24 |
|  CLK_IBUF_BUFG                            |                                 | slw_clk_20k/COUNT[0]_i_1__3_n_0                          |                6 |             24 |
|  CLK_IBUF_BUFG                            |                                 | slw_clk_50M/SLW_CLK0                                     |                6 |             24 |
|  CLK_IBUF_BUFG                            |                                 | melody_music/slw_clk/COUNT[0]_i_1__4_n_0                 |                6 |             24 |
|  CLK_IBUF_BUFG                            |                                 | melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0 |                6 |             24 |
|  CLK_IBUF_BUFG                            |                                 | note_music/slw_clk/COUNT[0]_i_1__7_n_0                   |                6 |             24 |
|  CLK_IBUF_BUFG                            |                                 | note_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0   |                6 |             24 |
|  CLK_IBUF_BUFG                            |                                 | note_sound/slw_clk_note/COUNT0_carry__0_n_0              |                6 |             24 |
|  slw_clk                                  | MIC_delay/memory[1][11]_i_1_n_0 |                                                          |              416 |           1548 |
+-------------------------------------------+---------------------------------+----------------------------------------------------------+------------------+----------------+


