
<html><head><title>Using Wildcard‐Named Port Connections in SV Bind Statements</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669044" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Using Wildcard‐Named Port Connections in SV Bind Statements" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Mixed-Signal,Binding," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669044" />
<meta name="NextFile" content="Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Using Wildcard‐Named Port Connections in SV Bind Statements" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks.html" title="Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks">Coercion_for_SystemVerilog_Int ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals.html" title="Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals">Connecting_SystemVerilog_Inter ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Using Wildcard‐Named Port Connections in SV Bind Statements</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>Wildcard‐named port connections represented using the dot‐star notation (.*), is supported in the SV&#160;bind statements connecting to Verilog‐AMS port connections. To enable the dot‐star notation&#160;functionality, use the <code>xrun</code> command‐line option, <code>-sv_ms</code>.</p>

<p>The following is an example of using the dot‐star notation in a Verilog‐AMS port connection:</p>
<p style="margin-left: 30.0px;"><code>% xrun -sv_ms amscf.scs vtop.vams top.sv inc.sv</code></p>
<p style="margin-left: 30.0px;"><code>//top.sv</code><br /><code>module top();</code><br /><code>vtop x1(clkin); &lt;-- VAMS</code><br /><code>bind vtop inc xinc(.*); &lt;--- Target is VAMS</code><br /><code>endmodule</code></p>
<p style="margin-left: 30.0px;"><code>//amscf.scs<br /></code><code>amsd {</code><br /><code>&#160; &#160; ie vsup=1.8</code><br /><code>}</code><br /><code>//vtop.vams</code><br /><code>module vtop();</code><br /><code>electrical a;</code><br /><code>wreal b;</code><br /><code>...</code><br /><code>endmodule</code></p>
<p style="margin-left: 30.0px;"><code>//inc.sv</code><br /><code>module inc(a, b);</code><br /><code>inout a;</code><br /><code>inout b;</code><br /><code>...</code><br /><code>endmodule</code></p>
<h5 id="UsingWildcard‐NamedPortConnectionsinSVBindStatements-RelatedTopic">Related Topic</h5><ul><li><a href="Features_Enabled_Using_the_-sv_ms_Option.html">Features Enabled Using the -sv_ms Option</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks.html" id="prev" title="Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks">Coercion_for_SystemVerilog_Int ...</a></em></b><b><em><a href="Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals.html" id="nex" title="Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals">Connecting_SystemVerilog_Inter ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>