read -sv run_verilog_mid/adder_32b_8_90_67f8a72e96524c8248868fde05ffbe41.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_90_67f8a72e96524c8248868fde05ffbe41_yosys.v
