<stg><name>conv2D0_Pipeline_readweights</name>


<trans_list>

<trans id="112" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %weightsT_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %weightsT_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %weightsT_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %weightsT_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_7"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %weightsT = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %weightsT_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %weightsT_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %weightsT_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %weightsT_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weightsT_8"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:11 %store_ln16 = store i4 0, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc12.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc12.0:0 %i = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc12.0:6 %icmp_ln16 = icmp_ult  i4 %i, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc12.0:7 %br_ln16 = br i1 %icmp_ln16, void %for.inc12.0.loop_orow_crit_edge.exitStub, void %for.inc12.0.split

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="4">
<![CDATA[
for.inc12.0.split:0 %zext_ln16 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc12.0.split:4 %or_ln16 = or i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="or_ln16"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
for.inc12.0.split:5 %zext_ln16_1 = zext i4 %or_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12.0.split:6 %weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
for.inc12.0.split:7 %weightsT_20 = load i4 %weights_addr

]]></Node>
<StgValue><ssdm name="weightsT_20"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0">
<![CDATA[
for.inc12.0.split:8 %switch_ln19 = switch i4 %i, void %arrayidx11.0.case.8, i4 0, void %for.inc12.0.split.arrayidx11.0.exit_crit_edge5, i4 2, void %arrayidx11.0.case.2, i4 4, void %arrayidx11.0.case.4, i4 6, void %for.inc12.0.split.arrayidx11.0.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx11.0.exit:0 %icmp_ln16_1 = icmp_ult  i4 %or_ln16, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln16_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx11.0.exit:1 %br_ln16 = br i1 %icmp_ln16_1, void %arrayidx11.0.exit.loop_orow_crit_edge.exitStub, void %for.inc12.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12.1_ifconv:4 %weights_addr_1 = getelementptr i8 %weights, i64 0, i64 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="weights_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4">
<![CDATA[
for.inc12.1_ifconv:5 %weightsT_21 = load i4 %weights_addr_1

]]></Node>
<StgValue><ssdm name="weightsT_21"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc12.1_ifconv:6 %icmp_ln19 = icmp_eq  i4 %i, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc12.1_ifconv:7 %icmp_ln19_1 = icmp_eq  i4 %i, i4 2

]]></Node>
<StgValue><ssdm name="icmp_ln19_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc12.1_ifconv:8 %icmp_ln19_2 = icmp_eq  i4 %i, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln19_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc12.1_ifconv:15 %add_ln16 = add i4 %i, i4 2

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc12.1_ifconv:20 %store_ln16 = store i4 %add_ln16, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
for.inc12.0:1 %weightsT_10 = load i8 %weightsT

]]></Node>
<StgValue><ssdm name="weightsT_10"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
for.inc12.0:2 %weightsT_11 = load i8 %weightsT_2

]]></Node>
<StgValue><ssdm name="weightsT_11"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
for.inc12.0:3 %weightsT_12 = load i8 %weightsT_4

]]></Node>
<StgValue><ssdm name="weightsT_12"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
for.inc12.0:4 %weightsT_13 = load i8 %weightsT_6

]]></Node>
<StgValue><ssdm name="weightsT_13"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8">
<![CDATA[
for.inc12.0:5 %weightsT_14 = load i8 %weightsT_8

]]></Node>
<StgValue><ssdm name="weightsT_14"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc12.0.split:1 %specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln17"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc12.0.split:2 %speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln10"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc12.0.split:3 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
for.inc12.0.split:7 %weightsT_20 = load i4 %weights_addr

]]></Node>
<StgValue><ssdm name="weightsT_20"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc12.0.split.arrayidx11.0.exit_crit_edge:0 %store_ln10 = store i8 %weightsT_20, i8 %weightsT_6

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.inc12.0.split.arrayidx11.0.exit_crit_edge:1 %br_ln19 = br void %arrayidx11.0.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx11.0.case.4:0 %store_ln10 = store i8 %weightsT_20, i8 %weightsT_4

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.0.case.4:1 %br_ln19 = br void %arrayidx11.0.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx11.0.case.2:0 %store_ln10 = store i8 %weightsT_20, i8 %weightsT_2

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.0.case.2:1 %br_ln19 = br void %arrayidx11.0.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc12.0.split.arrayidx11.0.exit_crit_edge5:0 %store_ln10 = store i8 %weightsT_20, i8 %weightsT

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.inc12.0.split.arrayidx11.0.exit_crit_edge5:1 %br_ln19 = br void %arrayidx11.0.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="i" val="!0"/>
<literal name="i" val="!2"/>
<literal name="i" val="!4"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx11.0.case.8:0 %store_ln10 = store i8 %weightsT_20, i8 %weightsT_8

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="i" val="!0"/>
<literal name="i" val="!2"/>
<literal name="i" val="!4"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.0.case.8:1 %br_ln19 = br void %arrayidx11.0.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
for.inc12.1_ifconv:0 %weightsT_1_load_1 = load i8 %weightsT_1

]]></Node>
<StgValue><ssdm name="weightsT_1_load_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
<literal name="icmp_ln19_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8">
<![CDATA[
for.inc12.1_ifconv:1 %weightsT_3_load_1 = load i8 %weightsT_3

]]></Node>
<StgValue><ssdm name="weightsT_3_load_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
<literal name="icmp_ln19_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
for.inc12.1_ifconv:2 %weightsT_5_load_1 = load i8 %weightsT_5

]]></Node>
<StgValue><ssdm name="weightsT_5_load_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
for.inc12.1_ifconv:3 %weightsT_7_load_1 = load i8 %weightsT_7

]]></Node>
<StgValue><ssdm name="weightsT_7_load_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4">
<![CDATA[
for.inc12.1_ifconv:5 %weightsT_21 = load i4 %weights_addr_1

]]></Node>
<StgValue><ssdm name="weightsT_21"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc12.1_ifconv:9 %or_ln19 = or i1 %icmp_ln19_1, i1 %icmp_ln19_2

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc12.1_ifconv:10 %or_ln19_1 = or i1 %or_ln19, i1 %icmp_ln19

]]></Node>
<StgValue><ssdm name="or_ln19_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12.1_ifconv:11 %weightsT_22 = select i1 %or_ln19_1, i8 %weightsT_7_load_1, i8 %weightsT_21

]]></Node>
<StgValue><ssdm name="weightsT_22"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12.1_ifconv:12 %weightsT_23 = select i1 %icmp_ln19_2, i8 %weightsT_21, i8 %weightsT_5_load_1

]]></Node>
<StgValue><ssdm name="weightsT_23"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12.1_ifconv:13 %weightsT_24 = select i1 %icmp_ln19_1, i8 %weightsT_21, i8 %weightsT_3_load_1

]]></Node>
<StgValue><ssdm name="weightsT_24"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12.1_ifconv:14 %weightsT_25 = select i1 %icmp_ln19, i8 %weightsT_21, i8 %weightsT_1_load_1

]]></Node>
<StgValue><ssdm name="weightsT_25"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc12.1_ifconv:16 %store_ln10 = store i8 %weightsT_22, i8 %weightsT_7

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc12.1_ifconv:17 %store_ln10 = store i8 %weightsT_23, i8 %weightsT_5

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc12.1_ifconv:18 %store_ln10 = store i8 %weightsT_24, i8 %weightsT_3

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc12.1_ifconv:19 %store_ln10 = store i8 %weightsT_25, i8 %weightsT_1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
for.inc12.1_ifconv:21 %br_ln16 = br void %for.inc12.0

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:0 %weightsT_1_load_2 = load i8 %weightsT_1

]]></Node>
<StgValue><ssdm name="weightsT_1_load_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:1 %weightsT_3_load11 = load i8 %weightsT_3

]]></Node>
<StgValue><ssdm name="weightsT_3_load11"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:2 %weightsT_5_load_2 = load i8 %weightsT_5

]]></Node>
<StgValue><ssdm name="weightsT_5_load_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:3 %weightsT_7_load_2 = load i8 %weightsT_7

]]></Node>
<StgValue><ssdm name="weightsT_7_load_2"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:4 %weightsT_load = load i8 %weightsT

]]></Node>
<StgValue><ssdm name="weightsT_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:5 %weightsT_2_load = load i8 %weightsT_2

]]></Node>
<StgValue><ssdm name="weightsT_2_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:6 %weightsT_4_load = load i8 %weightsT_4

]]></Node>
<StgValue><ssdm name="weightsT_4_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:7 %weightsT_6_load = load i8 %weightsT_6

]]></Node>
<StgValue><ssdm name="weightsT_6_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:8 %weightsT_8_load = load i8 %weightsT_8

]]></Node>
<StgValue><ssdm name="weightsT_8_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_8_out, i8 %weightsT_14

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_7_out, i8 %weightsT_7_load_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_6_out, i8 %weightsT_13

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_5_out, i8 %weightsT_5_load_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_4_out, i8 %weightsT_12

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_3_out, i8 %weightsT_3_load11

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_2_out, i8 %weightsT_11

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_out, i8 %weightsT_1_load_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_out, i8 %weightsT_10

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:18 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_14_out, i8 %weightsT_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:19 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_13_out, i8 %weightsT_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:20 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_12_out, i8 %weightsT_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:21 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_11_out, i8 %weightsT_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:22 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_10_out, i8 %weightsT_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.0.exit.loop_orow_crit_edge.exitStub:23 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:0 %weightsT_1_load = load i8 %weightsT_1

]]></Node>
<StgValue><ssdm name="weightsT_1_load"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:1 %weightsT_3_load = load i8 %weightsT_3

]]></Node>
<StgValue><ssdm name="weightsT_3_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:2 %weightsT_5_load = load i8 %weightsT_5

]]></Node>
<StgValue><ssdm name="weightsT_5_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:3 %weightsT_7_load = load i8 %weightsT_7

]]></Node>
<StgValue><ssdm name="weightsT_7_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_8_out, i8 %weightsT_14

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_7_out, i8 %weightsT_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_6_out, i8 %weightsT_13

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_5_out, i8 %weightsT_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_4_out, i8 %weightsT_12

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_3_out, i8 %weightsT_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_2_out, i8 %weightsT_11

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_out, i8 %weightsT_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_out, i8 %weightsT_10

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
for.inc12.0.loop_orow_crit_edge.exitStub:13 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %for.inc12.0.loop_orow_crit_edge.exitStub, i1 0, void %arrayidx11.0.exit.loop_orow_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
