`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  4 2021 16:15:40 CST (May  4 2021 08:15:40 UTC)

module DC_Filter_N_Mux_12_2_1_4(in2, ctrl1, out1);
  input [11:0] in2;
  input ctrl1;
  output [11:0] out1;
  wire [11:0] in2;
  wire ctrl1;
  wire [11:0] out1;
  AND2XL g97(.A (in2[11]), .B (ctrl1), .Y (out1[11]));
  AND2XL g98(.A (in2[10]), .B (ctrl1), .Y (out1[10]));
  AND2XL g105(.A (in2[9]), .B (ctrl1), .Y (out1[9]));
  AND2XL g99(.A (in2[8]), .B (ctrl1), .Y (out1[8]));
  AND2XL g103(.A (in2[2]), .B (ctrl1), .Y (out1[2]));
  AND2XL g102(.A (in2[7]), .B (ctrl1), .Y (out1[7]));
  AND2XL g106(.A (in2[6]), .B (ctrl1), .Y (out1[6]));
  AND2XL g108(.A (in2[5]), .B (ctrl1), .Y (out1[5]));
  AND2XL g100(.A (in2[4]), .B (ctrl1), .Y (out1[4]));
  AND2XL g101(.A (in2[3]), .B (ctrl1), .Y (out1[3]));
  AND2XL g104(.A (in2[1]), .B (ctrl1), .Y (out1[1]));
  AND2XL g107(.A (in2[0]), .B (ctrl1), .Y (out1[0]));
endmodule

