{
  "Top": "cpp_FIR",
  "RtlTop": "cpp_FIR",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "79",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cpp_FIR",
    "Version": "1.0",
    "DisplayName": "Cpp_fir",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/cpp_FIR.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cpp_FIR_mac_muladeOg.vhd",
      "impl\/vhdl\/cpp_FIR_mul_mul_6dEe.vhd",
      "impl\/vhdl\/operator_s.vhd",
      "impl\/vhdl\/operator_s_CFir_c_V.vhd",
      "impl\/vhdl\/operator_s_fir1_sbkb.vhd",
      "impl\/vhdl\/operator_s_fir1_scud.vhd",
      "impl\/vhdl\/cpp_FIR.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cpp_FIR_mac_muladeOg.v",
      "impl\/verilog\/cpp_FIR_mul_mul_6dEe.v",
      "impl\/verilog\/operator_s.v",
      "impl\/verilog\/operator_s_CFir_c_V.v",
      "impl\/verilog\/operator_s_CFir_c_V_rom.dat",
      "impl\/verilog\/operator_s_fir1_sbkb.v",
      "impl\/verilog\/operator_s_fir1_sbkb_ram.dat",
      "impl\/verilog\/operator_s_fir1_scud.v",
      "impl\/verilog\/operator_s_fir1_scud_ram.dat",
      "impl\/verilog\/cpp_FIR.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "42",
      "ctype": {"DATA": {
          "Type": "real fixed signed 23",
          "Width": "42"
        }}
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "x_V": {
      "type": "data",
      "dir": "in",
      "width": "20",
      "ctype": {"DATA": {
          "Type": "real fixed signed 5",
          "Width": "20"
        }}
    },
    "y_V": {
      "type": "data",
      "dir": "in",
      "width": "20",
      "ctype": {"DATA": {
          "Type": "real fixed signed 5",
          "Width": "20"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "42"
    },
    "x_V": {
      "dir": "in",
      "width": "20"
    },
    "y_V": {
      "dir": "in",
      "width": "20"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "42"
    },
    "x_V": {
      "interfaceRef": "x_V",
      "dir": "in",
      "dataWidth": "20",
      "handshakeRef": "ap_none"
    },
    "y_V": {
      "interfaceRef": "y_V",
      "dir": "in",
      "dataWidth": "20",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cpp_FIR",
      "Instances": [{
          "ModuleName": "operator_s",
          "InstanceName": "grp_operator_s_fu_36"
        }]
    },
    "Metrics": {
      "operator_s": {
        "Latency": {
          "LatencyBest": "78",
          "LatencyAvg": "78",
          "LatencyWorst": "78",
          "PipelineII": "78",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.713"
        },
        "Loops": [{
            "Name": "L1",
            "TripCount": "25",
            "Latency": "75",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "9",
          "DSP48E": "2",
          "FF": "272",
          "LUT": "1367"
        }
      },
      "cpp_FIR": {
        "Latency": {
          "LatencyBest": "79",
          "LatencyAvg": "79",
          "LatencyWorst": "79",
          "PipelineII": "80",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.713"
        },
        "Area": {
          "BRAM_18K": "9",
          "DSP48E": "2",
          "FF": "274",
          "LUT": "1382"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-02-25 21:59:02 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
