{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 23:39:38 2014 " "Info: Processing started: Wed May 28 23:39:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Clock main.v(39) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(39): created implicit net for \"Clock\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "DataIn main.v(39) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(39): created implicit net for \"DataIn\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "DataOut main.v(40) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(40): created implicit net for \"DataOut\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "DataOutEn main.v(40) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(40): created implicit net for \"DataOutEn\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "DataWrong main.v(41) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(41): created implicit net for \"DataWrong\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scrambler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file scrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scrambler " "Info: Found entity 1: scrambler" {  } { { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrameDataCheck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FrameDataCheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameDataCheck " "Info: Found entity 1: FrameDataCheck" {  } { { "FrameDataCheck.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameDataCheck.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrameTrans.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FrameTrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameTrans " "Info: Found entity 1: FrameTrans" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FramesyncFSM.v(20) " "Warning (10268): Verilog HDL information at FramesyncFSM.v(20): Always Construct contains both blocking and non-blocking assignments" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "S FramesyncFSM.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at FramesyncFSM.v(10): created implicit net for \"S\"" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FramesyncFSM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FramesyncFSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 FramesyncFSM " "Info: Found entity 1: FramesyncFSM" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Probe.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 Probe " "Info: Found entity 1: Probe" {  } { { "Probe.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/Probe.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count256.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count256.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count256 " "Info: Found entity 1: Count256" {  } { { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(39) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(39): instance has no name" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(40) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(40): instance has no name" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(41) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(41): instance has no name" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(26) " "Warning (10230): Verilog HDL assignment warning at main.v(26): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[17\] main.v(13) " "Warning (10034): Output port \"LED\[17\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[16\] main.v(13) " "Warning (10034): Output port \"LED\[16\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[15\] main.v(13) " "Warning (10034): Output port \"LED\[15\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[14\] main.v(13) " "Warning (10034): Output port \"LED\[14\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[13\] main.v(13) " "Warning (10034): Output port \"LED\[13\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[12\] main.v(13) " "Warning (10034): Output port \"LED\[12\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[11\] main.v(13) " "Warning (10034): Output port \"LED\[11\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[10\] main.v(13) " "Warning (10034): Output port \"LED\[10\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9\] main.v(13) " "Warning (10034): Output port \"LED\[9\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[8\] main.v(13) " "Warning (10034): Output port \"LED\[8\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7\] main.v(13) " "Warning (10034): Output port \"LED\[7\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[6\] main.v(13) " "Warning (10034): Output port \"LED\[6\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameTrans FrameTrans:comb_78 " "Info: Elaborating entity \"FrameTrans\" for hierarchy \"FrameTrans:comb_78\"" {  } { { "main.v" "comb_78" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FrameTrans.v(56) " "Warning (10230): Verilog HDL assignment warning at FrameTrans.v(56): truncated value with size 32 to match size of target (8)" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FrameTrans.v(58) " "Warning (10230): Verilog HDL assignment warning at FrameTrans.v(58): truncated value with size 32 to match size of target (2)" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 FrameTrans.v(64) " "Warning (10230): Verilog HDL assignment warning at FrameTrans.v(64): truncated value with size 8 to match size of target (1)" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 FrameTrans.v(66) " "Warning (10230): Verilog HDL assignment warning at FrameTrans.v(66): truncated value with size 8 to match size of target (1)" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrambler FrameTrans:comb_78\|scrambler:U1 " "Info: Elaborating entity \"scrambler\" for hierarchy \"FrameTrans:comb_78\|scrambler:U1\"" {  } { { "FrameTrans.v" "U1" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FramesyncFSM FramesyncFSM:comb_79 " "Info: Elaborating entity \"FramesyncFSM\" for hierarchy \"FramesyncFSM:comb_79\"" {  } { { "main.v" "comb_79" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Count FramesyncFSM.v(8) " "Warning (10036): Verilog HDL or VHDL warning at FramesyncFSM.v(8): object \"Count\" assigned a value but never read" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FramesyncFSM.v(25) " "Warning (10230): Verilog HDL assignment warning at FramesyncFSM.v(25): truncated value with size 32 to match size of target (2)" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FramesyncFSM.v(28) " "Warning (10230): Verilog HDL assignment warning at FramesyncFSM.v(28): truncated value with size 32 to match size of target (2)" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "State FramesyncFSM.v(20) " "Warning (10240): Verilog HDL Always Construct warning at FramesyncFSM.v(20): inferring latch(es) for variable \"State\", which holds its previous value in one or more paths through the always construct" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MissCount FramesyncFSM.v(20) " "Warning (10240): Verilog HDL Always Construct warning at FramesyncFSM.v(20): inferring latch(es) for variable \"MissCount\", which holds its previous value in one or more paths through the always construct" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RecCount FramesyncFSM.v(20) " "Warning (10240): Verilog HDL Always Construct warning at FramesyncFSM.v(20): inferring latch(es) for variable \"RecCount\", which holds its previous value in one or more paths through the always construct" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataIn FramesyncFSM.v(60) " "Warning (10235): Verilog HDL Always Construct warning at FramesyncFSM.v(60): variable \"DataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataOut FramesyncFSM.v(55) " "Warning (10240): Verilog HDL Always Construct warning at FramesyncFSM.v(55): inferring latch(es) for variable \"DataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut FramesyncFSM.v(55) " "Info (10041): Inferred latch for \"DataOut\" at FramesyncFSM.v(55)" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State\[0\] FramesyncFSM.v(20) " "Info (10041): Inferred latch for \"State\[0\]\" at FramesyncFSM.v(20)" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State\[1\] FramesyncFSM.v(20) " "Info (10041): Inferred latch for \"State\[1\]\" at FramesyncFSM.v(20)" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RecCount\[0\] FramesyncFSM.v(23) " "Info (10041): Inferred latch for \"RecCount\[0\]\" at FramesyncFSM.v(23)" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RecCount\[1\] FramesyncFSM.v(23) " "Info (10041): Inferred latch for \"RecCount\[1\]\" at FramesyncFSM.v(23)" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MissCount\[0\] FramesyncFSM.v(23) " "Info (10041): Inferred latch for \"MissCount\[0\]\" at FramesyncFSM.v(23)" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MissCount\[1\] FramesyncFSM.v(23) " "Info (10041): Inferred latch for \"MissCount\[1\]\" at FramesyncFSM.v(23)" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Probe FramesyncFSM:comb_79\|Probe:u0 " "Info: Elaborating entity \"Probe\" for hierarchy \"FramesyncFSM:comb_79\|Probe:u0\"" {  } { { "FramesyncFSM.v" "u0" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count256 FramesyncFSM:comb_79\|Count256:u1 " "Info: Elaborating entity \"Count256\" for hierarchy \"FramesyncFSM:comb_79\|Count256:u1\"" {  } { { "FramesyncFSM.v" "u1" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 count256.v(12) " "Warning (10230): Verilog HDL assignment warning at count256.v(12): truncated value with size 32 to match size of target (8)" {  } { { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameDataCheck FrameDataCheck:comb_80 " "Info: Elaborating entity \"FrameDataCheck\" for hierarchy \"FrameDataCheck:comb_80\"" {  } { { "main.v" "comb_80" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "din U1 32 1 " "Warning (12020): Port \"din\" on the entity instantiation of \"U1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be ignored." {  } { { "FrameDataCheck.v" "U1" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameDataCheck.v" 49 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "din U1 32 1 " "Warning (12020): Port \"din\" on the entity instantiation of \"U1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be ignored." {  } { { "FrameTrans.v" "U1" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 101 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FramesyncFSM:comb_79\|State\[1\] " "Warning: Latch FramesyncFSM:comb_79\|State\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FramesyncFSM:comb_79\|State\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal FramesyncFSM:comb_79\|State\[1\]" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FramesyncFSM:comb_79\|MissCount\[0\] " "Warning: Latch FramesyncFSM:comb_79\|MissCount\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FramesyncFSM:comb_79\|MissCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FramesyncFSM:comb_79\|MissCount\[0\]" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FramesyncFSM:comb_79\|MissCount\[1\] " "Warning: Latch FramesyncFSM:comb_79\|MissCount\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FramesyncFSM:comb_79\|MissCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FramesyncFSM:comb_79\|MissCount\[0\]" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FramesyncFSM:comb_79\|RecCount\[0\] " "Warning: Latch FramesyncFSM:comb_79\|RecCount\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FramesyncFSM:comb_79\|RecCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FramesyncFSM:comb_79\|RecCount\[0\]" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FramesyncFSM:comb_79\|RecCount\[1\] " "Warning: Latch FramesyncFSM:comb_79\|RecCount\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FramesyncFSM:comb_79\|RecCount\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FramesyncFSM:comb_79\|RecCount\[0\]" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "FramesyncFSM:comb_79\|CountEn FramesyncFSM:comb_79\|CountEn~_emulated FramesyncFSM:comb_79\|CountEn~latch " "Warning (13310): Register \"FramesyncFSM:comb_79\|CountEn\" converted into equivalent circuit using register \"FramesyncFSM:comb_79\|CountEn~_emulated\" and latch \"FramesyncFSM:comb_79\|CountEn~latch\"" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0}  } {  } 0 0 "Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[0\] VCC " "Warning (13410): Pin \"H0\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[1\] VCC " "Warning (13410): Pin \"H0\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[2\] VCC " "Warning (13410): Pin \"H0\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[3\] VCC " "Warning (13410): Pin \"H0\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[4\] VCC " "Warning (13410): Pin \"H0\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[5\] VCC " "Warning (13410): Pin \"H0\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[6\] VCC " "Warning (13410): Pin \"H0\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[0\] VCC " "Warning (13410): Pin \"H1\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[1\] VCC " "Warning (13410): Pin \"H1\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[2\] VCC " "Warning (13410): Pin \"H1\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[3\] VCC " "Warning (13410): Pin \"H1\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[4\] VCC " "Warning (13410): Pin \"H1\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[5\] VCC " "Warning (13410): Pin \"H1\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[6\] VCC " "Warning (13410): Pin \"H1\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[0\] VCC " "Warning (13410): Pin \"H2\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[1\] VCC " "Warning (13410): Pin \"H2\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[2\] VCC " "Warning (13410): Pin \"H2\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[3\] VCC " "Warning (13410): Pin \"H2\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[4\] VCC " "Warning (13410): Pin \"H2\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[5\] VCC " "Warning (13410): Pin \"H2\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[6\] VCC " "Warning (13410): Pin \"H2\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[0\] VCC " "Warning (13410): Pin \"H3\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[1\] VCC " "Warning (13410): Pin \"H3\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[2\] VCC " "Warning (13410): Pin \"H3\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[3\] VCC " "Warning (13410): Pin \"H3\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[4\] VCC " "Warning (13410): Pin \"H3\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[5\] VCC " "Warning (13410): Pin \"H3\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[6\] VCC " "Warning (13410): Pin \"H3\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[0\] VCC " "Warning (13410): Pin \"H4\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[1\] VCC " "Warning (13410): Pin \"H4\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[2\] VCC " "Warning (13410): Pin \"H4\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[3\] VCC " "Warning (13410): Pin \"H4\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[4\] VCC " "Warning (13410): Pin \"H4\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[5\] VCC " "Warning (13410): Pin \"H4\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[6\] VCC " "Warning (13410): Pin \"H4\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[0\] VCC " "Warning (13410): Pin \"H5\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[1\] VCC " "Warning (13410): Pin \"H5\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[2\] VCC " "Warning (13410): Pin \"H5\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[3\] VCC " "Warning (13410): Pin \"H5\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[4\] VCC " "Warning (13410): Pin \"H5\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[5\] VCC " "Warning (13410): Pin \"H5\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[6\] VCC " "Warning (13410): Pin \"H5\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[0\] VCC " "Warning (13410): Pin \"H6\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[1\] VCC " "Warning (13410): Pin \"H6\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[2\] VCC " "Warning (13410): Pin \"H6\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[3\] VCC " "Warning (13410): Pin \"H6\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[4\] VCC " "Warning (13410): Pin \"H6\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[5\] VCC " "Warning (13410): Pin \"H6\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[6\] VCC " "Warning (13410): Pin \"H6\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[0\] VCC " "Warning (13410): Pin \"H7\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[1\] VCC " "Warning (13410): Pin \"H7\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[2\] VCC " "Warning (13410): Pin \"H7\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[3\] VCC " "Warning (13410): Pin \"H7\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[4\] VCC " "Warning (13410): Pin \"H7\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[5\] VCC " "Warning (13410): Pin \"H7\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[6\] VCC " "Warning (13410): Pin \"H7\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[6\] GND " "Warning (13410): Pin \"LED\[6\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[7\] GND " "Warning (13410): Pin \"LED\[7\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[8\] GND " "Warning (13410): Pin \"LED\[8\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[9\] GND " "Warning (13410): Pin \"LED\[9\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[10\] GND " "Warning (13410): Pin \"LED\[10\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[11\] GND " "Warning (13410): Pin \"LED\[11\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[12\] GND " "Warning (13410): Pin \"LED\[12\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[13\] GND " "Warning (13410): Pin \"LED\[13\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[14\] GND " "Warning (13410): Pin \"LED\[14\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[15\] GND " "Warning (13410): Pin \"LED\[15\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[16\] GND " "Warning (13410): Pin \"LED\[16\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[17\] GND " "Warning (13410): Pin \"LED\[17\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.map.smsg " "Info: Generated suppressed messages file C:/Users/Jason/Documents/Github/Verilog/Ex9/main.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Warning: Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Info: Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Info: Implemented 74 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Info: Implemented 173 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Allocated 201 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 23:39:39 2014 " "Info: Processing ended: Wed May 28 23:39:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
