set ::env(PROJECT_NAME) atlas_core
set ::env(DESIGN_TOP) atlas_2k_base_top
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/atlas_core/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/atlas_core/rtl/ATLAS_2K_BASE_TOP.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
