Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 29 21:24:26 2020
| Host         : Laptop-Puvvada running 64-bit major release  (build 9200)
| Command      : report_methodology -file divider_timing_top_methodology_drc_routed.rpt -pb divider_timing_top_methodology_drc_routed.pb -rpx divider_timing_top_methodology_drc_routed.rpx
| Design       : divider_timing_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 20
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 20         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BtnC relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BtnL relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BtnR relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on BtnU relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Sw0 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Sw1 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Sw10 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Sw11 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Sw12 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on Sw13 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on Sw14 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on Sw15 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on Sw2 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on Sw3 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on Sw4 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on Sw5 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on Sw6 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on Sw7 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on Sw8 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on Sw9 relative to clock(s) ClkPort
Related violations: <none>


