{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606386749830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606386749831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 07:32:29 2020 " "Processing started: Thu Nov 26 07:32:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606386749831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1606386749831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto2CPU -c projeto2CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto2CPU -c projeto2CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1606386749831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1606386750379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1606386750379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file irext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IRext-options " "Found design unit 1: IRext-options" {  } { { "IRext.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/IRext.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763560 ""} { "Info" "ISGN_ENTITY_NAME" "1 IRext " "Found entity 1: IRext" {  } { { "IRext.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/IRext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606386763560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-options " "Found design unit 1: IR-options" {  } { { "IR.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763563 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606386763563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria64x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria64x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria64x4-MEMORY " "Found design unit 1: memoria64x4-MEMORY" {  } { { "memoria64x4.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/memoria64x4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763566 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria64x4 " "Found entity 1: memoria64x4" {  } { { "memoria64x4.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/memoria64x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606386763566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGS-opcao " "Found design unit 1: REGS-opcao" {  } { { "REGS.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/REGS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763568 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGS " "Found entity 1: REGS" {  } { { "REGS.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/REGS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606386763568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regsint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGSint-options " "Found design unit 1: REGSint-options" {  } { { "REGSint.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/REGSint.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763571 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGSint " "Found entity 1: REGSint" {  } { { "REGSint.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/REGSint.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606386763571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-options " "Found design unit 1: SignExtend-options" {  } { { "SignExtend.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/SignExtend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763574 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606386763574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulaext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulaext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAExt-options " "Found design unit 1: ULAExt-options" {  } { { "ULAExt.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/ULAExt.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763577 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAExt " "Found entity 1: ULAExt" {  } { { "ULAExt.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/ULAExt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606386763577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-options " "Found design unit 1: ULA-options" {  } { { "ULA.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/ULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763580 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606386763580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachine-options " "Found design unit 1: StateMachine-options" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763583 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606386763583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-behavior " "Found design unit 1: CPU-behavior" {  } { { "CPU.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/CPU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763585 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606386763585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcatt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcatt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCATT-options " "Found design unit 1: PCATT-options" {  } { { "PCATT.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/PCATT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763588 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCATT " "Found entity 1: PCATT" {  } { { "PCATT.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/PCATT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606386763588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria64x4int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria64x4int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria64x4int-MEMORY " "Found design unit 1: memoria64x4int-MEMORY" {  } { { "memoria64x4int.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/memoria64x4int.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763591 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria64x4int " "Found entity 1: memoria64x4int" {  } { { "memoria64x4int.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/memoria64x4int.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606386763591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606386763591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1606386763642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REGDST CPU.vhd(127) " "Verilog HDL or VHDL warning at CPU.vhd(127): object \"REGDST\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/CPU.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1606386763643 "|CPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC 0 CPU.vhd(8) " "Net \"PC\" at CPU.vhd(8) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/CPU.vhd" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1606386763643 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:STAT " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:STAT\"" {  } { { "CPU.vhd" "STAT" { Text "D:/Arquitetura/Quartus/Projeto2/CPU.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606386763645 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCWrite1 StateMachine.vhd(111) " "VHDL Process Statement warning at StateMachine.vhd(111): inferring latch(es) for signal or variable \"PCWrite1\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1606386763646 "|CPU|StateMachine:STAT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRWrite1 StateMachine.vhd(111) " "VHDL Process Statement warning at StateMachine.vhd(111): inferring latch(es) for signal or variable \"IRWrite1\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1606386763646 "|CPU|StateMachine:STAT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst1 StateMachine.vhd(111) " "VHDL Process Statement warning at StateMachine.vhd(111): inferring latch(es) for signal or variable \"RegDst1\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1606386763646 "|CPU|StateMachine:STAT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MovtoReg1 StateMachine.vhd(111) " "VHDL Process Statement warning at StateMachine.vhd(111): inferring latch(es) for signal or variable \"MovtoReg1\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1606386763646 "|CPU|StateMachine:STAT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrcA1 StateMachine.vhd(111) " "VHDL Process Statement warning at StateMachine.vhd(111): inferring latch(es) for signal or variable \"ALUSrcA1\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1606386763646 "|CPU|StateMachine:STAT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrcB1 StateMachine.vhd(111) " "VHDL Process Statement warning at StateMachine.vhd(111): inferring latch(es) for signal or variable \"ALUSrcB1\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1606386763646 "|CPU|StateMachine:STAT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOp1 StateMachine.vhd(111) " "VHDL Process Statement warning at StateMachine.vhd(111): inferring latch(es) for signal or variable \"ALUOp1\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1606386763646 "|CPU|StateMachine:STAT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REGWrite1 StateMachine.vhd(111) " "VHDL Process Statement warning at StateMachine.vhd(111): inferring latch(es) for signal or variable \"REGWrite1\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1606386763647 "|CPU|StateMachine:STAT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGWrite1 StateMachine.vhd(111) " "Inferred latch for \"REGWrite1\" at StateMachine.vhd(111)" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606386763647 "|CPU|StateMachine:STAT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp1\[0\] StateMachine.vhd(111) " "Inferred latch for \"ALUOp1\[0\]\" at StateMachine.vhd(111)" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606386763647 "|CPU|StateMachine:STAT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp1\[1\] StateMachine.vhd(111) " "Inferred latch for \"ALUOp1\[1\]\" at StateMachine.vhd(111)" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606386763647 "|CPU|StateMachine:STAT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB1\[0\] StateMachine.vhd(111) " "Inferred latch for \"ALUSrcB1\[0\]\" at StateMachine.vhd(111)" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606386763647 "|CPU|StateMachine:STAT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB1\[1\] StateMachine.vhd(111) " "Inferred latch for \"ALUSrcB1\[1\]\" at StateMachine.vhd(111)" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606386763647 "|CPU|StateMachine:STAT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA1 StateMachine.vhd(111) " "Inferred latch for \"ALUSrcA1\" at StateMachine.vhd(111)" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606386763647 "|CPU|StateMachine:STAT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MovtoReg1\[0\] StateMachine.vhd(111) " "Inferred latch for \"MovtoReg1\[0\]\" at StateMachine.vhd(111)" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606386763647 "|CPU|StateMachine:STAT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MovtoReg1\[1\] StateMachine.vhd(111) " "Inferred latch for \"MovtoReg1\[1\]\" at StateMachine.vhd(111)" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606386763647 "|CPU|StateMachine:STAT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst1 StateMachine.vhd(111) " "Inferred latch for \"RegDst1\" at StateMachine.vhd(111)" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606386763647 "|CPU|StateMachine:STAT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRWrite1 StateMachine.vhd(111) " "Inferred latch for \"IRWrite1\" at StateMachine.vhd(111)" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606386763647 "|CPU|StateMachine:STAT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCWrite1 StateMachine.vhd(111) " "Inferred latch for \"PCWrite1\" at StateMachine.vhd(111)" {  } { { "StateMachine.vhd" "" { Text "D:/Arquitetura/Quartus/Projeto2/StateMachine.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1606386763647 "|CPU|StateMachine:STAT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria64x4int memoria64x4int:MMR " "Elaborating entity \"memoria64x4int\" for hierarchy \"memoria64x4int:MMR\"" {  } { { "CPU.vhd" "MMR" { Text "D:/Arquitetura/Quartus/Projeto2/CPU.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606386763648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IRS " "Elaborating entity \"IR\" for hierarchy \"IR:IRS\"" {  } { { "CPU.vhd" "IRS" { Text "D:/Arquitetura/Quartus/Projeto2/CPU.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606386763650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SIGN " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SIGN\"" {  } { { "CPU.vhd" "SIGN" { Text "D:/Arquitetura/Quartus/Projeto2/CPU.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606386763652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGSint REGSint:BREG " "Elaborating entity \"REGSint\" for hierarchy \"REGSint:BREG\"" {  } { { "CPU.vhd" "BREG" { Text "D:/Arquitetura/Quartus/Projeto2/CPU.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606386763654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULAF " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULAF\"" {  } { { "CPU.vhd" "ULAF" { Text "D:/Arquitetura/Quartus/Projeto2/CPU.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606386763658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606386763910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 07:32:43 2020 " "Processing ended: Thu Nov 26 07:32:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606386763910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606386763910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606386763910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1606386763910 ""}
