 ==  Bambu executed with: bambu -Og -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/astar/includes/values_29 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/astar/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    init_camefrom
    insert
    remove_min
    set_estimates
    absolute
    heuristic
    astarF
    astar
    main


  Memory allocation information:
    BRAM bitsize: 8
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 16
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 5
    Internally allocated memory (no private memories): 256
    Internally allocated memory: 256
  Time to perform memory allocation: 0.01 seconds


  Memory allocation information:
    BRAM bitsize: 8
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 16
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 5
    Internally allocated memory (no private memories): 256
    Internally allocated memory: 256
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function absolute:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Module allocation information for function init_camefrom:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Module allocation information for function insert:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Module allocation information for function remove_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Module allocation information for function set_estimates:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function absolute:
    Number of control steps: 3
    Minimum slack: 2.2039999970000004
    Estimated max frequency (MHz): 357.65379074643732
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function absolute:
    Number of states: 1
    Minimum number of cycles: 1
    Maximum number of cycles 1
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function init_camefrom:
    Number of control steps: 8
    Minimum slack: 0.41299999900000028
    Estimated max frequency (MHz): 218.00741220448936
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function init_camefrom:
    Number of states: 6
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function insert:
    Number of control steps: 6
    Minimum slack: 0.41299999999999859
    Estimated max frequency (MHz): 218.00741225201651
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function insert:
    Number of states: 5
    Minimum number of cycles: 5
    Maximum number of cycles 5
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function remove_min:
    Number of control steps: 15
    Minimum slack: 0.412999997000009
    Estimated max frequency (MHz): 218.00741210943531
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function remove_min:
    Number of states: 13
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function set_estimates:
    Number of control steps: 10
    Minimum slack: 0.41299999900000028
    Estimated max frequency (MHz): 218.00741220448936
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function set_estimates:
    Number of states: 8
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function absolute:
    Bound operations:6/6
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function init_camefrom:
    Bound operations:21/24
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function insert:
    Bound operations:12/14
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function remove_min:
    Bound operations:31/44
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function set_estimates:
    Bound operations:31/38
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function absolute:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function init_camefrom:
    Number of storage values inserted: 5
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function insert:
    Number of storage values inserted: 4
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function remove_min:
    Number of storage values inserted: 14
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function set_estimates:
    Number of storage values inserted: 6
  Time to compute storage value information: 0.00 seconds


  Module binding information for function absolute:
    Number of modules instantiated: 6
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 34
    Estimated area of MUX21: 0
    Total estimated area: 34
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function absolute:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function absolute: 0

  Module allocation information for function heuristic:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Scheduling Information of function heuristic:
    Number of control steps: 10
    Minimum slack: 0.41299999999999859
    Estimated max frequency (MHz): 218.00741225201651
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function heuristic:
    Number of states: 8
    Minimum number of cycles: 5
    Maximum number of cycles 7
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function heuristic:
    Bound operations:25/27
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function heuristic:
    Number of storage values inserted: 5
  Time to compute storage value information: 0.00 seconds


  Register binding information for function heuristic:
    Register allocation algorithm obtains a sub-optimal result: 5 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Register binding information for function heuristic:
    Register allocation algorithm obtains a sub-optimal result: 5 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Module binding information for function heuristic:
    Number of modules instantiated: 26
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2073
    Estimated area of MUX21: 33
    Total estimated area: 2106
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function heuristic:
    Register allocation algorithm obtains a sub-optimal result: 5 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function heuristic:
    Number of allocated multiplexers (2-to-1 equivalent): 2
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function heuristic: 71

  Register binding information for function init_camefrom:
    Register allocation algorithm obtains a sub-optimal result: 5 registers(LB:4)
  Time to perform register binding: 0.00 seconds


  Register binding information for function init_camefrom:
    Register allocation algorithm obtains a sub-optimal result: 5 registers(LB:4)
  Time to perform register binding: 0.00 seconds


  Module binding information for function init_camefrom:
    Number of modules instantiated: 23
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 42
    Estimated area of MUX21: 66
    Total estimated area: 108
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function init_camefrom:
    Register allocation algorithm obtains a sub-optimal result: 5 registers(LB:4)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function init_camefrom:
    Number of allocated multiplexers (2-to-1 equivalent): 2
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function init_camefrom: 34

  Register binding information for function insert:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Register binding information for function insert:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Module binding information for function insert:
    Number of modules instantiated: 14
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 29
    Estimated area of MUX21: 33
    Total estimated area: 62
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function insert:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function insert:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function insert: 49

  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 12 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Module binding information for function remove_min:
    Number of modules instantiated: 43
    Number of possible conflicts for possible false paths introduced by resource sharing: 1
    Estimated resources area (no Muxes and address logic): 95
    Estimated area of MUX21: 66
    Total estimated area: 161
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function remove_min:
    Number of allocated multiplexers (2-to-1 equivalent): 4
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function remove_min: 134

  Register binding information for function set_estimates:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:5)
  Time to perform register binding: 0.00 seconds


  Register binding information for function set_estimates:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:5)
  Time to perform register binding: 0.00 seconds


  Module binding information for function set_estimates:
    Number of modules instantiated: 37
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 83
    Estimated area of MUX21: 132
    Total estimated area: 215
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function set_estimates:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:5)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function set_estimates:
    Number of allocated multiplexers (2-to-1 equivalent): 4
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function set_estimates: 40

  Module allocation information for function astarF:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.09 seconds


  Scheduling Information of function astarF:
    Number of control steps: 45
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.03 seconds


  State Transition Graph Information of function astarF:
    Number of states: 49
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function astarF:
    Bound operations:103/136
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function astarF:
    Number of storage values inserted: 57
  Time to compute storage value information: 0.00 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 49 registers(LB:21)
  Time to perform register binding: 0.01 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 53 registers(LB:21)
  Time to perform register binding: 0.00 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 54 registers(LB:21)
  Time to perform register binding: 0.01 seconds


  Module binding information for function astarF:
    Number of modules instantiated: 126
    Number of possible conflicts for possible false paths introduced by resource sharing: 4
    Estimated resources area (no Muxes and address logic): 12263
    Estimated area of MUX21: 132
    Total estimated area: 12395
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.02 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 54 registers(LB:21)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function astarF:
    Number of allocated multiplexers (2-to-1 equivalent): 4
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function astarF: 377

  Module allocation information for function astar:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.06 seconds


  Scheduling Information of function astar:
    Number of control steps: 28
    Minimum slack: 1.8873791418627661e-15
    Estimated max frequency (MHz): 200.00000000000009
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function astar:
    Number of states: 27
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function astar:
    Bound operations:69/95
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function astar:
    Number of storage values inserted: 35
  Time to compute storage value information: 0.00 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 30 registers(LB:19)
  Time to perform register binding: 0.01 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 33 registers(LB:19)
  Time to perform register binding: 0.00 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 33 registers(LB:19)
  Time to perform register binding: 0.00 seconds


  Module binding information for function astar:
    Number of modules instantiated: 86
    Number of possible conflicts for possible false paths introduced by resource sharing: 1
    Estimated resources area (no Muxes and address logic): 3511
    Estimated area of MUX21: 165
    Total estimated area: 3676
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 33 registers(LB:19)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function astar:
    Number of allocated multiplexers (2-to-1 equivalent): 7
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function astar: 190

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function main:
    Number of control steps: 4
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:4/4
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 4
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2000
    Estimated area of MUX21: 0
    Total estimated area: 2000
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 0
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/astar/files/values_29/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 415 cycles
  Number of executions     : 1
  Average execution        : 415 cycles
