# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
# Date created = 17:51:55  January 09, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		pong_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE30F23C7
set_global_assignment -name TOP_LEVEL_ENTITY pong
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.2
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:51:55  JANUARY 09, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.2 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE clk50to25.v
set_global_assignment -name VERILOG_FILE vgaDriver.v
set_global_assignment -name VERILOG_FILE vgaPxlGen.v
set_global_assignment -name VERILOG_FILE vgaSync.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_start.v
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_nios_custom_instruction_master_multi_xconnect.sv
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_nios_cpu_test_bench.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_nios_cpu_debug_slave_wrapper.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_nios_cpu_debug_slave_tck.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_nios_cpu_debug_slave_sysclk.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_nios_cpu.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_nios.v
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_mm_interconnect_0.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_memory.v
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_irq_mapper.sv
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_bx.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/mul.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/lcd_driver.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/div.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_customins_slave_translator.sv
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/altera_customins_master_translator.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VERILOG_FILE nios/synthesis/nios.v
set_global_assignment -name VERILOG_FILE pong.v