library ieee;
use ieee.std_logic_1164.all;

entity Saugat_control_unit is
port (
    input1  : in std_logic;
    input2  : in std_logic;
    ctrl    : in std_logic;
    output1 : out std_logic;
    output2 : out std_logic
);
end Saugat_control_unit;

architecture behavioral of Saugat_control_unit is
begin
process (input1, input2, ctrl)
begin
    case ctrl is
        when '0' =>
            output1 <= '0';  -- No need for redundant if-else
            if input2 = '1' then
                output2 <= '1';
            else 
                output2 <= '0';
            end if;

        when '1' =>
            output1 <= input1 and input2;
            output2 <= input1 or input2;

        when others =>
            output1 <= '0';
            output2 <= '0';
    end case;
end process;
end behavioral;

