/*
 * 
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * Q2A INTERRUPTS H
 * Auto jenerated by create_regs.pl
 */

#ifndef _Q2A_INTR_H_
#define _Q2A_INTR_H_

int soc_q2a_nof_interrupts(
    int unit,
    int *nof_interrupts);
int q2a_interrupts_array_init(
    int unit);
void q2a_interrupts_array_deinit(
    int unit);
int soc_q2a_interrupts_init(
    int unit);
int soc_q2a_interrupts_deinit(
    int unit);
int soc_q2a_interrupts_disable(
    int unit);
int soc_q2a_ser_init(
    int unit);

typedef enum
{
    Q2A_INT_OCB_ERROR_ECC = 0,
    Q2A_INT_OCB_ERROR_FREE_INT = 1,
    Q2A_INT_OCB_ERROR_FBC_BANK = 2,
    Q2A_INT_OCB_ECC_ECC_1B_ERR_INT = 3,
    Q2A_INT_OCB_ECC_ECC_2B_ERR_INT = 4,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_0 = 5,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_1 = 6,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_2 = 7,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_3 = 8,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_4 = 9,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_5 = 10,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_6 = 11,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_7 = 12,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_8 = 13,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_9 = 14,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_10 = 15,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_11 = 16,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_12 = 17,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_13 = 18,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_14 = 19,
    Q2A_INT_OCB_FBC_BANK_ERROR_FBC_BANK_15 = 20,
    Q2A_INT_CLUP_TIMESTAMP_1588_FIFO_NOT_EMPTY_PM_0_INT = 21,
    Q2A_INT_CLUP_TIMESTAMP_1588_FIFO_NOT_EMPTY_PM_1_INT = 22,
    Q2A_INT_CLUP_TIMESTAMP_1588_FIFO_NOT_EMPTY_PM_2_INT = 23,
    Q2A_INT_CLUP_RX_0_DATA_ASYNC_FIFO_OVERFLOW_INT = 24,
    Q2A_INT_CLUP_RX_1_DATA_ASYNC_FIFO_OVERFLOW_INT = 25,
    Q2A_INT_CLUP_RX_2_DATA_ASYNC_FIFO_OVERFLOW_INT = 26,
    Q2A_INT_CLUP_RX_3_DATA_ASYNC_FIFO_OVERFLOW_INT = 27,
    Q2A_INT_CLUP_RX_4_DATA_ASYNC_FIFO_OVERFLOW_INT = 28,
    Q2A_INT_CLUP_RX_5_DATA_ASYNC_FIFO_OVERFLOW_INT = 29,
    Q2A_INT_CLUP_RX_6_DATA_ASYNC_FIFO_OVERFLOW_INT = 30,
    Q2A_INT_CLUP_RX_7_DATA_ASYNC_FIFO_OVERFLOW_INT = 31,
    Q2A_INT_CLUP_RX_8_DATA_ASYNC_FIFO_OVERFLOW_INT = 32,
    Q2A_INT_CLUP_RX_9_DATA_ASYNC_FIFO_OVERFLOW_INT = 33,
    Q2A_INT_CLUP_RX_10_DATA_ASYNC_FIFO_OVERFLOW_INT = 34,
    Q2A_INT_CLUP_RX_11_DATA_ASYNC_FIFO_OVERFLOW_INT = 35,
    Q2A_INT_CLUP_TX_0_DATA_ASYNC_FIFO_OVERFLOW_INT = 36,
    Q2A_INT_CLUP_TX_1_DATA_ASYNC_FIFO_OVERFLOW_INT = 37,
    Q2A_INT_CLUP_TX_2_DATA_ASYNC_FIFO_OVERFLOW_INT = 38,
    Q2A_INT_CLUP_TX_3_DATA_ASYNC_FIFO_OVERFLOW_INT = 39,
    Q2A_INT_CLUP_TX_4_DATA_ASYNC_FIFO_OVERFLOW_INT = 40,
    Q2A_INT_CLUP_TX_5_DATA_ASYNC_FIFO_OVERFLOW_INT = 41,
    Q2A_INT_CLUP_TX_6_DATA_ASYNC_FIFO_OVERFLOW_INT = 42,
    Q2A_INT_CLUP_TX_7_DATA_ASYNC_FIFO_OVERFLOW_INT = 43,
    Q2A_INT_CLUP_TX_8_DATA_ASYNC_FIFO_OVERFLOW_INT = 44,
    Q2A_INT_CLUP_TX_9_DATA_ASYNC_FIFO_OVERFLOW_INT = 45,
    Q2A_INT_CLUP_TX_10_DATA_ASYNC_FIFO_OVERFLOW_INT = 46,
    Q2A_INT_CLUP_TX_11_DATA_ASYNC_FIFO_OVERFLOW_INT = 47,
    Q2A_INT_CLUP_TX_0_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 48,
    Q2A_INT_CLUP_TX_1_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 49,
    Q2A_INT_CLUP_TX_2_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 50,
    Q2A_INT_CLUP_TX_3_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 51,
    Q2A_INT_CLUP_TX_4_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 52,
    Q2A_INT_CLUP_TX_5_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 53,
    Q2A_INT_CLUP_TX_6_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 54,
    Q2A_INT_CLUP_TX_7_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 55,
    Q2A_INT_CLUP_TX_8_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 56,
    Q2A_INT_CLUP_TX_9_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 57,
    Q2A_INT_CLUP_TX_10_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 58,
    Q2A_INT_CLUP_TX_11_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 59,
    Q2A_INT_CLUP_TX_0_DATA_ASYNC_FIFO_UNDERFLOW_INT = 60,
    Q2A_INT_CLUP_TX_1_DATA_ASYNC_FIFO_UNDERFLOW_INT = 61,
    Q2A_INT_CLUP_TX_2_DATA_ASYNC_FIFO_UNDERFLOW_INT = 62,
    Q2A_INT_CLUP_TX_3_DATA_ASYNC_FIFO_UNDERFLOW_INT = 63,
    Q2A_INT_CLUP_TX_4_DATA_ASYNC_FIFO_UNDERFLOW_INT = 64,
    Q2A_INT_CLUP_TX_5_DATA_ASYNC_FIFO_UNDERFLOW_INT = 65,
    Q2A_INT_CLUP_TX_6_DATA_ASYNC_FIFO_UNDERFLOW_INT = 66,
    Q2A_INT_CLUP_TX_7_DATA_ASYNC_FIFO_UNDERFLOW_INT = 67,
    Q2A_INT_CLUP_TX_8_DATA_ASYNC_FIFO_UNDERFLOW_INT = 68,
    Q2A_INT_CLUP_TX_9_DATA_ASYNC_FIFO_UNDERFLOW_INT = 69,
    Q2A_INT_CLUP_TX_10_DATA_ASYNC_FIFO_UNDERFLOW_INT = 70,
    Q2A_INT_CLUP_TX_11_DATA_ASYNC_FIFO_UNDERFLOW_INT = 71,
    Q2A_INT_OLP_ERROR_ECC = 72,
    Q2A_INT_OLP_ERROR_EGRESS_PIPE_CFG = 73,
    Q2A_INT_OLP_ECC_ECC_1B_ERR_INT = 74,
    Q2A_INT_OLP_ECC_ECC_2B_ERR_INT = 75,
    Q2A_INT_EPRE_ERROR_ECC = 76,
    Q2A_INT_EPRE_LMM_OVF_INT = 77,
    Q2A_INT_EPRE_HPM_OVF_INT = 78,
    Q2A_INT_EPRE_HPM_DROP_INT = 79,
    Q2A_INT_EPRE_LMM_DROP_INT = 80,
    Q2A_INT_EPRE_ECC_ECC_1B_ERR_INT = 81,
    Q2A_INT_EPRE_ECC_ECC_2B_ERR_INT = 82,
    Q2A_INT_SPB_ERROR_ECC = 83,
    Q2A_INT_SPB_ERROR_TIMEOUT = 84,
    Q2A_INT_SPB_ERROR_REASSEMBLY = 85,
    Q2A_INT_SPB_ERROR_FIFO = 86,
    Q2A_INT_SPB_ERROR_REASSEMBLY_CONTEXT = 87,
    Q2A_INT_SPB_ERROR_BYTE_NUM = 88,
    Q2A_INT_SPB_ERROR_PKT_CRC = 89,
    Q2A_INT_SPB_ERROR_S_2D_PKT_CRC = 90,
    Q2A_INT_SPB_ECC_PARITY_ERR_INT = 91,
    Q2A_INT_SPB_ECC_ECC_1B_ERR_INT = 92,
    Q2A_INT_SPB_ECC_ECC_2B_ERR_INT = 93,
    Q2A_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MINIMUM_ORIGINAL_SIZE = 94,
    Q2A_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MINIMUM_SIZE = 95,
    Q2A_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MAXIMUM_ORIGINAL_SIZE = 96,
    Q2A_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MAXIMUM_SIZE = 97,
    Q2A_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MAXIMUM_BUFF = 98,
    Q2A_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_NO_BUFF = 99,
    Q2A_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_UNEXPECTED_MOP = 100,
    Q2A_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_UNEXPECTED_SOP = 101,
    Q2A_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_GENERAL_MOP = 102,
    Q2A_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_GENERAL_SOP = 103,
    Q2A_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_PACKET_REJECT = 104,
    Q2A_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_OVERFLOW_0 = 105,
    Q2A_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_OVERFLOW_1 = 106,
    Q2A_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_OVERFLOW_2 = 107,
    Q2A_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_UNDERFLOW_0 = 108,
    Q2A_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_UNDERFLOW_1 = 109,
    Q2A_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_UNDERFLOW_2 = 110,
    Q2A_INT_SPB_FIFO_ERROR_S_2D_RPC_SROT_FIFO_OVERFLOW_0 = 111,
    Q2A_INT_SPB_FIFO_ERROR_S_2D_RPC_SROT_FIFO_OVERFLOW_1 = 112,
    Q2A_INT_SPB_FIFO_ERROR_S_2D_RPC_SROT_FIFO_UNDERFLOW_0 = 113,
    Q2A_INT_SPB_FIFO_ERROR_S_2D_RPC_SROT_FIFO_UNDERFLOW_1 = 114,
    Q2A_INT_PQP_ERROR_ECC = 115,
    Q2A_INT_PQP_DELETE_FIFO_FULL = 116,
    Q2A_INT_PQP_LCD_FIFO_FULL = 117,
    Q2A_INT_PQP_TC_MAPPING_MISS_CONFIG = 118,
    Q2A_INT_PQP_MC_MAX_REPLICATION_OVERFLOW_INT = 119,
    Q2A_INT_PQP_EBTR_ILLEGAL_VALUE = 120,
    Q2A_INT_PQP_INVALID_OTM_INT = 121,
    Q2A_INT_PQP_ECC_ECC_1B_ERR_INT = 122,
    Q2A_INT_PQP_ECC_ECC_2B_ERR_INT = 123,
    Q2A_INT_FSAR_ERROR_ECC = 124,
    Q2A_INT_FSAR_GENERAL_INT = 125,
    Q2A_INT_FSAR_ECC_ECC_1B_ERR_INT = 126,
    Q2A_INT_FSAR_ECC_ECC_2B_ERR_INT = 127,
    Q2A_INT_DDHB_ERROR_ECC = 128,
    Q2A_INT_DDHB_ECC_ECC_1B_ERR_INT = 129,
    Q2A_INT_DDHB_ECC_ECC_2B_ERR_INT = 130,
    Q2A_INT_ETPPA_ERROR_ECC = 131,
    Q2A_INT_ETPPA_ETPP_PRP_INT_VEC = 132,
    Q2A_INT_ETPPA_ETPPA_INT_VEC = 133,
    Q2A_INT_ETPPA_ECC_PARITY_ERR_INT = 134,
    Q2A_INT_ETPPA_ECC_ECC_1B_ERR_INT = 135,
    Q2A_INT_ETPPA_ECC_ECC_2B_ERR_INT = 136,
    Q2A_INT_ETPPA_ETPPA_BYPASS_FIFO_ALMOST_FULL_INT = 137,
    Q2A_INT_ETPPA_ETPPA_BYPASS_BTC_READ_WITHOUT_SOP_INT = 138,
    Q2A_INT_ETPPA_ETPPA_APP_AND_PIPE_COLLISION = 139,
    Q2A_INT_ETPPA_ETPPA_TM_FIELDS_FIFO_ALMOST_FULL_INT = 140,
    Q2A_INT_ETPPA_ETPPA_NETWORK_HEADERS_FIFO_ALMOST_FULL_INT = 141,
    Q2A_INT_ETPPA_ETPPA_SYSTEM_HEADERS_CONTAINER_FIFO_ALMOST_FULL_INT = 142,
    Q2A_INT_ETPPA_ETPPA_MPLS_BOS_PARSING_DATA_FIFO_ALMOST_FULL_INT = 143,
    Q2A_INT_ETPPA_ETPPA_PSG_HEADER_SIZE_ERR_INT = 144,
    Q2A_INT_ETPPA_ETPPA_PES_HEADER_SIZE_ERR_INT = 145,
    Q2A_INT_ETPPA_ETPPA_PSG_QUALIFIER_SIZE_ERR_INT_0 = 146,
    Q2A_INT_ETPPA_ETPPA_PSG_QUALIFIER_SIZE_ERR_INT_1 = 147,
    Q2A_INT_ETPPA_ETPPA_PSG_QUALIFIER_SIZE_ERR_INT_2 = 148,
    Q2A_INT_ETPPA_ETPPA_PSG_QUALIFIER_SIZE_ERR_INT_3 = 149,
    Q2A_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_0 = 150,
    Q2A_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_1 = 151,
    Q2A_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_2 = 152,
    Q2A_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_3 = 153,
    Q2A_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_4 = 154,
    Q2A_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_5 = 155,
    Q2A_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_6 = 156,
    Q2A_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_7 = 157,
    Q2A_INT_ETPPA_ETPPA_PP_DSP_FOR_VISIBILITY_AND_IS_TDM_FIFO_ALMOST_FULL_HIGH_INT = 158,
    Q2A_INT_ETPPA_ETPP_PRP_PRP_ACCEPTABLE_FRAME_TYPE_INT = 159,
    Q2A_INT_ETPPA_ETPP_PRP_PRP_GLEM_ERROR_INT = 160,
    Q2A_INT_ETPPA_ETPP_PRP_PRP_SYSTEM_HEADER_FIFO_ALMOST_FULL_INT = 161,
    Q2A_INT_ETPPA_ETPP_PRP_PRP_PORT_ATTRIBUTES_FIFO_ALMOST_FULL_INT = 162,
    Q2A_INT_ETPPA_ETPP_PRP_PRP_NETWORK_HEADER_FIFO_ALMOST_FULL_INT = 163,
    Q2A_INT_BDM_ERROR_ECC = 164,
    Q2A_INT_BDM_FPC_0_FREE_ERROR = 165,
    Q2A_INT_BDM_FPC_1_FREE_ERROR = 166,
    Q2A_INT_BDM_FPC_2_FREE_ERROR = 167,
    Q2A_INT_BDM_FPC_3_FREE_ERROR = 168,
    Q2A_INT_BDM_ECC_ECC_1B_ERR_INT = 169,
    Q2A_INT_BDM_ECC_ECC_2B_ERR_INT = 170,
    Q2A_INT_ILU_ERROR_ECC = 171,
    Q2A_INT_ILU_RX_HRF_BURST_MERGE_ERROR_INT_0 = 172,
    Q2A_INT_ILU_RX_HRF_BURST_MERGE_ERROR_INT_1 = 173,
    Q2A_INT_ILU_RX_HRF_BURST_MERGE_ERROR_INT_2 = 174,
    Q2A_INT_ILU_RX_HRF_BURST_MERGE_ERROR_INT_3 = 175,
    Q2A_INT_ILU_ECC_PARITY_ERR_INT = 176,
    Q2A_INT_ILU_ECC_ECC_1B_ERR_INT = 177,
    Q2A_INT_ILU_ECC_ECC_2B_ERR_INT = 178,
    Q2A_INT_ERPP_ERROR_ECC = 179,
    Q2A_INT_ERPP_ERPP_DISCARD_INT_VEC = 180,
    Q2A_INT_ERPP_ERPP_DISCARD_INT_VEC_2 = 181,
    Q2A_INT_ERPP_ECC_PARITY_ERR_INT = 182,
    Q2A_INT_ERPP_ECC_ECC_1B_ERR_INT = 183,
    Q2A_INT_ERPP_ECC_ECC_2B_ERR_INT = 184,
    Q2A_INT_ERPP_ERPP_DISCARD_INVALID_OTM_INT = 185,
    Q2A_INT_ERPP_ERPP_DISCARD_DSS_STACKING_INT = 186,
    Q2A_INT_ERPP_ERPP_DISCARD_EXCLUDE_SRC_INT = 187,
    Q2A_INT_ERPP_ERPP_DISCARD_LAG_MULTICAST_INT = 188,
    Q2A_INT_ERPP_ERPP_DISCARD_UNACCEPTABLE_FRAME_TYPE_INT = 189,
    Q2A_INT_ERPP_ERPP_DISCARD_SRC_EQUAL_DEST_INT = 190,
    Q2A_INT_ERPP_ERPP_DISCARD_UNKNOWN_DA_INT = 191,
    Q2A_INT_ERPP_ERPP_DISCARD_SPLIT_HORIZON_INT = 192,
    Q2A_INT_ERPP_ERPP_DISCARD_GLEM_PP_TRAP_INT = 193,
    Q2A_INT_ERPP_ERPP_DISCARD_GLEM_NON_PP_TRAP_INT = 194,
    Q2A_INT_ERPP_ERPP_DISCARD_TTL_SCOPE_INT = 195,
    Q2A_INT_ERPP_ERPP_DISCARD_MTU_VIOLATION_INT = 196,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV4_VERSION_ERROR_INT = 197,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV6_VERSION_ERROR_INT = 198,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV4_CHECKSUM_ERROR_INT = 199,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV4_HEADER_LENGTH_ERROR_INT = 200,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV4_TOTAL_LENGTH_ERROR_INT = 201,
    Q2A_INT_ERPP_ERPP_DISCARD_TTL_EQUALS_ONE_INT = 202,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV4_OPTIONS_INT = 203,
    Q2A_INT_ERPP_ERPP_DISCARD_TTL_EQUALS_ZERO_INT = 204,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV4_SIP_EQUALS_DIP_INT = 205,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV4_DIP_EQUALS_ZERO_INT = 206,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV4_SIP_IS_MC_INT = 207,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV6_SIP_IS_MC_INT = 208,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV6_UNSPECIFIED_DST_INT = 209,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV6_UNSPECIFIED_SRC_INT = 210,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV6_LOOPBACK_INT = 211,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV6_HOP_BY_HOP_INT = 212,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV6_LINK_LOCAL_DST_INT = 213,
    Q2A_INT_ERPP_ERPP_DISCARD_IPV6_SITE_LOCAL_DST_INT = 214,
    Q2A_INT_ERPP_ERPP_DISCARD_APP_AND_PIPE_COLLISION = 215,
    Q2A_INT_ERPP_ERPP_DISCARD_2_IPV6_LINK_LOCAL_SRC_INT = 216,
    Q2A_INT_ERPP_ERPP_DISCARD_2_IPV6_SITE_LOCAL_SRC_INT = 217,
    Q2A_INT_ERPP_ERPP_DISCARD_2_IPV6_IPV4_COMPATIBLE_DST_INT = 218,
    Q2A_INT_ERPP_ERPP_DISCARD_2_IPV6_IPV4_MAPPED_DST_INT = 219,
    Q2A_INT_ERPP_ERPP_DISCARD_2_IPV6_DIP_IS_MC_INT = 220,
    Q2A_INT_ERPP_ERPP_DISCARD_2_TDM_WRONG_PORT_INT = 221,
    Q2A_INT_ERPP_ERPP_DISCARD_2_TCP_SEQUENCE_NUMBER_AND_FLAGS_ARE_ZERO_INT = 222,
    Q2A_INT_ERPP_ERPP_DISCARD_2_TCP_SEQUENCE_NUMBER_IS_ZERO_AND_FIN_OR_URG_OR_PSH_IS_SET_INT = 223,
    Q2A_INT_ERPP_ERPP_DISCARD_2_TCP_SYN_AND_FIN_ARE_SET_INT = 224,
    Q2A_INT_ERPP_ERPP_DISCARD_2_TCP_SRC_PORT_EQUALS_DST_PORT_INT = 225,
    Q2A_INT_ERPP_ERPP_DISCARD_2_TCP_FRAGMENT_WITH_INCOMPLETE_TCP_HEADER_INT = 226,
    Q2A_INT_ERPP_ERPP_DISCARD_2_TCP_FRAGMENT_WITH_OFFSET_LESS_THAN_8_INT = 227,
    Q2A_INT_ERPP_ERPP_DISCARD_2_UDP_SRC_PORT_EQUALS_DST_PORT_INT = 228,
    Q2A_INT_ERPP_ERPP_DISCARD_2_TM_FIELDS_FIFO_ALMOST_FULL_INT = 229,
    Q2A_INT_ERPP_ERPP_DISCARD_2_NETWORK_HEADERS_FIFO_ALMOST_FULL_INT = 230,
    Q2A_INT_ERPP_ERPP_DISCARD_2_SYSTEM_HEADERS_CONTAINER_FIFO_ALMOST_FULL_INT = 231,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PP_DSP_FOR_VISIBILITY_AND_IS_TDM_FIFO_ALMOST_FULL_HIGH_INT = 232,
    Q2A_INT_ERPP_ERPP_DISCARD_2_MPLS_BOS_PARSING_DATA_FIFO_ALMOST_FULL_INT = 233,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PSG_HEADER_SIZE_ERR_INT = 234,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PES_HEADER_SIZE_ERR_INT = 235,
    Q2A_INT_ERPP_ERPP_DISCARD_2_TM_DATA_BYPASS_FIFO_ALMOST_FULL_INT = 236,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PRP_WAIT_FOR_GLEM_FIFO_ALMOST_FULL_INT = 237,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PRP_PER_PORT_INFO_FIFO_ALMOST_FULL_INT = 238,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PRP_WAIT_FOR_NETWORK_HEADER_FIFO_ALMOST_FULL_LOW_INT = 239,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PRP_WAIT_FOR_NETWORK_HEADER_FIFO_ALMOST_FULL_HIGH_INT = 240,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PRP_SAVE_NETWORK_HEADER_FIFO_ALMOST_FULL_INT = 241,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PMF_INITIAL_ACTIONS_FIFO_ALMOST_FULL_INT = 242,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PSG_QUALIFIER_SIZE_ERR_INT_0 = 243,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PSG_QUALIFIER_SIZE_ERR_INT_1 = 244,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PSG_QUALIFIER_SIZE_ERR_INT_2 = 245,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PSG_QUALIFIER_SIZE_ERR_INT_3 = 246,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_0 = 247,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_1 = 248,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_2 = 249,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_3 = 250,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_4 = 251,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_5 = 252,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_6 = 253,
    Q2A_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_7 = 254,
    Q2A_INT_ERPP_ERPP_DISCARD_2_DISCARD_INT = 255,
    Q2A_INT_IPT_ERROR_ECC = 256,
    Q2A_INT_IPT_ERROR_FIFOS = 257,
    Q2A_INT_IPT_ERROR_ITE = 258,
    Q2A_INT_IPT_ECC_ECC_1B_ERR_INT = 259,
    Q2A_INT_IPT_ECC_ECC_2B_ERR_INT = 260,
    Q2A_INT_IPT_FIFO_ERROR_RRF_OVERFLOW_0 = 261,
    Q2A_INT_IPT_FIFO_ERROR_RRF_OVERFLOW_1 = 262,
    Q2A_INT_IPT_FIFO_ERROR_RRF_OVERFLOW_2 = 263,
    Q2A_INT_IPT_FIFO_ERROR_RRF_UNDERFLOW_0 = 264,
    Q2A_INT_IPT_FIFO_ERROR_RRF_UNDERFLOW_1 = 265,
    Q2A_INT_IPT_FIFO_ERROR_RRF_UNDERFLOW_2 = 266,
    Q2A_INT_IPT_FIFO_ERROR_RRF_MISCONFIG_0 = 267,
    Q2A_INT_IPT_FIFO_ERROR_RRF_MISCONFIG_1 = 268,
    Q2A_INT_IPT_FIFO_ERROR_RRF_MISCONFIG_2 = 269,
    Q2A_INT_IPT_FIFO_ERROR_RRF_OVERSIZE = 270,
    Q2A_INT_IPT_FIFO_ERROR_RDF_CRDT_OVERFLOW_0 = 271,
    Q2A_INT_IPT_FIFO_ERROR_RDF_CRDT_OVERFLOW_1 = 272,
    Q2A_INT_IPT_FIFO_ERROR_RDF_CRDT_OVERFLOW_2 = 273,
    Q2A_INT_IPT_FIFO_ERROR_RDF_SRAM_OVERFLOW_0 = 274,
    Q2A_INT_IPT_FIFO_ERROR_RDF_SRAM_OVERFLOW_1 = 275,
    Q2A_INT_IPT_FIFO_ERROR_RDF_SRAM_OVERFLOW_2 = 276,
    Q2A_INT_IPT_FIFO_ERROR_RDF_SRAM_UNDERFLOW_0 = 277,
    Q2A_INT_IPT_FIFO_ERROR_RDF_SRAM_UNDERFLOW_1 = 278,
    Q2A_INT_IPT_FIFO_ERROR_RDF_SRAM_UNDERFLOW_2 = 279,
    Q2A_INT_IPT_FIFO_ERROR_RDF_SRAM_OVERSIZE = 280,
    Q2A_INT_IPT_FIFO_ERROR_DQCF_OVERFLOW = 281,
    Q2A_INT_IPT_FIFO_ERROR_DQCF_UNDERFLOW = 282,
    Q2A_INT_IPT_FIFO_ERROR_DQCF_OVERSIZE = 283,
    Q2A_INT_IPT_FIFO_ERROR_D_BLF_OVERFLOW = 284,
    Q2A_INT_IPT_FIFO_ERROR_D_BLF_UNDERFLOW = 285,
    Q2A_INT_IPT_FIFO_ERROR_PBF_OVERFLOW = 286,
    Q2A_INT_IPT_FIFO_ERROR_PBF_UNDERFLOW = 287,
    Q2A_INT_IPT_FIFO_ERROR_PBF_MISCONFIG = 288,
    Q2A_INT_IPT_FIFO_ERROR_PBF_OVERSIZE = 289,
    Q2A_INT_IPT_FIFO_ERROR_S_2D_DQCF_OVERFLOW = 290,
    Q2A_INT_IPT_FIFO_ERROR_S_2D_DQCF_UNDERFLOW = 291,
    Q2A_INT_IPT_FIFO_ERROR_S_2D_DQCF_OVERSIZE = 292,
    Q2A_INT_IPT_FIFO_ERROR_S_2D_D_BLF_OVERFLOW = 293,
    Q2A_INT_IPT_FIFO_ERROR_S_2D_D_BLF_UNDERFLOW = 294,
    Q2A_INT_IPT_FIFO_ERROR_S_2D_D_BLF_MISCONFIG = 295,
    Q2A_INT_IPT_FIFO_ERROR_S_2D_PBF_OVERFLOW = 296,
    Q2A_INT_IPT_FIFO_ERROR_S_2D_PBF_UNDERFLOW = 297,
    Q2A_INT_IPT_FIFO_ERROR_S_2D_PBF_MISCONFIG = 298,
    Q2A_INT_IPT_FIFO_ERROR_S_2D_PBF_OVERSIZE = 299,
    Q2A_INT_IPT_FIFO_COMP_CNT_UNDERFLOW = 300,
    Q2A_INT_IPT_FIFO_COMP_CNT_OVERFLOW = 301,
    Q2A_INT_IPT_FIFO_SCS_UNDERFLOW = 302,
    Q2A_INT_IPT_ITE_ERR_FTMH_PKT_SIZE_IS_NOT_STAMPPED = 303,
    Q2A_INT_IPT_ITE_ERR_FTMH_IS_NOT_STAMPPED = 304,
    Q2A_INT_IPT_ITE_ERR_BYTES_TO_ADD_ABOVE_MAX = 305,
    Q2A_INT_IPT_ITE_ERR_BYTES_TO_REMOVE_ABOVE_PSIZE = 306,
    Q2A_INT_IPT_ITE_ERR_FTMH_PSIZE_MISMATCH = 307,
    Q2A_INT_IPT_ITE_ERR_PSIZE_MISMATCH = 308,
    Q2A_INT_IPT_ITE_ERR_EXPECTED_ITPP_DELTA_MISMATCH = 309,
    Q2A_INT_IPT_ITE_ERR_NEGATIVE_DELTA = 310,
    Q2A_INT_EVNT_ERROR_ECC = 311,
    Q2A_INT_EVNT_EVENTOR_INTERRUPT = 312,
    Q2A_INT_EVNT_ECC_ECC_1B_ERR_INT = 313,
    Q2A_INT_EVNT_ECC_ECC_2B_ERR_INT = 314,
    Q2A_INT_EVNT_EVENTOR_EVENTOR_INTERRUPT_BIT = 315,
    Q2A_INT_EVNT_EVENTOR_EVENTOR_RX_CMIC_ERROR_INTERRUPT_BIT = 316,
    Q2A_INT_EVNT_EVENTOR_EVENTOR_TX_CMIC_ERROR_INTERRUPT_BIT = 317,
    Q2A_INT_EVNT_EVENTOR_EVENTOR_TX_BINNING_WRP_INTERRUPT_BIT = 318,
    Q2A_INT_TCAM_ERROR_ECC = 319,
    Q2A_INT_TCAM_TCAM_PROTECTION_ERROR_1_BIT_ECC = 320,
    Q2A_INT_TCAM_TCAM_PROTECTION_ERROR_2_BIT_ECC = 321,
    Q2A_INT_TCAM_TCAM_QUERY_FAILURE_VALID = 322,
    Q2A_INT_TCAM_TCAM_MOVE_ECC_VALID = 323,
    Q2A_INT_TCAM_ECC_ECC_1B_ERR_INT = 324,
    Q2A_INT_TCAM_ECC_ECC_2B_ERR_INT = 325,
    Q2A_INT_ITPPD_ERROR_ECC = 326,
    Q2A_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_0_MISMATCH = 327,
    Q2A_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_1_MISMATCH = 328,
    Q2A_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_2_MISMATCH = 329,
    Q2A_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_3_MISMATCH = 330,
    Q2A_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_4_MISMATCH = 331,
    Q2A_INT_ITPPD_ECC_ECC_1B_ERR_INT = 332,
    Q2A_INT_ITPPD_ECC_ECC_2B_ERR_INT = 333,
    Q2A_INT_DCC_ERROR_ECC = 334,
    Q2A_INT_DCC_DRAM_WRITE_CRC_DETECTED_ERROR = 335,
    Q2A_INT_DCC_DRAM_READ_CRC_DETECTED_ERROR = 336,
    Q2A_INT_DCC_DSI_ERROR = 337,
    Q2A_INT_DCC_RDR_ERROR = 338,
    Q2A_INT_DCC_PIPELINES_ERROR = 339,
    Q2A_INT_DCC_BIST_ERROR = 340,
    Q2A_INT_DCC_ECC_PARITY_ERR_INT = 341,
    Q2A_INT_DCC_ECC_ECC_1B_ERR_INT = 342,
    Q2A_INT_DCC_ECC_ECC_2B_ERR_INT = 343,
    Q2A_INT_DCC_DSI_COHERENCY_WRITE_OVERFLOW_0 = 344,
    Q2A_INT_DCC_DSI_COHERENCY_WRITE_UNDERFLOW_0 = 345,
    Q2A_INT_DCC_DSI_COHERENCY_READ_OVERFLOW_0 = 346,
    Q2A_INT_DCC_DSI_COHERENCY_READ_UNDERFLOW_0 = 347,
    Q2A_INT_DCC_DSI_COHERENCY_WRITE_OUT_SYNCHRONIZER_OVERFLOW_0 = 348,
    Q2A_INT_DCC_DSI_COHERENCY_PASSED_SYNCHRONIZER_OVERFLOW_0 = 349,
    Q2A_INT_DCC_DSI_COHERENCY_PASSED_SYNCHRONIZER_UNDERFLOW_0 = 350,
    Q2A_INT_DCC_DSI_BANK_ORDER_FIFO_OVERFLOW_0 = 351,
    Q2A_INT_DCC_DSI_BANK_ORDER_FIFO_UNDERFLOW_0 = 352,
    Q2A_INT_DCC_DSI_READ_DATA_PREFETCH_FIFO_UNDERFLOW_0 = 353,
    Q2A_INT_DCC_DSI_WR_REQ_ASYNC_RXI_OVERFLOW_0 = 354,
    Q2A_INT_DCC_DSI_WRITE_DATA_ASYNC_FIFO_OVERFLOW_0 = 355,
    Q2A_INT_DCC_DSI_RD_REQ_ASYNC_RXI_OVERFLOW_0 = 356,
    Q2A_INT_DCC_DSI_WDS_OVERFLOW = 357,
    Q2A_INT_DCC_RDR_RDR_INFO_FIFO_OVERFLOW = 358,
    Q2A_INT_DCC_RDR_RDR_INFO_FIFO_UNDERFLOW = 359,
    Q2A_INT_DCC_RDR_RDS_OVERFLOW = 360,
    Q2A_INT_DCC_BIST_REQUEST_CONTENTION = 361,
    Q2A_INT_DCC_PIPELINES_READ_DATA_QUEUE_BYTE_0_OVERFLOW = 362,
    Q2A_INT_DCC_PIPELINES_READ_DATA_QUEUE_BYTE_1_OVERFLOW = 363,
    Q2A_INT_DCC_PIPELINES_READ_EDC_QUEUE_BYTE_0_OVERFLOW = 364,
    Q2A_INT_DCC_PIPELINES_READ_EDC_QUEUE_BYTE_1_OVERFLOW = 365,
    Q2A_INT_DCC_PIPELINES_COMMAND_CONTENTION = 366,
    Q2A_INT_DCC_PIPELINES_ECC_RD_CONTENTION = 367,
    Q2A_INT_DCC_PIPELINES_EDC_IS_RD_FIFO_OVERFLOW = 368,
    Q2A_INT_DCC_PIPELINES_EDC_IS_RD_FIFO_UNDERFLOW = 369,
    Q2A_INT_DCC_PIPELINES_EDC_RD_IS_TRAINING_FIFO_OVERFLOW = 370,
    Q2A_INT_DCC_PIPELINES_EDC_RD_IS_TRAINING_FIFO_UNDERFLOW = 371,
    Q2A_INT_DCC_PIPELINES_RD_IS_TRAINING_FIFO_OVERFLOW = 372,
    Q2A_INT_DCC_PIPELINES_RD_IS_TRAINING_FIFO_UNDERFLOW = 373,
    Q2A_INT_DCC_PIPELINES_PIPELINES_MUX_READ_DATA_SELECTOR_FIFO_OVERFLOW = 374,
    Q2A_INT_DCC_PIPELINES_PIPELINES_MUX_READ_DATA_SELECTOR_FIFO_UNDERFLOW = 375,
    Q2A_INT_TDU_ERROR_ECC = 376,
    Q2A_INT_TDU_COHERENCY_WRITE_OVERFLOW = 377,
    Q2A_INT_TDU_COHERENCY_WRITE_UNDERFLOW = 378,
    Q2A_INT_TDU_COHERENCY_READ_OVERFLOW = 379,
    Q2A_INT_TDU_COHERENCY_READ_UNDERFLOW = 380,
    Q2A_INT_TDU_WRITE_REQUEST_RXI_OVERFLOW = 381,
    Q2A_INT_TDU_READ_REQUEST_RXI_OVERFLOW = 382,
    Q2A_INT_TDU_READ_DATA_TXI_OVERFLOW = 383,
    Q2A_INT_TDU_ECC_ECC_1B_ERR_INT = 384,
    Q2A_INT_TDU_ECC_ECC_2B_ERR_INT = 385,
    Q2A_INT_CFC_ERROR_ECC = 386,
    Q2A_INT_CFC_SPI_OOB_0_RX_FRM_ERR = 387,
    Q2A_INT_CFC_SPI_OOB_1_RX_FRM_ERR = 388,
    Q2A_INT_CFC_SPI_OOB_0_RX_DIP_2_ERR = 389,
    Q2A_INT_CFC_SPI_OOB_1_RX_DIP_2_ERR = 390,
    Q2A_INT_CFC_SPI_OOB_0_RX_WD_ERR = 391,
    Q2A_INT_CFC_SPI_OOB_1_RX_WD_ERR = 392,
    Q2A_INT_CFC_ECC_ECC_1B_ERR_INT = 393,
    Q2A_INT_CFC_ECC_ECC_2B_ERR_INT = 394,
    Q2A_INT_IPPC_ERROR_ECC = 395,
    Q2A_INT_IPPC_ECC_PARITY_ERR_INT = 396,
    Q2A_INT_IPPC_ECC_ECC_1B_ERR_INT = 397,
    Q2A_INT_IPPC_ECC_ECC_2B_ERR_INT = 398,
    Q2A_INT_FASIC_ERROR_ECC = 399,
    Q2A_INT_FASIC_GENERAL_INT = 400,
    Q2A_INT_FASIC_ECC_ECC_1B_ERR_INT = 401,
    Q2A_INT_FASIC_ECC_ECC_2B_ERR_INT = 402,
    Q2A_INT_IPPF_ERROR_ECC = 403,
    Q2A_INT_IPPF_VTC_OUTLIF_OVERLOAD = 404,
    Q2A_INT_IPPF_ECC_PARITY_ERR_INT = 405,
    Q2A_INT_IPPF_ECC_ECC_1B_ERR_INT = 406,
    Q2A_INT_IPPF_ECC_ECC_2B_ERR_INT = 407,
    Q2A_INT_SQM_ERROR_ECC = 408,
    Q2A_INT_SQM_HEAD_UPDT_IN_LAST_ERR_INT = 409,
    Q2A_INT_SQM_HEAD_UPDT_IN_EMPTY_ERR_INT = 410,
    Q2A_INT_SQM_DEQ_CMD_TO_EMPTY_ERR_INT = 411,
    Q2A_INT_SQM_TX_FIFOS_ERR_INT = 412,
    Q2A_INT_SQM_QDM_INTERNAL_CACHE_ERROR = 413,
    Q2A_INT_SQM_ALLOCATED_PDM_PDB_RANGE_ERR = 414,
    Q2A_INT_SQM_ALLOCATED_WHEN_PDB_FIFO_EMPTY_ERR = 415,
    Q2A_INT_SQM_RELEASED_WHEN_PDB_FIFO_FULL_ERR = 416,
    Q2A_INT_SQM_ECC_ECC_1B_ERR_INT = 417,
    Q2A_INT_SQM_ECC_ECC_2B_ERR_INT = 418,
    Q2A_INT_SQM_TX_FIFO_ERR_TO_DRAM_TX_PD_FIFO_OVF_INT = 419,
    Q2A_INT_SQM_TX_FIFO_ERR_TO_DRAM_TX_PD_FIFO_UNF_INT = 420,
    Q2A_INT_SQM_TX_FIFO_ERR_TO_DRAM_TX_BUNDLE_FIFO_OVF_INT = 421,
    Q2A_INT_SQM_TX_FIFO_ERR_TO_DRAM_TX_BUNDLE_FIFO_UNF_INT = 422,
    Q2A_INT_SQM_TX_FIFO_ERR_TO_FABRIC_TX_PD_FIFO_OVF_INT = 423,
    Q2A_INT_SQM_TX_FIFO_ERR_TO_FABRIC_TX_PD_FIFO_UNF_INT = 424,
    Q2A_INT_SQM_TX_FIFO_ERR_TO_FABRIC_TX_BUNDLE_FIFO_OVF_INT = 425,
    Q2A_INT_SQM_TX_FIFO_ERR_TO_FABRIC_TX_BUNDLE_FIFO_UNF_INT = 426,
    Q2A_INT_IPPE_ERROR_ECC = 427,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_0 = 428,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_1 = 429,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_2 = 430,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_3 = 431,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_4 = 432,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_5 = 433,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_6 = 434,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_7 = 435,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_8 = 436,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_9 = 437,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_10 = 438,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_11 = 439,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_12 = 440,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_13 = 441,
    Q2A_INT_IPPE_QUALIFIER_SIZE_ERROR_14 = 442,
    Q2A_INT_IPPE_APP_AND_PIPE_COLLISION = 443,
    Q2A_INT_IPPE_ECC_PARITY_ERR_INT = 444,
    Q2A_INT_IPPE_ECC_ECC_1B_ERR_INT = 445,
    Q2A_INT_IPPE_ECC_ECC_2B_ERR_INT = 446,
    Q2A_INT_FSCL_ERROR_ECC = 447,
    Q2A_INT_FSCL_GENERAL_INT_0 = 448,
    Q2A_INT_FSCL_GENERAL_INT_1 = 449,
    Q2A_INT_FSCL_ECC_ECC_1B_ERR_INT = 450,
    Q2A_INT_FSCL_ECC_ECC_2B_ERR_INT = 451,
    Q2A_INT_CDU_ERROR_ECC = 452,
    Q2A_INT_CDU_TX_FIFO_OVERFLOW_INT = 453,
    Q2A_INT_CDU_RX_FIFO_OVERFLOW_INT = 454,
    Q2A_INT_CDU_WRONG_WORD_FROM_MAC_INT = 455,
    Q2A_INT_CDU_FE_PORTID_COLLISION_ERR_INT = 456,
    Q2A_INT_CDU_TX_MISSING_SOB_INT = 457,
    Q2A_INT_CDU_TX_DOUBLE_SOB_INT = 458,
    Q2A_INT_CDU_RX_NUM_DROPPED_EOPS_INT = 459,
    Q2A_INT_CDU_RX_NUM_DROPPED_EOPS_75P_INT = 460,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_0_75P_INTERRUPT = 461,
    Q2A_INT_CDU_LINK_STATUS_CHANGE_INT = 462,
    Q2A_INT_CDU_ALIGNER_FIFO_MAC_OVF_INT = 463,
    Q2A_INT_CDU_PFC_DEADLOCK_BREAKING_MECHANISM_INT = 464,
    Q2A_INT_CDU_RX_0_DATA_ASYNC_FIFO_OVERFLOW_INT = 465,
    Q2A_INT_CDU_RX_1_DATA_ASYNC_FIFO_OVERFLOW_INT = 466,
    Q2A_INT_CDU_RX_2_DATA_ASYNC_FIFO_OVERFLOW_INT = 467,
    Q2A_INT_CDU_RX_3_DATA_ASYNC_FIFO_OVERFLOW_INT = 468,
    Q2A_INT_CDU_RX_4_DATA_ASYNC_FIFO_OVERFLOW_INT = 469,
    Q2A_INT_CDU_RX_5_DATA_ASYNC_FIFO_OVERFLOW_INT = 470,
    Q2A_INT_CDU_RX_6_DATA_ASYNC_FIFO_OVERFLOW_INT = 471,
    Q2A_INT_CDU_RX_7_DATA_ASYNC_FIFO_OVERFLOW_INT = 472,
    Q2A_INT_CDU_TX_0_DATA_ASYNC_FIFO_OVERFLOW_INT = 473,
    Q2A_INT_CDU_TX_1_DATA_ASYNC_FIFO_OVERFLOW_INT = 474,
    Q2A_INT_CDU_TX_2_DATA_ASYNC_FIFO_OVERFLOW_INT = 475,
    Q2A_INT_CDU_TX_3_DATA_ASYNC_FIFO_OVERFLOW_INT = 476,
    Q2A_INT_CDU_TX_4_DATA_ASYNC_FIFO_OVERFLOW_INT = 477,
    Q2A_INT_CDU_TX_5_DATA_ASYNC_FIFO_OVERFLOW_INT = 478,
    Q2A_INT_CDU_TX_6_DATA_ASYNC_FIFO_OVERFLOW_INT = 479,
    Q2A_INT_CDU_TX_7_DATA_ASYNC_FIFO_OVERFLOW_INT = 480,
    Q2A_INT_CDU_TX_0_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 481,
    Q2A_INT_CDU_TX_1_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 482,
    Q2A_INT_CDU_TX_2_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 483,
    Q2A_INT_CDU_TX_3_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 484,
    Q2A_INT_CDU_TX_4_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 485,
    Q2A_INT_CDU_TX_5_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 486,
    Q2A_INT_CDU_TX_6_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 487,
    Q2A_INT_CDU_TX_7_CREDIT_ASYNC_FIFO_OVERFLOW_INT = 488,
    Q2A_INT_CDU_TX_0_DATA_ASYNC_FIFO_UNDERFLOW_INT = 489,
    Q2A_INT_CDU_TX_1_DATA_ASYNC_FIFO_UNDERFLOW_INT = 490,
    Q2A_INT_CDU_TX_2_DATA_ASYNC_FIFO_UNDERFLOW_INT = 491,
    Q2A_INT_CDU_TX_3_DATA_ASYNC_FIFO_UNDERFLOW_INT = 492,
    Q2A_INT_CDU_TX_4_DATA_ASYNC_FIFO_UNDERFLOW_INT = 493,
    Q2A_INT_CDU_TX_5_DATA_ASYNC_FIFO_UNDERFLOW_INT = 494,
    Q2A_INT_CDU_TX_6_DATA_ASYNC_FIFO_UNDERFLOW_INT = 495,
    Q2A_INT_CDU_TX_7_DATA_ASYNC_FIFO_UNDERFLOW_INT = 496,
    Q2A_INT_CDU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_0 = 497,
    Q2A_INT_CDU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_1 = 498,
    Q2A_INT_CDU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_2 = 499,
    Q2A_INT_CDU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_3 = 500,
    Q2A_INT_CDU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_4 = 501,
    Q2A_INT_CDU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_5 = 502,
    Q2A_INT_CDU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_6 = 503,
    Q2A_INT_CDU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_7 = 504,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_0_INT = 505,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_1_INT = 506,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_2_INT = 507,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_3_INT = 508,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_4_INT = 509,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_5_INT = 510,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_6_INT = 511,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_7_INT = 512,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_8_INT = 513,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_9_INT = 514,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_10_INT = 515,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_11_INT = 516,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_12_INT = 517,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_13_INT = 518,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_14_INT = 519,
    Q2A_INT_CDU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_15_INT = 520,
    Q2A_INT_CDU_ECC_PARITY_ERR_INT = 521,
    Q2A_INT_CDU_ECC_ECC_1B_ERR_INT = 522,
    Q2A_INT_CDU_ECC_ECC_2B_ERR_INT = 523,
    Q2A_INT_ETPPC_ERROR_ECC = 524,
    Q2A_INT_ETPPC_ETPP_TERM_INT_VEC = 525,
    Q2A_INT_ETPPC_ETPPC_INT_VEC = 526,
    Q2A_INT_ETPPC_ECC_PARITY_ERR_INT = 527,
    Q2A_INT_ETPPC_ECC_ECC_1B_ERR_INT = 528,
    Q2A_INT_ETPPC_ECC_ECC_2B_ERR_INT = 529,
    Q2A_INT_ETPPC_ETPPC_BIER_BIT_MASK_FIFO_ALMOST_FULL_INT = 530,
    Q2A_INT_ETPPC_ETPPC_BIER_BIT_MASK_FIFO_FULL_INT = 531,
    Q2A_INT_ETPPC_ETPPC_ENCAPSULATION_1_DATA_FIFO_ALMOST_FULL_INT = 532,
    Q2A_INT_ETPPC_ETPP_TERM_TERM_PIPE_FIFO_1_ALMOST_FULL_INT = 533,
    Q2A_INT_ETPPC_ETPP_TERM_VSD_RESULT_FIFO_ALMOST_FULL_INT = 534,
    Q2A_INT_ETPPC_ETPP_TERM_ESEM_1_RESULT_FIFO_ALMOST_FULL_INT = 535,
    Q2A_INT_ETPPC_ETPP_TERM_ESEM_2_RESULT_FIFO_ALMOST_FULL_INT = 536,
    Q2A_INT_ETPPC_ETPP_TERM_EXEM_RESULT_FIFO_ALMOST_FULL_INT = 537,
    Q2A_INT_ETPPC_ETPP_TERM_OEM_RESULT_FIFO_ALMOST_FULL_INT = 538,
    Q2A_INT_ETPPC_ETPP_TERM_TERM_PIPE_FIFO_2_ALMOST_FULL_INT = 539,
    Q2A_INT_ETPPC_ETPP_TERM_CRPS_RESULT_FIFO_FULL_INT = 540,
    Q2A_INT_ETPPC_ETPP_TERM_MRPS_RESULT_FIFO_FULL_INT = 541,
    Q2A_INT_ETPPC_ETPP_TERM_TERM_SPLIT_HORIZON_INT = 542,
    Q2A_INT_ETPPC_ETPP_TERM_PROTECTION_TRAP_INT = 543,
    Q2A_INT_ETPPC_ETPP_TERM_LATENCY_TRAP_INT = 544,
    Q2A_INT_ETPPC_ETPP_TERM_ACTION_TRAP_INT = 545,
    Q2A_INT_CGM_ERROR_ECC = 546,
    Q2A_INT_CGM_VOQ_OCCUPANCY_ERR_INT = 547,
    Q2A_INT_CGM_VSQ_OCCUPANCY_ERR_INT = 548,
    Q2A_INT_CGM_VOQ_TOTAL_OCCUPANCY_ERR_INT = 549,
    Q2A_INT_CGM_VSQ_TOTAL_OCCUPANCY_ERR_INT = 550,
    Q2A_INT_CGM_CONGESTION_INT = 551,
    Q2A_INT_CGM_MICRO_BURST_STATU_RDY = 552,
    Q2A_INT_CGM_USR_CNT_DEC_VAL_ERR_INT = 553,
    Q2A_INT_CGM_ERR_FLOW_ID_OVERFLOW = 554,
    Q2A_INT_CGM_ERR_QUEUE_NUMBER_OVERFLOW = 555,
    Q2A_INT_CGM_DRAM_BOUND_RECOVERY_STATUS_ERR_INT = 556,
    Q2A_INT_CGM_VOQ_STATE_INTERNAL_CACHE_ERR_INT = 557,
    Q2A_INT_CGM_LOW_PRIORITY_INT = 558,
    Q2A_INT_CGM_DEL_CTR_RDY = 559,
    Q2A_INT_CGM_DEL_CTR_DROP_ERR_INT = 560,
    Q2A_INT_CGM_ECC_ECC_1B_ERR_INT = 561,
    Q2A_INT_CGM_ECC_ECC_2B_ERR_INT = 562,
    Q2A_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_WORDS_GRNTD_OC_ERR_INT = 563,
    Q2A_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_WORDS_SHRD_OC_ERR_INT = 564,
    Q2A_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_BUFFERS_GRNTD_OC_ERR_INT = 565,
    Q2A_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_BUFFERS_SHRD_OC_ERR_INT = 566,
    Q2A_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_WORDS_GRNTD_OC_ERR_INT = 567,
    Q2A_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_WORDS_SHRD_OC_ERR_INT = 568,
    Q2A_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_PDS_GRNTD_OC_ERR_INT = 569,
    Q2A_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_PDS_SHRD_OC_ERR_INT = 570,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_GRNTD_POOL_0_OC_ERR_INT = 571,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_GRNTD_POOL_1_OC_ERR_INT = 572,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_SHRD_POOL_0_OC_ERR_INT = 573,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_SHRD_POOL_1_OC_ERR_INT = 574,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_HDRM_OC_ERR_INT = 575,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_GRNTD_POOL_0_OC_ERR_INT = 576,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_GRNTD_POOL_1_OC_ERR_INT = 577,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_SHRD_POOL_0_OC_ERR_INT = 578,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_SHRD_POOL_1_OC_ERR_INT = 579,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_HDRM_OC_ERR_INT = 580,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_HDRM_EXT_POOL_0_OC_ERR_INT = 581,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_HDRM_EXT_POOL_1_OC_ERR_INT = 582,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_GRNTD_POOL_0_OC_ERR_INT = 583,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_GRNTD_POOL_1_OC_ERR_INT = 584,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_SHRD_POOL_0_OC_ERR_INT = 585,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_SHRD_POOL_1_OC_ERR_INT = 586,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_HDRM_OC_ERR_INT = 587,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_HDRM_EXT_POOL_0_OC_ERR_INT = 588,
    Q2A_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_HDRM_EXT_POOL_1_OC_ERR_INT = 589,
    Q2A_INT_CGM_VOQ_CTR_ERR_VOQ_CTR_ERR_WORDS_ERR_INT = 590,
    Q2A_INT_CGM_VOQ_CTR_ERR_VOQ_CTR_ERR_SRAM_WORDS_ERR_INT = 591,
    Q2A_INT_CGM_VOQ_CTR_ERR_VOQ_CTR_ERR_SRAM_BUFFERS_ERR_INT = 592,
    Q2A_INT_CGM_VOQ_CTR_ERR_VOQ_CTR_ERR_SRAM_PDS_ERR_INT = 593,
    Q2A_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQA_WORDS_ERR_INT = 594,
    Q2A_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQA_SRAM_BUFFERS_ERR_INT = 595,
    Q2A_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQA_SRAM_PDS_ERR_INT = 596,
    Q2A_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQB_WORDS_ERR_INT = 597,
    Q2A_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQB_SRAM_BUFFERS_ERR_INT = 598,
    Q2A_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQB_SRAM_PDS_ERR_INT = 599,
    Q2A_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQC_WORDS_ERR_INT = 600,
    Q2A_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQC_SRAM_BUFFERS_ERR_INT = 601,
    Q2A_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQC_SRAM_PDS_ERR_INT = 602,
    Q2A_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQD_WORDS_ERR_INT = 603,
    Q2A_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQD_SRAM_BUFFERS_ERR_INT = 604,
    Q2A_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQD_SRAM_PDS_ERR_INT = 605,
    Q2A_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQE_WORDS_ERR_INT = 606,
    Q2A_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQE_SRAM_BUFFERS_ERR_INT = 607,
    Q2A_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQE_SRAM_PDS_ERR_INT = 608,
    Q2A_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQF_WORDS_ERR_INT = 609,
    Q2A_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQF_SRAM_BUFFERS_ERR_INT = 610,
    Q2A_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQF_SRAM_PDS_ERR_INT = 611,
    Q2A_INT_CGM_CONGESTION_PB_VSQ_PG_CONGESTION_FIFO_ORDY = 612,
    Q2A_INT_CGM_CONGESTION_PB_VSQ_LLFC_CONGESTION_FIFO_ORDY = 613,
    Q2A_INT_CGM_CONGESTION_VOQ_CONGESTION_FIFO_ORDY = 614,
    Q2A_INT_CGM_CONGESTION_GLBL_SRAM_BUFFERS_FC_INT = 615,
    Q2A_INT_CGM_CONGESTION_GLBL_SRAM_PDBS_FC_INT = 616,
    Q2A_INT_CGM_CONGESTION_GLBL_DRAM_BDBS_FC_INT = 617,
    Q2A_INT_CGM_CONGESTION_PB_VSQ_SRAM_BUFFERS_POOL_0_FC_INT = 618,
    Q2A_INT_CGM_CONGESTION_PB_VSQ_SRAM_BUFFERS_POOL_1_FC_INT = 619,
    Q2A_INT_CGM_CONGESTION_PB_VSQ_SRAM_PDS_POOL_0_FC_INT = 620,
    Q2A_INT_CGM_CONGESTION_PB_VSQ_SRAM_PDS_POOL_1_FC_INT = 621,
    Q2A_INT_CGM_CONGESTION_PB_VSQ_WORDS_POOL_0_FC_INT = 622,
    Q2A_INT_CGM_CONGESTION_PB_VSQ_WORDS_POOL_1_FC_INT = 623,
    Q2A_INT_CGM_LOW_PRIORITY_GLBL_SRAM_BUFFERS_FC_LP_INT = 624,
    Q2A_INT_CGM_LOW_PRIORITY_GLBL_SRAM_PDBS_FC_LP_INT = 625,
    Q2A_INT_CGM_LOW_PRIORITY_GLBL_DRAM_BDBS_FC_LP_INT = 626,
    Q2A_INT_CGM_LOW_PRIORITY_PB_VSQ_SRAM_BUFFERS_POOL_0_FC_LP_INT = 627,
    Q2A_INT_CGM_LOW_PRIORITY_PB_VSQ_SRAM_BUFFERS_POOL_1_FC_LP_INT = 628,
    Q2A_INT_CGM_LOW_PRIORITY_PB_VSQ_SRAM_PDS_POOL_0_FC_LP_INT = 629,
    Q2A_INT_CGM_LOW_PRIORITY_PB_VSQ_SRAM_PDS_POOL_1_FC_LP_INT = 630,
    Q2A_INT_CGM_LOW_PRIORITY_PB_VSQ_WORDS_POOL_0_FC_LP_INT = 631,
    Q2A_INT_CGM_LOW_PRIORITY_PB_VSQ_WORDS_POOL_1_FC_LP_INT = 632,
    Q2A_INT_OAMP_ERROR_ECC = 633,
    Q2A_INT_OAMP_PENDING_EVENT = 634,
    Q2A_INT_OAMP_STAT_PENDING_EVENT = 635,
    Q2A_INT_OAMP_RX_STATS_DONE = 636,
    Q2A_INT_OAMP_RFC_6374_PKT_DROPPED = 637,
    Q2A_INT_OAMP_TXO_MESSAGE_SENT = 638,
    Q2A_INT_OAMP_TXO_REQ_FIFO_EMPTY = 639,
    Q2A_INT_OAMP_MDB_0_ERR = 640,
    Q2A_INT_OAMP_MDB_1_ERR = 641,
    Q2A_INT_OAMP_RXP_FIFO_WRITE_FULL = 642,
    Q2A_INT_OAMP_ECC_ECC_1B_ERR_INT = 643,
    Q2A_INT_OAMP_ECC_ECC_2B_ERR_INT = 644,
    Q2A_INT_FQP_ERROR_ECC = 645,
    Q2A_INT_FQP_TXQ_OVF_INT = 646,
    Q2A_INT_FQP_TXQ_READ_CONJESTED_INT = 647,
    Q2A_INT_FQP_TXQ_WRITE_CONJESTED_INT = 648,
    Q2A_INT_FQP_ECC_ECC_1B_ERR_INT = 649,
    Q2A_INT_FQP_ECC_ECC_2B_ERR_INT = 650,
    Q2A_INT_SCH_ERROR_ECC = 651,
    Q2A_INT_SCH_RES_1 = 652,
    Q2A_INT_SCH_ACT_FLOW_BAD_PARAMS = 653,
    Q2A_INT_SCH_SHP_FLOW_BAD_PARAMS = 654,
    Q2A_INT_SCH_RESTART_FLOW_EVENT = 655,
    Q2A_INT_SCH_SMP_THROW_SCL_MSG = 656,
    Q2A_INT_SCH_SMP_FULL_LEVEL_1 = 657,
    Q2A_INT_SCH_SMP_FULL_LEVEL_2 = 658,
    Q2A_INT_SCH_AGGR_FIFO_AF = 659,
    Q2A_INT_SCH_DVS_FIFO_AF = 660,
    Q2A_INT_SCH_UP_CREDIT_FIFO_AF = 661,
    Q2A_INT_SCH_RETURNED_CREDIT_FIFO_AF = 662,
    Q2A_INT_SCH_MCAST_CREDIT_FIFO_AF = 663,
    Q2A_INT_SCH_ING_SHAPE_CREDIT_FIFO_AF = 664,
    Q2A_INT_SCH_FCT_FIFO_OVF = 665,
    Q2A_INT_SCH_SCL_GROUP_CHANGED = 666,
    Q2A_INT_SCH_RES_2 = 667,
    Q2A_INT_SCH_SMP_BAD_MSG = 668,
    Q2A_INT_SCH_SMP_FABRIC_MSGS_FIFO_FULL = 669,
    Q2A_INT_SCH_ECC_PARITY_ERR_INT = 670,
    Q2A_INT_SCH_ECC_ECC_1B_ERR_INT = 671,
    Q2A_INT_SCH_ECC_ECC_2B_ERR_INT = 672,
    Q2A_INT_ETPPB_ERROR_ECC = 673,
    Q2A_INT_ETPPB_BTC_INT_VEC = 674,
    Q2A_INT_ETPPB_ETPPB_INT_VEC = 675,
    Q2A_INT_ETPPB_ECC_PARITY_ERR_INT = 676,
    Q2A_INT_ETPPB_ECC_ECC_1B_ERR_INT = 677,
    Q2A_INT_ETPPB_ECC_ECC_2B_ERR_INT = 678,
    Q2A_INT_ETPPB_ETPPB_PORT_MTU_TRAP_INT = 679,
    Q2A_INT_ETPPB_ETPPB_STP_TRAP_INT = 680,
    Q2A_INT_ETPPB_ETPPB_MEMBERSHIP_TRAP_INT = 681,
    Q2A_INT_ETPPB_ETPPB_TRAP_ORIGINAL_FTMH_FIFO_ALMOST_FULL_INT = 682,
    Q2A_INT_ETPPB_ETPPB_TRAP_BYPASS_FIFO_ALMOST_FULL_INT = 683,
    Q2A_INT_ETPPB_ETPPB_ENCAPSULATION_2_DATA_FIFO_ALMOST_FULL_INT = 684,
    Q2A_INT_ETPPB_ETPPB_ENCAPSULATION_3_DATA_FIFO_ALMOST_FULL_INT = 685,
    Q2A_INT_ETPPB_ETPPB_ENCAPSULATION_4_DATA_FIFO_ALMOST_FULL_INT = 686,
    Q2A_INT_ETPPB_ETPPB_ENCAPSULATION_5_DATA_FIFO_ALMOST_FULL_INT = 687,
    Q2A_INT_ETPPB_BTC_HEADER_SIZE_EXCEED = 688,
    Q2A_INT_ETPPB_BTC_NOF_INSTRUCTIONS_EXCEED = 689,
    Q2A_INT_ETPPB_BTC_HEADER_SIZE_NOT_BYTE_ALLIGNED = 690,
    Q2A_INT_ETPPB_BTC_POP_BEFORE_FIFO_READY = 691,
    Q2A_INT_MTM_ERROR_ECC = 692,
    Q2A_INT_MTM_ING_ERR_MAX_REPLICATION = 693,
    Q2A_INT_MTM_ING_ERR_REPLICATION_EMPTY = 694,
    Q2A_INT_MTM_EGR_ERR_MAX_REPLICATION = 695,
    Q2A_INT_MTM_EGR_ERR_REPLICATION_EMPTY = 696,
    Q2A_INT_MTM_ING_BMP_DIRECT_ACCESS = 697,
    Q2A_INT_MTM_EGR_BMP_DIRECT_ACCESS = 698,
    Q2A_INT_MTM_ECC_ECC_1B_ERR_INT = 699,
    Q2A_INT_MTM_ECC_ECC_2B_ERR_INT = 700,
    Q2A_INT_IQM_ERROR_ECC = 701,
    Q2A_INT_IQM_PDQ_SEQ_NUM_INTERNAL_CACHE_ERROR = 702,
    Q2A_INT_IQM_QM_RPRT_FIFO_OVF = 703,
    Q2A_INT_IQM_ECC_ECC_1B_ERR_INT = 704,
    Q2A_INT_IQM_ECC_ECC_2B_ERR_INT = 705,
    Q2A_INT_DPC_ERROR_ECC = 706,
    Q2A_INT_FEU_ERROR_ECC = 707,
    Q2A_INT_FEU_TX_FIFO_OVERFLOW_INT = 708,
    Q2A_INT_FEU_RX_FIFO_OVERFLOW_INT = 709,
    Q2A_INT_FEU_WRONG_WORD_FROM_TMAC_INT = 710,
    Q2A_INT_FEU_TX_MISSING_SOB_INT = 711,
    Q2A_INT_FEU_TX_DOUBLE_SOB_INT = 712,
    Q2A_INT_FEU_RX_ASYNCFIFO_FULL_INT = 713,
    Q2A_INT_FEU_RX_NUM_DROPPED_EOPS_INT = 714,
    Q2A_INT_FEU_RX_NUM_DROPPED_EOPS_75P_INT = 715,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_0_75P_INTERRUPT = 716,
    Q2A_INT_FEU_LINK_STATUS_CHANGE_INT = 717,
    Q2A_INT_FEU_ALIGNER_FIFO_MAC_0_OVF_INT = 718,
    Q2A_INT_FEU_ALIGNER_FIFO_MAC_1_OVF_INT = 719,
    Q2A_INT_FEU_PFC_DEADLOCK_BREAKING_MECHANISM_INT = 720,
    Q2A_INT_FEU_SAR_RX_OVERFLOW = 721,
    Q2A_INT_FEU_SAR_TX_OVERFLOW = 722,
    Q2A_INT_FEU_TX_INPUT_STAGE_IRE_OVERFLOW = 723,
    Q2A_INT_FEU_TX_INPUT_STAGE_ESB_OVERFLOW = 724,
    Q2A_INT_FEU_ECC_PARITY_ERR_INT = 725,
    Q2A_INT_FEU_ECC_ECC_1B_ERR_INT = 726,
    Q2A_INT_FEU_ECC_ECC_2B_ERR_INT = 727,
    Q2A_INT_FEU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_0 = 728,
    Q2A_INT_FEU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_1 = 729,
    Q2A_INT_FEU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_2 = 730,
    Q2A_INT_FEU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_3 = 731,
    Q2A_INT_FEU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_4 = 732,
    Q2A_INT_FEU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_5 = 733,
    Q2A_INT_FEU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_6 = 734,
    Q2A_INT_FEU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_7 = 735,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_0_INT = 736,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_1_INT = 737,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_2_INT = 738,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_3_INT = 739,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_4_INT = 740,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_5_INT = 741,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_6_INT = 742,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_7_INT = 743,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_8_INT = 744,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_9_INT = 745,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_10_INT = 746,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_11_INT = 747,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_12_INT = 748,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_13_INT = 749,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_14_INT = 750,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_15_INT = 751,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_16_INT = 752,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_17_INT = 753,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_18_INT = 754,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_19_INT = 755,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_20_INT = 756,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_21_INT = 757,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_22_INT = 758,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_23_INT = 759,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_24_INT = 760,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_25_INT = 761,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_26_INT = 762,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_27_INT = 763,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_28_INT = 764,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_29_INT = 765,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_30_INT = 766,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_31_INT = 767,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_32_INT = 768,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_33_INT = 769,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_34_INT = 770,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_35_INT = 771,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_36_INT = 772,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_37_INT = 773,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_38_INT = 774,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_39_INT = 775,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_40_INT = 776,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_41_INT = 777,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_42_INT = 778,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_43_INT = 779,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_44_INT = 780,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_45_INT = 781,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_46_INT = 782,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_47_INT = 783,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_48_INT = 784,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_49_INT = 785,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_50_INT = 786,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_51_INT = 787,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_52_INT = 788,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_53_INT = 789,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_54_INT = 790,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_55_INT = 791,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_56_INT = 792,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_57_INT = 793,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_58_INT = 794,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_59_INT = 795,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_60_INT = 796,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_61_INT = 797,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_62_INT = 798,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_63_INT = 799,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_64_INT = 800,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_65_INT = 801,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_66_INT = 802,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_67_INT = 803,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_68_INT = 804,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_69_INT = 805,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_70_INT = 806,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_71_INT = 807,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_72_INT = 808,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_73_INT = 809,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_74_INT = 810,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_75_INT = 811,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_76_INT = 812,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_77_INT = 813,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_78_INT = 814,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_79_INT = 815,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_80_INT = 816,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_81_INT = 817,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_82_INT = 818,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_83_INT = 819,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_84_INT = 820,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_85_INT = 821,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_86_INT = 822,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_87_INT = 823,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_88_INT = 824,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_89_INT = 825,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_90_INT = 826,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_91_INT = 827,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_92_INT = 828,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_93_INT = 829,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_94_INT = 830,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_95_INT = 831,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_96_INT = 832,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_97_INT = 833,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_98_INT = 834,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_99_INT = 835,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_100_INT = 836,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_101_INT = 837,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_102_INT = 838,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_103_INT = 839,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_104_INT = 840,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_105_INT = 841,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_106_INT = 842,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_107_INT = 843,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_108_INT = 844,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_109_INT = 845,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_110_INT = 846,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_111_INT = 847,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_112_INT = 848,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_113_INT = 849,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_114_INT = 850,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_115_INT = 851,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_116_INT = 852,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_117_INT = 853,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_118_INT = 854,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_119_INT = 855,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_120_INT = 856,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_121_INT = 857,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_122_INT = 858,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_123_INT = 859,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_124_INT = 860,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_125_INT = 861,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_126_INT = 862,
    Q2A_INT_FEU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_127_INT = 863,
    Q2A_INT_IRE_ERROR_ECC = 864,
    Q2A_INT_IRE_RCY_INTERFACE_ERROR = 865,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR = 866,
    Q2A_INT_IRE_NIF_ERROR = 867,
    Q2A_INT_IRE_ERROR_UNEXPECTED_SOP = 868,
    Q2A_INT_IRE_ERROR_UNEXPECTED_MOP = 869,
    Q2A_INT_IRE_ERROR_BAD_REASSEMBLY_CONTEXT = 870,
    Q2A_INT_IRE_ERROR_REASSEMBLY_CONTEXT = 871,
    Q2A_INT_IRE_ALGN_ERR_STRIP_SIZE = 872,
    Q2A_INT_IRE_TDM_CTXT_MAP_INVALID_RD_ADDR = 873,
    Q2A_INT_IRE_TDM_NIF_BT_ERROR = 874,
    Q2A_INT_IRE_TDM_SAT_BT_ERROR = 875,
    Q2A_INT_IRE_TDM_IPG_BT_ERROR = 876,
    Q2A_INT_IRE_TDM_CPU_BT_ERROR = 877,
    Q2A_INT_IRE_TDM_DROP = 878,
    Q2A_INT_IRE_TDM_WSL_DROP = 879,
    Q2A_INT_IRE_TDM_ERR = 880,
    Q2A_INT_IRE_TDM_SIZE_ERR = 881,
    Q2A_INT_IRE_ECC_PARITY_ERR_INT = 882,
    Q2A_INT_IRE_ECC_ECC_1B_ERR_INT = 883,
    Q2A_INT_IRE_ECC_ECC_2B_ERR_INT = 884,
    Q2A_INT_IRE_RCY_INTERFACE_ERROR_RCYH_ERR_DATA_ARRIVED = 885,
    Q2A_INT_IRE_RCY_INTERFACE_ERROR_RCYH_ERR_PACKET_SIZE = 886,
    Q2A_INT_IRE_RCY_INTERFACE_ERROR_RCYH_ERR_SOP_WORD_SIZE = 887,
    Q2A_INT_IRE_RCY_INTERFACE_ERROR_RCYL_ERR_DATA_ARRIVED = 888,
    Q2A_INT_IRE_RCY_INTERFACE_ERROR_RCYL_ERR_PACKET_SIZE = 889,
    Q2A_INT_IRE_RCY_INTERFACE_ERROR_RCYL_ERR_SOP_WORD_SIZE = 890,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_SAT_ERR_DATA_ARRIVED = 891,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_SAT_ERR_BCOUNT = 892,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_SAT_ERR_MISSING_EOP = 893,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_SAT_ERR_MISSING_SOP = 894,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_CPU_ERR_DATA_ARRIVED = 895,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_CPU_ERR_BCOUNT = 896,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_CPU_ERR_MISSING_EOP = 897,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_CPU_ERR_MISSING_SOP = 898,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_OLP_ERR_DATA_ARRIVED = 899,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_OLP_ERR_BCOUNT = 900,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_OLP_ERR_MISSING_EOP = 901,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_OLP_ERR_MISSING_SOP = 902,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_OAMP_ERR_DATA_ARRIVED = 903,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_OAMP_ERR_BCOUNT = 904,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_OAMP_ERR_MISSING_EOP = 905,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_OAMP_ERR_MISSING_SOP = 906,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_EVENTOR_ERR_DATA_ARRIVED = 907,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_EVENTOR_ERR_BCOUNT = 908,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_EVENTOR_ERR_MISSING_EOP = 909,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_EVENTOR_ERR_MISSING_SOP = 910,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_REGI_ERR_DATA_ARRIVED = 911,
    Q2A_INT_IRE_INTERNAL_INTERFACE_ERROR_REGI_ERR_PACKET_SIZE = 912,
    Q2A_INT_IRE_NIF_ERROR_NIF_ERR_SOP_LESS_THAN_144_BYTES = 913,
    Q2A_INT_IRE_NIF_ERROR_NIF_ERR_DATA_ARRIVED = 914,
    Q2A_INT_IRE_NIF_ERROR_NIF_ERR_PACKET_SIZE = 915,
    Q2A_INT_KAPS_ERROR_ECC = 916,
    Q2A_INT_KAPS_TECC_A_0_1B_ERROR = 917,
    Q2A_INT_KAPS_TECC_A_0_2B_ERROR = 918,
    Q2A_INT_KAPS_TECC_B_0_1B_ERROR = 919,
    Q2A_INT_KAPS_TECC_B_0_2B_ERROR = 920,
    Q2A_INT_KAPS_TECC_A_1_1B_ERROR = 921,
    Q2A_INT_KAPS_TECC_A_1_2B_ERROR = 922,
    Q2A_INT_KAPS_TECC_B_1_1B_ERROR = 923,
    Q2A_INT_KAPS_TECC_B_1_2B_ERROR = 924,
    Q2A_INT_KAPS_ECC_ECC_1B_ERR_INT = 925,
    Q2A_INT_KAPS_ECC_ECC_2B_ERR_INT = 926,
    Q2A_INT_IPS_ERROR_ECC = 927,
    Q2A_INT_IPS_SQM_DQCQ_ERR = 928,
    Q2A_INT_IPS_DQM_DQCQ_ERR = 929,
    Q2A_INT_IPS_QUEUE_ENTERED_DEL = 930,
    Q2A_INT_IPS_CRDT_LOST = 931,
    Q2A_INT_IPS_CRBAL_OVERFLOW = 932,
    Q2A_INT_IPS_PUSH_QUEUE_ACTIVE = 933,
    Q2A_INT_IPS_LOST_FSM_EVENT = 934,
    Q2A_INT_IPS_CRDT_FLOW_ID_ERR_INT = 935,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_INT = 936,
    Q2A_INT_IPS_QDESC_INTERNAL_CACHE_ERROR = 937,
    Q2A_INT_IPS_ECC_ECC_1B_ERR_INT = 938,
    Q2A_INT_IPS_ECC_ECC_2B_ERR_INT = 939,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_ACTIVE_QUEUE_COUNT_OVF_INT = 940,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_ACTIVE_QUEUE_COUNT_UNF_INT = 941,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_OVF_INT = 942,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_UNF_INT = 943,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_A_OVF_INT = 944,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_A_UNF_INT = 945,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_B_OVF_INT = 946,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_B_UNF_INT = 947,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_C_OVF_INT = 948,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_C_UNF_INT = 949,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_D_OVF_INT = 950,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_D_UNF_INT = 951,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_OVF_INT = 952,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_UNF_INT = 953,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_A_OVF_INT = 954,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_A_UNF_INT = 955,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_B_OVF_INT = 956,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_B_UNF_INT = 957,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_C_OVF_INT = 958,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_C_UNF_INT = 959,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_D_OVF_INT = 960,
    Q2A_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_D_UNF_INT = 961,
    Q2A_INT_IPPD_ERROR_ECC = 962,
    Q2A_INT_IPPD_ILLEGAL_BYTES_TO_REMOVE_VALUE = 963,
    Q2A_INT_IPPD_ILLEGAL_CONSTRUCTED_HEADER_SIZE = 964,
    Q2A_INT_IPPD_INVALID_DESTINATION_VALID = 965,
    Q2A_INT_IPPD_NIF_PHYSICAL_ERR = 966,
    Q2A_INT_IPPD_SEQ_RX_BIGER_SEQ_EXP_AND_SMALLER_SEQ_TX = 967,
    Q2A_INT_IPPD_SEQ_RX_SMALLER_SEQ_EXP_OR_BIGGER_EQ_SEQ_TX = 968,
    Q2A_INT_IPPD_FLP_FIFO_FULL = 969,
    Q2A_INT_IPPD_FLP_LOOKUP_TIMEOUT = 970,
    Q2A_INT_IPPD_NIF_RX_FIFO_OVF = 971,
    Q2A_INT_IPPD_CPU_LOOKUP_REPLY_OVF = 972,
    Q2A_INT_IPPD_BAD_CHANNEL_NUM = 973,
    Q2A_INT_IPPD_CPU_INFO_REPLY_OVF = 974,
    Q2A_INT_IPPD_BAD_LKP_TYPE = 975,
    Q2A_INT_IPPD_NIF_TX_FIFO_FULL = 976,
    Q2A_INT_IPPD_RX_BROKEN_RECORD = 977,
    Q2A_INT_IPPD_CPU_INFO_REPLY_VALID = 978,
    Q2A_INT_IPPD_CPU_INFO_REPLY_ERR = 979,
    Q2A_INT_IPPD_CPU_LOOKUP_REPLY_VALID = 980,
    Q2A_INT_IPPD_CPU_LOOKUP_REPLY_ERR = 981,
    Q2A_INT_IPPD_SIP_TRANSPLANT_DETECTION_INT = 982,
    Q2A_INT_IPPD_MC_EXPLICIT_RPF_INT = 983,
    Q2A_INT_IPPD_MC_SIP_BASED_RPF_INT = 984,
    Q2A_INT_IPPD_UC_LOOSE_RPF_INT = 985,
    Q2A_INT_IPPD_UC_STRICT_RPF_INT = 986,
    Q2A_INT_IPPD_SAME_INTERACE_INT = 987,
    Q2A_INT_IPPD_FACILITY_INVALID_INT = 988,
    Q2A_INT_IPPD_OUTLIF_OVER_FLOW_INT = 989,
    Q2A_INT_IPPD_PACKET_IS_APPLET = 990,
    Q2A_INT_IPPD_ECC_PARITY_ERR_INT = 991,
    Q2A_INT_IPPD_ECC_ECC_1B_ERR_INT = 992,
    Q2A_INT_IPPD_ECC_ECC_2B_ERR_INT = 993,
    Q2A_INT_EDB_ERROR_ECC = 994,
    Q2A_INT_EDB_ECC_ECC_1B_ERR_INT = 995,
    Q2A_INT_EDB_ECC_ECC_2B_ERR_INT = 996,
    Q2A_INT_PDM_ERROR_ECC = 997,
    Q2A_INT_PDM_FREE_ERROR = 998,
    Q2A_INT_PDM_ECC_ECC_1B_ERR_INT = 999,
    Q2A_INT_PDM_ECC_ECC_2B_ERR_INT = 1000,
    Q2A_INT_SIF_ERROR_ECC = 1001,
    Q2A_INT_SIF_STATISTICS_BILLING_FIFOS_ERR_INT = 1002,
    Q2A_INT_SIF_STATISTICS_QSIZE_FIFOS_ERR_INT = 1003,
    Q2A_INT_SIF_STATISTICS_BILLING_OPCODE_ERR_INT = 1004,
    Q2A_INT_SIF_ECC_ECC_1B_ERR_INT = 1005,
    Q2A_INT_SIF_ECC_ECC_2B_ERR_INT = 1006,
    Q2A_INT_SIF_ST_RPRT_BILLING_RX_FIFO_ERR_ST_BILL_FIFO_OVF_INT_0 = 1007,
    Q2A_INT_SIF_ST_RPRT_BILLING_RX_FIFO_ERR_ST_BILL_FIFO_OVF_INT_1 = 1008,
    Q2A_INT_SIF_ST_RPRT_BILLING_RX_FIFO_ERR_ST_BILL_FIFO_OVF_INT_2 = 1009,
    Q2A_INT_SIF_ST_RPRT_QSIZE_RX_FIFO_ERR_ST_QSIZE_FIFO_OVF_INT_0 = 1010,
    Q2A_INT_SIF_ST_RPRT_QSIZE_RX_FIFO_ERR_ST_QSIZE_FIFO_OVF_INT_1 = 1011,
    Q2A_INT_SIF_ST_BILL_OPCODE_ERR_ST_BILL_OPCODE_INT_0 = 1012,
    Q2A_INT_SIF_ST_BILL_OPCODE_ERR_ST_BILL_OPCODE_INT_1 = 1013,
    Q2A_INT_SIF_ST_BILL_OPCODE_ERR_ST_BILL_OPCODE_INT_2 = 1014,
    Q2A_INT_FLEXEWP_ERROR_ECC = 1015,
    Q2A_INT_FLEXEWP_MAC_ECC_INT = 1016,
    Q2A_INT_FLEXEWP_SB_RX_FIFO_FULL = 1017,
    Q2A_INT_FLEXEWP_SB_TX_ASYNC_FIFO_FULL = 1018,
    Q2A_INT_FLEXEWP_NB_0_RX_FIFO_FULL = 1019,
    Q2A_INT_FLEXEWP_NB_1_RX_FIFO_FULL = 1020,
    Q2A_INT_FLEXEWP_NB_0_TX_FIFO_FULL = 1021,
    Q2A_INT_FLEXEWP_NB_1_TX_FIFO_FULL = 1022,
    Q2A_INT_FLEXEWP_NB_0_TX_FIFO_EMPTY = 1023,
    Q2A_INT_FLEXEWP_NB_1_TX_FIFO_EMPTY = 1024,
    Q2A_INT_FLEXEWP_SB_RX_CLIENT_FIFO_OVERFLOW = 1025,
    Q2A_INT_FLEXEWP_SB_RX_CLIENT_FIFO_UNDERFLOW = 1026,
    Q2A_INT_FLEXEWP_TINY_MAC_REGISTERS_NACK = 1027,
    Q2A_INT_FLEXEWP_TINY_MAC_MEMORY_NACK = 1028,
    Q2A_INT_FLEXEWP_CREDIT_CNT_OVERFLOW = 1029,
    Q2A_INT_FLEXEWP_RX_FLEXE_DOMAIN_FIFO_FULL = 1030,
    Q2A_INT_FLEXEWP_TX_MSBUS_0_FIFO_FULL = 1031,
    Q2A_INT_FLEXEWP_TX_MSBUS_1_FIFO_FULL = 1032,
    Q2A_INT_FLEXEWP_SB_TX_FIFO_FULL = 1033,
    Q2A_INT_FLEXEWP_ECC_ECC_1B_ERR_INT = 1034,
    Q2A_INT_FLEXEWP_ECC_ECC_2B_ERR_INT = 1035,
    Q2A_INT_ECGM_ERROR_ECC = 1036,
    Q2A_INT_ECGM_CGM_REP_AROUND_INT_VEC = 1037,
    Q2A_INT_ECGM_DROPPED_UC_PD_INT = 1038,
    Q2A_INT_ECGM_DROPPED_UC_DB_INT = 1039,
    Q2A_INT_ECGM_ECC_ECC_1B_ERR_INT = 1040,
    Q2A_INT_ECGM_ECC_ECC_2B_ERR_INT = 1041,
    Q2A_INT_ECGM_CGM_REP_AROUND_TOTAL_DB_OVERFLOW_REP_AROUND_INTERRUPT = 1042,
    Q2A_INT_ECGM_CGM_REP_AROUND_TOTAL_DB_UNDERFLOW_REP_AROUND_INTERRUPT = 1043,
    Q2A_INT_ECGM_CGM_REP_AROUND_TOTAL_PD_OVERFLOW_REP_AROUND_INTERRUPT = 1044,
    Q2A_INT_ECGM_CGM_REP_AROUND_TOTAL_PD_UNDERFLOW_REP_AROUND_INTERRUPT = 1045,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_RSVD_PD_SP_0_REP_AROUND_INTERRUPT = 1046,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_RSVD_PD_SP_1_REP_AROUND_INTERRUPT = 1047,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_RSVD_DB_SP_0_REP_AROUND_INTERRUPT = 1048,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_RSVD_DB_SP_1_REP_AROUND_INTERRUPT = 1049,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_0_UNDERFLOW_REP_AROUND_INTERRUPT = 1050,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_1_UNDERFLOW_REP_AROUND_INTERRUPT = 1051,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_2_UNDERFLOW_REP_AROUND_INTERRUPT = 1052,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_3_UNDERFLOW_REP_AROUND_INTERRUPT = 1053,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_4_UNDERFLOW_REP_AROUND_INTERRUPT = 1054,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_5_UNDERFLOW_REP_AROUND_INTERRUPT = 1055,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_6_UNDERFLOW_REP_AROUND_INTERRUPT = 1056,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_7_UNDERFLOW_REP_AROUND_INTERRUPT = 1057,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_8_UNDERFLOW_REP_AROUND_INTERRUPT = 1058,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_9_UNDERFLOW_REP_AROUND_INTERRUPT = 1059,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_10_UNDERFLOW_REP_AROUND_INTERRUPT = 1060,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_11_UNDERFLOW_REP_AROUND_INTERRUPT = 1061,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_12_UNDERFLOW_REP_AROUND_INTERRUPT = 1062,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_13_UNDERFLOW_REP_AROUND_INTERRUPT = 1063,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_14_UNDERFLOW_REP_AROUND_INTERRUPT = 1064,
    Q2A_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_15_UNDERFLOW_REP_AROUND_INTERRUPT = 1065,
    Q2A_INT_ECGM_CGM_REP_AROUND_PDCM_UNDERFLOW_REP_AROUND_INTERRUPT = 1066,
    Q2A_INT_ECGM_CGM_REP_AROUND_PDCM_OVERFLOW_REP_AROUND_INTERRUPT = 1067,
    Q2A_INT_ECGM_CGM_REP_AROUND_QDCM_UNDERFLOW_REP_AROUND_INTERRUPT = 1068,
    Q2A_INT_ECGM_CGM_REP_AROUND_QDCM_OVERFLOW_REP_AROUND_INTERRUPT = 1069,
    Q2A_INT_ECGM_CGM_REP_AROUND_PQSM_UNDERFLOW_REP_AROUND_INTERRUPT = 1070,
    Q2A_INT_ECGM_CGM_REP_AROUND_PQSM_OVERFLOW_REP_AROUND_INTERRUPT = 1071,
    Q2A_INT_ECGM_CGM_REP_AROUND_QQSM_UNDERFLOW_REP_AROUND_INTERRUPT = 1072,
    Q2A_INT_ECGM_CGM_REP_AROUND_QQSM_OVERFLOW_REP_AROUND_INTERRUPT = 1073,
    Q2A_INT_ECGM_CGM_REP_AROUND_FQSM_UNDERFLOW_REP_AROUND_INTERRUPT = 1074,
    Q2A_INT_ECGM_CGM_REP_AROUND_FQSM_OVERFLOW_REP_AROUND_INTERRUPT = 1075,
    Q2A_INT_ECGM_CGM_REP_AROUND_FDCM_UNDERFLOW_REP_AROUND_INTERRUPT = 1076,
    Q2A_INT_ECGM_CGM_REP_AROUND_FDCM_OVERFLOW_REP_AROUND_INTERRUPT = 1077,
    Q2A_INT_MACT_ERROR_ECC = 1078,
    Q2A_INT_MACT_LOCAL_MACT_INT = 1079,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_ERROR_LEARN_REQUEST_OVER_STRONGER = 1080,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_WARNING_LEARN_OVER_EXISTING = 1081,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_ERROR_DELETE_NON_EXIST = 1082,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_ERROR_TRANSPLANT_REQUEST_OVER_STRONGER = 1083,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_ERROR_REFRESH_REQUEST_OVER_STRONGER = 1084,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_WARNING_TRANSPLANT_NON_EXIST = 1085,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_WARNING_REFRESH_NON_EXIST = 1086,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_MNGMNT_REQ_FID_EXCEED_LIMIT = 1087,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_MNGMNT_REQ_FID_EXCEED_LIMIT_ALLOWED = 1088,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_EVENT_READY = 1089,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_EVENT_FIFO_HIGH_THRESHOLD_REACHED = 1090,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_REPLY_READY = 1091,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_REPLY_FIFO_REPLY_DROP = 1092,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_FID_COUNTER_OVERFLOW = 1093,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_MNGMNT_REQ_LARGE_EM_DB_EXCEED_LIMIT = 1094,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_MNGMNT_REQ_LARGE_EM_DB_EXCEED_LIMIT_ALLOWED = 1095,
    Q2A_INT_MACT_LARGE_EM_EMP_NON_LARGE_EM_EVENT_DROP = 1096,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_LELA_FID_EXCEED_LIMIT = 1097,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_LELA_LARGE_EM_DB_EXCEED_LIMIT = 1098,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_LELB_FID_EXCEED_LIMIT = 1099,
    Q2A_INT_MACT_LARGE_EM_LARGE_EM_LELB_LARGE_EM_DB_EXCEED_LIMIT = 1100,
    Q2A_INT_MACT_ECC_ECC_1B_ERR_INT = 1101,
    Q2A_INT_MACT_ECC_ECC_2B_ERR_INT = 1102,
    Q2A_INT_EPNI_ERROR_ECC = 1103,
    Q2A_INT_EPNI_ETPP_INC_ABOVE_TH_INT = 1104,
    Q2A_INT_EPNI_ETPP_DEC_ABOVE_TH_INT = 1105,
    Q2A_INT_EPNI_ETPP_TOTAL_INC_ABOVE_TH_INT = 1106,
    Q2A_INT_EPNI_ETPP_TOTAL_INC_ABOVE_TH_WITH_EBTR_INT = 1107,
    Q2A_INT_EPNI_ETPP_TOTAL_DEC_ABOVE_TH_INT = 1108,
    Q2A_INT_EPNI_ETPP_TAIL_ABOVE_INC_INT = 1109,
    Q2A_INT_EPNI_ETPP_EBTR_ERR_INT = 1110,
    Q2A_INT_EPNI_ETPP_TOTAL_DEC_ABOVE_PKT_SIZE_INT = 1111,
    Q2A_INT_EPNI_ETPP_CROP_TWO_NULL_INT = 1112,
    Q2A_INT_EPNI_ETPP_PKT_INC_ABOVE_MAX_PKT_SIZE_INT = 1113,
    Q2A_INT_EPNI_ETPP_ILLEGAL_CROP_TYPE_INT = 1114,
    Q2A_INT_EPNI_ETPP_MIRR_ADDITIONAL_INFO_ABOVE_TH_INT = 1115,
    Q2A_INT_EPNI_ETPP_MIRR_UNKNOWN_PRIORITY_INT = 1116,
    Q2A_INT_EPNI_ALIGNER_TRANSMIT_SIZE_ABOVE_TH_INT = 1117,
    Q2A_INT_EPNI_ECC_ECC_1B_ERR_INT = 1118,
    Q2A_INT_EPNI_ECC_ECC_2B_ERR_INT = 1119,
    Q2A_INT_DDP_ERROR_ECC = 1120,
    Q2A_INT_DDP_ERROR_PACKET_OVERSIZE = 1121,
    Q2A_INT_DDP_ERROR_DRAM_BUNDLE_OVERSIZE = 1122,
    Q2A_INT_DDP_ERROR_SRAM_16B_CNT_OVRF = 1123,
    Q2A_INT_DDP_ERROR_OMAC_CNT_OVRF = 1124,
    Q2A_INT_DDP_ERROR_EXTERNAL_MEM = 1125,
    Q2A_INT_DDP_ERROR_UNPACK_PACKET_SIZE_ERROR = 1126,
    Q2A_INT_DDP_ERROR_UNPACK_PACKET_SIZE_MISMATCH = 1127,
    Q2A_INT_DDP_ERROR_UNPACK_BUNDLE_OVERFLOW_ERROR = 1128,
    Q2A_INT_DDP_DELETE_BDB_FIFO_FULL = 1129,
    Q2A_INT_DDP_DELETE_BDB_FIFO_NOT_EMPTY = 1130,
    Q2A_INT_DDP_PKUP_RX_CFIF_UNDERFLOW = 1131,
    Q2A_INT_DDP_PKUP_RX_CFIF_OVERFLOW = 1132,
    Q2A_INT_DDP_PKP_OUT_FIF_OVERFLOW = 1133,
    Q2A_INT_DDP_BEC_PTR_FIFO_OVERFLOW = 1134,
    Q2A_INT_DDP_BEC_ENQ_FIFO_OVERFLOW = 1135,
    Q2A_INT_DDP_BEC_WAIT_FIFO_OVERFLOW = 1136,
    Q2A_INT_DDP_ERROR_ITE = 1137,
    Q2A_INT_DDP_ECC_ECC_1B_ERR_INT = 1138,
    Q2A_INT_DDP_ECC_ECC_2B_ERR_INT = 1139,
    Q2A_INT_DDP_EXT_MEM_ERR_PKUP_CPYDAT_ECC_1B_ERR_INT = 1140,
    Q2A_INT_DDP_EXT_MEM_ERR_PKUP_CPYDAT_ECC_2B_ERR_INT = 1141,
    Q2A_INT_DDP_EXT_MEM_ERR_PKUP_CPYDAT_CRC_ERR_INT = 1142,
    Q2A_INT_DDP_EXT_MEM_ERR_PKUP_PACKET_CRC_ERR_INT = 1143,
    Q2A_INT_DDP_EXT_MEM_ERR_BTC_TDU_ERR_INT = 1144,
    Q2A_INT_DDP_ITE_ERR_FTMH_PKT_SIZE_IS_NOT_STAMPPED = 1145,
    Q2A_INT_DDP_ITE_ERR_FTMH_IS_NOT_STAMPPED = 1146,
    Q2A_INT_DDP_ITE_ERR_BYTES_TO_ADD_ABOVE_MAX = 1147,
    Q2A_INT_DDP_ITE_ERR_BYTES_TO_REMOVE_ABOVE_PSIZE = 1148,
    Q2A_INT_DDP_ITE_ERR_FTMH_PSIZE_MISMATCH = 1149,
    Q2A_INT_DDP_ITE_ERR_PSIZE_MISMATCH = 1150,
    Q2A_INT_DDP_ITE_ERR_EXPECTED_ITPP_DELTA_MISMATCH = 1151,
    Q2A_INT_DDP_ITE_ERR_NEGATIVE_DELTA = 1152,
    Q2A_INT_PEM_ERROR_ECC = 1153,
    Q2A_INT_PEM_ECC_ECC_1B_ERR_INT = 1154,
    Q2A_INT_PEM_ECC_ECC_2B_ERR_INT = 1155,
    Q2A_INT_CRPS_ERROR_ECC = 1156,
    Q2A_INT_CRPS_ERROR_LM_COLLIDE = 1157,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF = 1158,
    Q2A_INT_CRPS_DMA_0_FULLNESS_EVENT = 1159,
    Q2A_INT_CRPS_DMA_1_FULLNESS_EVENT = 1160,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED = 1161,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL = 1162,
    Q2A_INT_CRPS_ECC_ECC_1B_ERR_INT = 1163,
    Q2A_INT_CRPS_ECC_ECC_2B_ERR_INT = 1164,
    Q2A_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_0 = 1165,
    Q2A_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_1 = 1166,
    Q2A_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_2 = 1167,
    Q2A_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_3 = 1168,
    Q2A_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_4 = 1169,
    Q2A_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_5 = 1170,
    Q2A_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_6 = 1171,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_0 = 1172,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_1 = 1173,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_2 = 1174,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_3 = 1175,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_4 = 1176,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_5 = 1177,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_6 = 1178,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_7 = 1179,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_8 = 1180,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_9 = 1181,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_10 = 1182,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_11 = 1183,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_12 = 1184,
    Q2A_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_13 = 1185,
    Q2A_INT_CRPS_DMA_0_FULLNESS_DMA_0_NOT_EMPTY_EVENT = 1186,
    Q2A_INT_CRPS_DMA_0_FULLNESS_DMA_0_ALMOST_FULL_EVENT = 1187,
    Q2A_INT_CRPS_DMA_0_FULLNESS_DMA_0_FULL_EVENT = 1188,
    Q2A_INT_CRPS_DMA_1_FULLNESS_DMA_1_NOT_EMPTY_EVENT = 1189,
    Q2A_INT_CRPS_DMA_1_FULLNESS_DMA_1_ALMOST_FULL_EVENT = 1190,
    Q2A_INT_CRPS_DMA_1_FULLNESS_DMA_1_FULL_EVENT = 1191,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_0 = 1192,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_1 = 1193,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_2 = 1194,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_3 = 1195,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_4 = 1196,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_5 = 1197,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_6 = 1198,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_7 = 1199,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_8 = 1200,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_9 = 1201,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_10 = 1202,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_11 = 1203,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_12 = 1204,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_13 = 1205,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_0 = 1206,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_1 = 1207,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_2 = 1208,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_3 = 1209,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_4 = 1210,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_5 = 1211,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_6 = 1212,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_7 = 1213,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_8 = 1214,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_9 = 1215,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_10 = 1216,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_11 = 1217,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_12 = 1218,
    Q2A_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_13 = 1219,
    Q2A_INT_IPPA_ERROR_ECC = 1220,
    Q2A_INT_IPPA_VTD_OUTLIF_OVERLOAD = 1221,
    Q2A_INT_IPPA_VTE_OUTLIF_OVERLOAD = 1222,
    Q2A_INT_IPPA_ECC_PARITY_ERR_INT = 1223,
    Q2A_INT_IPPA_ECC_ECC_1B_ERR_INT = 1224,
    Q2A_INT_IPPA_ECC_ECC_2B_ERR_INT = 1225,
    Q2A_INT_ITPP_ERROR_ECC = 1226,
    Q2A_INT_ITPP_ERR_ITPP_PSIZE_TYPE_0_MISMATCH = 1227,
    Q2A_INT_ITPP_ERR_ITPP_PSIZE_TYPE_1_MISMATCH = 1228,
    Q2A_INT_ITPP_ERR_ITPP_PSIZE_TYPE_2_MISMATCH = 1229,
    Q2A_INT_ITPP_ERR_ITPP_PSIZE_TYPE_3_MISMATCH = 1230,
    Q2A_INT_ITPP_ERR_ITPP_PSIZE_TYPE_4_MISMATCH = 1231,
    Q2A_INT_ITPP_ECC_ECC_1B_ERR_INT = 1232,
    Q2A_INT_ITPP_ECC_ECC_2B_ERR_INT = 1233,
    Q2A_INT_MRPS_ERROR_ECC = 1234,
    Q2A_INT_MRPS_INGRESS_ENG_WRAP_ERR_INT = 1235,
    Q2A_INT_MRPS_EGRESS_ENG_WRAP_ERR_INT = 1236,
    Q2A_INT_MRPS_INGRESS_ENG_RX_FIFO_FULL_ERR_INT = 1237,
    Q2A_INT_MRPS_EGRESS_ENG_RX_FIFO_FULL_ERR_INT = 1238,
    Q2A_INT_MRPS_INGRESS_ENG_OOP_FIFO_NOT_EMPTY_INT = 1239,
    Q2A_INT_MRPS_EGRESS_ENG_OOP_FIFO_NOT_EMPTY_INT = 1240,
    Q2A_INT_MRPS_EGRESS_ENG_TX_FIFO_READ_WHEN_EMPTY_ERR_INT = 1241,
    Q2A_INT_MRPS_ECC_ECC_1B_ERR_INT = 1242,
    Q2A_INT_MRPS_ECC_ECC_2B_ERR_INT = 1243,
    Q2A_INT_MRPS_ING_ENG_WRAP_ING_GLBL_ENG_WRAP_ERR_INT = 1244,
    Q2A_INT_MRPS_ING_ENG_WRAP_ING_ENG_0_WRAP_ERR_INT = 1245,
    Q2A_INT_MRPS_ING_ENG_WRAP_ING_ENG_1_WRAP_ERR_INT = 1246,
    Q2A_INT_MRPS_ING_ENG_WRAP_ING_ENG_2_WRAP_ERR_INT = 1247,
    Q2A_INT_MRPS_EGR_ENG_WRAP_EGR_ENG_0_WRAP_ERR_INT = 1248,
    Q2A_INT_MRPS_EGR_ENG_WRAP_EGR_ENG_1_WRAP_ERR_INT = 1249,
    Q2A_INT_MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_ING_GLBL_ENG_OOP_FIFO_NOT_EMPTY_INT = 1250,
    Q2A_INT_MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_ING_ENG_0_OOP_FIFO_NOT_EMPTY_INT = 1251,
    Q2A_INT_MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_ING_ENG_1_OOP_FIFO_NOT_EMPTY_INT = 1252,
    Q2A_INT_MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_ING_ENG_2_OOP_FIFO_NOT_EMPTY_INT = 1253,
    Q2A_INT_MRPS_EGR_ENG_OOP_FIFO_NOT_EMPTY_EGR_ENG_0_OOP_FIFO_NOT_EMPTY_INT = 1254,
    Q2A_INT_MRPS_EGR_ENG_OOP_FIFO_NOT_EMPTY_EGR_ENG_1_OOP_FIFO_NOT_EMPTY_INT = 1255,
    Q2A_INT_ESB_ERROR_ECC = 1256,
    Q2A_INT_ESB_EMPTY_BUFF_ALLOC_INT = 1257,
    Q2A_INT_ESB_NO_EOB_INT = 1258,
    Q2A_INT_ESB_TOO_MANY_UNITS_INT = 1259,
    Q2A_INT_ESB_FLEXE_FIFO_OVERFLOW = 1260,
    Q2A_INT_ESB_ECC_ECC_1B_ERR_INT = 1261,
    Q2A_INT_ESB_ECC_ECC_2B_ERR_INT = 1262,
    Q2A_INT_DDHA_ERROR_ECC = 1263,
    Q2A_INT_DDHA_ECC_ECC_1B_ERR_INT = 1264,
    Q2A_INT_DDHA_ECC_ECC_2B_ERR_INT = 1265,
    Q2A_INT_EPS_ERROR_ECC = 1266,
    Q2A_INT_EPS_QP_ACC_OVERFLOW = 1267,
    Q2A_INT_EPS_QP_DEQ_OVERFLOW = 1268,
    Q2A_INT_EPS_TCG_ACC_OVERFLOW = 1269,
    Q2A_INT_EPS_TCG_DEQ_OVERFLOW = 1270,
    Q2A_INT_EPS_OTM_ACC_HP_OVERFLOW = 1271,
    Q2A_INT_EPS_OTM_DEQ_HP_OVERFLOW = 1272,
    Q2A_INT_EPS_OTM_ACC_LP_OVERFLOW = 1273,
    Q2A_INT_EPS_OTM_DEQ_LP_OVERFLOW = 1274,
    Q2A_INT_EPS_CAL_ACC_HP_OVERFLOW = 1275,
    Q2A_INT_EPS_CAL_DEQ_HP_OVERFLOW = 1276,
    Q2A_INT_EPS_CAL_ACC_LP_OVERFLOW = 1277,
    Q2A_INT_EPS_CAL_DEQ_LP_OVERFLOW = 1278,
    Q2A_INT_EPS_MC_UC_WFQ_ACC_OVERFLOW = 1279,
    Q2A_INT_EPS_MC_UC_WFQ_DEQ_OVERFLOW = 1280,
    Q2A_INT_EPS_TCG_WFQ_ACC_OVERFLOW = 1281,
    Q2A_INT_EPS_TCG_WFQ_DEQ_OVERFLOW = 1282,
    Q2A_INT_EPS_ECC_ECC_1B_ERR_INT = 1283,
    Q2A_INT_EPS_ECC_ECC_2B_ERR_INT = 1284,
    Q2A_INT_IPPB_ERROR_ECC = 1285,
    Q2A_INT_IPPB_FLP_PACKETS_REJECTED_BY_EGW_INT = 1286,
    Q2A_INT_IPPB_FLP_PACKETS_REJECTED_BY_EGW_I_OPCODE = 1287,
    Q2A_INT_IPPB_LEL_INTERRUPT_REGISTER_ONE = 1288,
    Q2A_INT_IPPB_LEL_ONE_LEL_BURST_FIFO_DROP = 1289,
    Q2A_INT_IPPB_LEL_ONE_EGRESS_OPPORTUNISTIC_FIFO_DROP = 1290,
    Q2A_INT_IPPB_LEL_ONE_OPPORTUNISTIC_LOOKUP_DROP = 1291,
    Q2A_INT_IPPB_LEL_ONE_LEL_ERR_DATA_VALID = 1292,
    Q2A_INT_IPPB_LEL_ONE_LEL_CONTROL_FIFO_DROP = 1293,
    Q2A_INT_IPPB_LEL_ONE_LEL_TXI_DROP = 1294,
    Q2A_INT_IPPB_ECC_PARITY_ERR_INT = 1295,
    Q2A_INT_IPPB_ECC_ECC_1B_ERR_INT = 1296,
    Q2A_INT_IPPB_ECC_ECC_2B_ERR_INT = 1297,
    Q2A_INT_NMG_ERR_BITS_FROM_EGQ_INT = 1298,
    Q2A_INT_NMG_WRONG_EGQ_WORD_INT = 1299,
    Q2A_INT_NMG_SYNC_ETH_0_INT = 1300,
    Q2A_INT_NMG_SYNC_ETH_1_INT = 1301,
    Q2A_INT_CLU_ERROR_ECC = 1302,
    Q2A_INT_CLU_TX_FIFO_OVERFLOW_INT = 1303,
    Q2A_INT_CLU_RX_FIFO_OVERFLOW_INT = 1304,
    Q2A_INT_CLU_WRONG_WORD_FROM_PM_INT = 1305,
    Q2A_INT_CLU_TX_MISSING_SOB_INT = 1306,
    Q2A_INT_CLU_TX_DOUBLE_SOB_INT = 1307,
    Q2A_INT_CLU_RX_NUM_DROPPED_EOPS_INT = 1308,
    Q2A_INT_CLU_RX_NUM_DROPPED_EOPS_75P_INT = 1309,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_0_75P_INTERRUPT = 1310,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_INT = 1311,
    Q2A_INT_CLU_PFC_DEADLOCK_BREAKING_MECHANISM_INT = 1312,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_0 = 1313,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_1 = 1314,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_2 = 1315,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_3 = 1316,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_4 = 1317,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_5 = 1318,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_6 = 1319,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_7 = 1320,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_8 = 1321,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_9 = 1322,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_10 = 1323,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_11 = 1324,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_12 = 1325,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_13 = 1326,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_14 = 1327,
    Q2A_INT_CLU_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_15 = 1328,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_0_INT = 1329,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_1_INT = 1330,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_2_INT = 1331,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_3_INT = 1332,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_4_INT = 1333,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_5_INT = 1334,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_6_INT = 1335,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_7_INT = 1336,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_8_INT = 1337,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_9_INT = 1338,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_10_INT = 1339,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_11_INT = 1340,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_12_INT = 1341,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_13_INT = 1342,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_14_INT = 1343,
    Q2A_INT_CLU_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_15_INT = 1344,
    Q2A_INT_CLU_ECC_PARITY_ERR_INT = 1345,
    Q2A_INT_CLU_ECC_ECC_1B_ERR_INT = 1346,
    Q2A_INT_CLU_ECC_ECC_2B_ERR_INT = 1347,
    Q2A_INT_DQM_ERROR_ECC = 1348,
    Q2A_INT_DQM_HEAD_UPDT_IN_LAST_ERR_INT = 1349,
    Q2A_INT_DQM_HEAD_UPDT_IN_EMPTY_ERR_INT = 1350,
    Q2A_INT_DQM_DEQ_CMD_TO_EMPTY_ERR_INT = 1351,
    Q2A_INT_DQM_TX_FIFOS_ERR_INT = 1352,
    Q2A_INT_DQM_ALLOCATED_BDM_BDB_RANGE_ERR = 1353,
    Q2A_INT_DQM_ALLOCATED_WHEN_BDB_FIFO_EMPTY_ERR = 1354,
    Q2A_INT_DQM_ECC_ECC_1B_ERR_INT = 1355,
    Q2A_INT_DQM_ECC_ECC_2B_ERR_INT = 1356,
    Q2A_INT_DQM_TX_FIFO_ERR_TX_BD_FIFO_OVF_INT = 1357,
    Q2A_INT_DQM_TX_FIFO_ERR_TX_BD_FIFO_UNF_INT = 1358,
    Q2A_INT_DQM_TX_FIFO_ERR_TX_BB_FIFO_OVF_INT = 1359,
    Q2A_INT_DQM_TX_FIFO_ERR_TX_BB_FIFO_UNF_INT = 1360,
    Q2A_INT_RQP_ERROR_ECC = 1361,
    Q2A_INT_RQP_TDM_PACKET_SIZE_INT = 1362,
    Q2A_INT_RQP_ALL_DATA_BUFFERS_ALLOCATED_INT = 1363,
    Q2A_INT_RQP_UC_FIFO_FULL_INT = 1364,
    Q2A_INT_RQP_TDM_FIFO_FULL_INT = 1365,
    Q2A_INT_RQP_MCH_FIFO_FULL_INT = 1366,
    Q2A_INT_RQP_MCL_FIFO_FULL_INT = 1367,
    Q2A_INT_RQP_UC_PKT_PORT_FF = 1368,
    Q2A_INT_RQP_ILLEGAL_PKT_SIZE_INT = 1369,
    Q2A_INT_RQP_ECC_ECC_1B_ERR_INT = 1370,
    Q2A_INT_RQP_ECC_ECC_2B_ERR_INT = 1371,
    Q2A_INT_MCP_ERROR_ECC = 1372,
    Q2A_INT_MCP_ENG_DB_A_BANK_0_ACCESS_ERR_INT = 1373,
    Q2A_INT_MCP_ENG_DB_A_BANK_1_ACCESS_ERR_INT = 1374,
    Q2A_INT_MCP_ENG_DB_C_BANK_0_ACCESS_ERR_INT = 1375,
    Q2A_INT_MCP_ENG_DB_C_BANK_1_ACCESS_ERR_INT = 1376,
    Q2A_INT_MCP_ENG_DB_C_BANK_2_ACCESS_ERR_INT = 1377,
    Q2A_INT_MCP_ENG_DB_C_BANK_3_ACCESS_ERR_INT = 1378,
    Q2A_INT_MCP_ENG_DB_C_BANK_4_ACCESS_ERR_INT = 1379,
    Q2A_INT_MCP_ENG_DB_C_BANK_5_ACCESS_ERR_INT = 1380,
    Q2A_INT_MCP_ENG_DB_C_BANK_6_ACCESS_ERR_INT = 1381,
    Q2A_INT_MCP_ENG_DB_C_BANK_7_ACCESS_ERR_INT = 1382,
    Q2A_INT_MCP_ECC_ECC_1B_ERR_INT = 1383,
    Q2A_INT_MCP_ECC_ECC_2B_ERR_INT = 1384,
    Q2A_INT_ECI_ERROR_ECC = 1385,
    Q2A_INT_ECI_RESERVED_1 = 1386,
    Q2A_INT_ECI_UC_PLL_LOCKED_LOST = 1387,
    Q2A_INT_ECI_CORE_PLL_LOCKED_LOST = 1388,
    Q2A_INT_ECI_FAB_0_LOCKED_LOST = 1389,
    Q2A_INT_ECI_FAB_1_LOCKED_LOST = 1390,
    Q2A_INT_ECI_NIF_0_LOCKED_LOST = 1391,
    Q2A_INT_ECI_NIF_1_LOCKED_LOST = 1392,
    Q2A_INT_ECI_BS_PLL_LOCKED_LOST = 1393,
    Q2A_INT_ECI_TS_PLL_LOCKED_LOST = 1394,
    Q2A_INT_ECI_NS_TIMER_ASYNC_FIFO_FULL = 1395,
    Q2A_INT_ECI_NTP_TIMER_ASYNC_FIFO_FULL = 1396,
    Q2A_INT_ECI_IEEE_1588_TIMER_ASYNC_FIFO_FULL = 1397,
    Q2A_INT_ECI_ECC_ECC_1B_ERR_INT = 1398,
    Q2A_INT_ECI_ECC_ECC_2B_ERR_INT = 1399,
    Q2A_INT_ILE_ERROR_ECC = 1400,
    Q2A_INT_ILE_ILKN_RX_PORT_0_STATUS_CHANGE_INT = 1401,
    Q2A_INT_ILE_ILKN_RX_PORT_1_STATUS_CHANGE_INT = 1402,
    Q2A_INT_ILE_ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_0_INT = 1403,
    Q2A_INT_ILE_ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_1_INT = 1404,
    Q2A_INT_ILE_ILKN_CORE_RX_0_INT = 1405,
    Q2A_INT_ILE_ILKN_CORE_RX_0_SECOND_INT = 1406,
    Q2A_INT_ILE_ILKN_CORE_TX_0_INT = 1407,
    Q2A_INT_ILE_ILKN_CORE_TX_0_SECOND_INT = 1408,
    Q2A_INT_ILE_ILKN_CORE_RX_1_INT = 1409,
    Q2A_INT_ILE_ILKN_CORE_RX_1_SECOND_INT = 1410,
    Q2A_INT_ILE_ILKN_CORE_TX_1_INT = 1411,
    Q2A_INT_ILE_ILKN_CORE_TX_1_SECOND_INT = 1412,
    Q2A_INT_ILE_RX_ELK_OVF_INT = 1413,
    Q2A_INT_ILE_ECC_ECC_1B_ERR_INT = 1414,
    Q2A_INT_ILE_ECC_ECC_2B_ERR_INT = 1415,
    Q2A_INT_MDB_ERROR_ECC = 1416,
    Q2A_INT_MDB_ISEM_1_EM_CUCKOO_FAIL = 1417,
    Q2A_INT_MDB_ISEM_2_EM_CUCKOO_FAIL = 1418,
    Q2A_INT_MDB_ISEM_3_EM_CUCKOO_FAIL = 1419,
    Q2A_INT_MDB_LEM_EM_CUCKOO_FAIL = 1420,
    Q2A_INT_MDB_IOEM_0_EM_CUCKOO_FAIL = 1421,
    Q2A_INT_MDB_IOEM_1_EM_CUCKOO_FAIL = 1422,
    Q2A_INT_MDB_MC_ID_EM_CUCKOO_FAIL = 1423,
    Q2A_INT_MDB_GLEM_0_EM_CUCKOO_FAIL = 1424,
    Q2A_INT_MDB_GLEM_1_EM_CUCKOO_FAIL = 1425,
    Q2A_INT_MDB_EOEM_0_EM_CUCKOO_FAIL = 1426,
    Q2A_INT_MDB_EOEM_1_EM_CUCKOO_FAIL = 1427,
    Q2A_INT_MDB_ESEM_EM_CUCKOO_FAIL = 1428,
    Q2A_INT_MDB_EXEM_1_EM_CUCKOO_FAIL = 1429,
    Q2A_INT_MDB_EXEM_2_EM_CUCKOO_FAIL = 1430,
    Q2A_INT_MDB_EXEM_3_EM_CUCKOO_FAIL = 1431,
    Q2A_INT_MDB_EXEM_4_EM_CUCKOO_FAIL = 1432,
    Q2A_INT_MDB_RMEP_EM_CUCKOO_FAIL = 1433,
    Q2A_INT_MDB_LEM_EMP_PULSE_SCAN_DONE = 1434,
    Q2A_INT_MDB_EXEM_3_EMP_PULSE_SCAN_DONE = 1435,
    Q2A_INT_MDB_EXEM_4_EMP_PULSE_SCAN_DONE = 1436,
    Q2A_INT_MDB_ECC_PARITY_ERR_INT = 1437,
    Q2A_INT_MDB_ECC_ECC_1B_ERR_INT = 1438,
    Q2A_INT_MDB_ECC_ECC_2B_ERR_INT = 1439,

    Q2A_INT_DCC_TEMPERATURE_READOUT_ERROR,
    Q2A_INT_DCC_TSM_ERROR,
    Q2A_INT_DCC_RDR_LAST_SLICE_FIFO_OVERFLOW,
    Q2A_INT_DCC_RDR_LAST_SLICE_FIFO_UNDERFLOW,
    Q2A_INT_DCC_TEMPERATURE_READOUT_ABOVE_ABS,
    Q2A_INT_DCC_TEMPERATURE_READOUT_ABOVE_ABS_2,
    Q2A_INT_DCC_TSM_REFRESH_ACC_OVERFLOW,
    Q2A_INT_DCC_PIPELINES_RD_CRC_FIFO_OVERFLOW,
    Q2A_INT_DCC_PIPELINES_RD_CRC_FIFO_UNDERFLOW,
    Q2A_INT_DCC_PIPELINES_WR_CRC_FIFO_OVERFLOW,
    Q2A_INT_DCC_PIPELINES_WR_CRC_FIFO_UNDERFLOW,
    Q2A_INT_FEU_RX_INSTRUMENTATION_INT,
    Q2A_INT_FEU_RX_SAR_INSTRUMENTATION_INT,

    Q2A_INT_LAST
} q2a_interrupt_type;

#endif
