{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606748100097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606748100106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 22:54:59 2020 " "Processing started: Mon Nov 30 22:54:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606748100106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748100106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D8M_FMC -c D8M_FMC " "Command: quartus_map --read_settings_files=on --write_settings_files=off D8M_FMC -c D8M_FMC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748100106 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/pll_vga.qip " "Tcl Script File V/pll_vga.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/pll_vga.qip " "set_global_assignment -name QIP_FILE V/pll_vga.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1606748100288 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1606748100288 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748101079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606748101131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606748101131 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_FAN/I2C_Config.v " "Can't analyze file -- file V_FAN/I2C_Config.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606748110937 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_FAN/I2C_Bus_Controller.v " "Can't analyze file -- file V_FAN/I2C_Bus_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606748110937 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_FAN/Fan_Control.v " "Can't analyze file -- file V_FAN/Fan_Control.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606748110937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/r_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/r_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 R_GAIN " "Found entity 1: R_GAIN" {  } { { "V_D8M/R_GAIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/R_GAIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/g_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/g_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 G_GAIN " "Found entity 1: G_GAIN" {  } { { "V_D8M/G_GAIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/G_GAIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/b_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/b_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 B_GAIN " "Found entity 1: B_GAIN" {  } { { "V_D8M/B_GAIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/B_GAIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110947 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "A10GFP_D8M_FMC_RTL.v " "Can't analyze file -- file A10GFP_D8M_FMC_RTL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606748110947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_TEST " "Found entity 1: VCM_TEST" {  } { { "V_Auto/VCM_TEST.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_step.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_step.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_STEP " "Found entity 1: VCM_STEP" {  } { { "V_Auto/VCM_STEP.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_STEP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_focus_on.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110971 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(288) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(288): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v" 288 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1606748110972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/lcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/i2c_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/focus_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V_Auto/CLOCKMEM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/modify_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606748110993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606748110993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_sync_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V_Auto/RESET_DELAY.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748110993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748110993 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep MIPI_CAMERA_CONFIG.v(33) " "Verilog HDL Attribute warning at MIPI_CAMERA_CONFIG.v(33): overriding existing value for attribute \"keep\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 33 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748110993 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIPI_CAMERA_CONFIG.v(56) " "Verilog HDL information at MIPI_CAMERA_CONFIG.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606748110993 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(338) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(338): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 338 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1606748110993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111003 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep MIPI_BRIDGE_CONFIG.v(38) " "Verilog HDL Attribute warning at MIPI_BRIDGE_CONFIG.v(38): overriding existing value for attribute \"keep\"" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 38 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111003 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(350) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(350): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 350 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1606748111003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW_RGB_BIN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/fram_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/fram_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRAM_BUFF " "Found entity 1: FRAM_BUFF" {  } { { "V_D8M/FRAM_BUFF.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRAM_BUFF.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw2rgb_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_J " "Found entity 1: RAW2RGB_J" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/frm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/frm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRM_COUNTER " "Found entity 1: FRM_COUNTER" {  } { { "V_D8M/FRM_COUNTER.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRM_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111023 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ON_CHIP_FRAM.v(31) " "Verilog HDL Module Instantiation warning at ON_CHIP_FRAM.v(31): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/ON_CHIP_FRAM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/ON_CHIP_FRAM.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1606748111023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/on_chip_fram.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/on_chip_fram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ON_CHIP_FRAM " "Found entity 1: ON_CHIP_FRAM" {  } { { "V_D8M/ON_CHIP_FRAM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/ON_CHIP_FRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/gamma_correct.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/gamma_correct.v" { { "Info" "ISGN_ENTITY_NAME" "1 GAMMA_CORRECT " "Found entity 1: GAMMA_CORRECT" {  } { { "V_D8M/GAMMA_CORRECT.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/GAMMA_CORRECT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/bezier_curve.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/bezier_curve.v" { { "Info" "ISGN_ENTITY_NAME" "1 BEZIER_CURVE " "Found entity 1: BEZIER_CURVE" {  } { { "V_D8M/BEZIER_CURVE.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/BEZIER_CURVE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/p2.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 P2 " "Found entity 1: P2" {  } { { "V_D8M/P2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/p1.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/p1.v" { { "Info" "ISGN_ENTITY_NAME" "1 P1 " "Found entity 1: P1" {  } { { "V_D8M/P1.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi_tx_reconfig/i2c_hdmi_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi_tx_reconfig/i2c_hdmi_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_HDMI_Config " "Found entity 1: I2C_HDMI_Config" {  } { { "V_HDMI_TX_Reconfig/I2C_HDMI_Config.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_HDMI_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi_tx_reconfig/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi_tx_reconfig/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "V_HDMI_TX_Reconfig/I2C_Controller.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi_tx_reconfig/audio_if.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi_tx_reconfig/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_IF " "Found entity 1: AUDIO_IF" {  } { { "V_HDMI_TX_Reconfig/AUDIO_IF.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/AUDIO_IF.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi_tx_reconfig/hdmi_tx_ad7513.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi_tx_reconfig/hdmi_tx_ad7513.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_TX_AD7513 " "Found entity 1: HDMI_TX_AD7513" {  } { { "V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "V/pll_test.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test/pll_test_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test/pll_test_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_0002 " "Found entity 1: pll_test_0002" {  } { { "V/pll_test/pll_test_0002.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test/pll_test_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/shi.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/shi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHI " "Found entity 1: SHI" {  } { { "V_Auto/SHI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/SHI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_video.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_video.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_video " "Found entity 1: pll_video" {  } { { "V/pll_video.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_video/pll_video_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_video/pll_video_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_video_0002 " "Found entity 1: pll_video_0002" {  } { { "V/pll_video/pll_video_0002.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video/pll_video_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111053 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d8m_fmc.v 1 1 " "Using design file d8m_fmc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_FMC " "Found entity 1: D8M_FMC" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111167 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606748111167 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HZ1_50M d8m_fmc.v(310) " "Verilog HDL Implicit Net warning at d8m_fmc.v(310): created implicit net for \"HZ1_50M\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 310 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D8M_FMC " "Elaborating entity \"D8M_FMC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606748111178 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FSM_A d8m_fmc.v(32) " "Output port \"FSM_A\" at d8m_fmc.v(32) has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606748111178 "|D8M_FMC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK d8m_fmc.v(36) " "Output port \"SD_CLK\" at d8m_fmc.v(36) has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606748111178 "|D8M_FMC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX d8m_fmc.v(42) " "Output port \"UART_TX\" at d8m_fmc.v(42) has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606748111178 "|D8M_FMC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT_p d8m_fmc.v(57) " "Output port \"SMA_CLKOUT_p\" at d8m_fmc.v(57) has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606748111178 "|D8M_FMC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_SPDIF d8m_fmc.v(69) " "Output port \"HDMI_SPDIF\" at d8m_fmc.v(69) has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606748111178 "|D8M_FMC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:dl " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:dl\"" {  } { { "d8m_fmc.v" "dl" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "d8m_fmc.v" "cfin" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111214 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(18) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(18): object VCM_I2C_SCL used but never assigned" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 18 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1606748111214 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(18) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606748111214 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606748111214 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(126) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(126): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111238 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(173) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(173): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111238 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(200) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(200): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111238 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "MIPI_CAMERA_CONFIG.v(517) " "Verilog HDL Case Statement warning at MIPI_CAMERA_CONFIG.v(517): case item expression covers a value already covered by a previous case item" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 517 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1606748111258 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID0 MIPI_CAMERA_CONFIG.v(11) " "Output port \"ID0\" at MIPI_CAMERA_CONFIG.v(11) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606748111268 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(13) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(13) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606748111268 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(21) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(21) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606748111278 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(32) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(32) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606748111278 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "c1" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wrd" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111424 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111424 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111424 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wpt" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111498 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111498 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111498 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111498 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "rd" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111537 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111537 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111537 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111537 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111537 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111537 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748111537 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1606748111537 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "DY" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_GAIN MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2 " "Elaborating entity \"R_GAIN\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "r2" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/R_GAIN.v" "LPM_CONSTANT_component" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/R_GAIN.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/R_GAIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/R_GAIN.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1098 " "Parameter \"lpm_cvalue\" = \"1098\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748111665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=R " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=R\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748111665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748111665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748111665 ""}  } { { "V_D8M/R_GAIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/R_GAIN.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748111665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_sc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_sc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_sc8 " "Found entity 1: lpm_constant_sc8" {  } { { "db/lpm_constant_sc8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_sc8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748111676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748111676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_sc8 MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag " "Elaborating entity \"lpm_constant_sc8\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748111676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_sc8.tdf" "mgl_prim1" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_sc8.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_sc8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_sc8.tdf" 30 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00010001001010 " "Parameter \"CVALUE\" = \"00010001001010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1375731712 " "Parameter \"NODE_NAME\" = \"1375731712\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 14 " "Parameter \"WIDTH_WORD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112333 ""}  } { { "db/lpm_constant_sc8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_sc8.tdf" 30 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748112333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G_GAIN MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2 " "Elaborating entity \"G_GAIN\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "g2" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/G_GAIN.v" "LPM_CONSTANT_component" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/G_GAIN.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/G_GAIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/G_GAIN.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1216 " "Parameter \"lpm_cvalue\" = \"1216\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=G " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=G\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112872 ""}  } { { "V_D8M/G_GAIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/G_GAIN.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748112872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_fc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_fc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_fc8 " "Found entity 1: lpm_constant_fc8" {  } { { "db/lpm_constant_fc8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_fc8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748112882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748112882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_fc8 MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fc8:ag " "Elaborating entity \"lpm_constant_fc8\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fc8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_fc8.tdf" "mgl_prim1" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_fc8.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_fc8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_fc8.tdf" 30 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fc8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00010011000000 " "Parameter \"CVALUE\" = \"00010011000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1191182336 " "Parameter \"NODE_NAME\" = \"1191182336\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 14 " "Parameter \"WIDTH_WORD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112918 ""}  } { { "db/lpm_constant_fc8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_fc8.tdf" 30 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748112918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_GAIN MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2 " "Elaborating entity \"B_GAIN\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "b2" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/B_GAIN.v" "LPM_CONSTANT_component" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/B_GAIN.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/B_GAIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/B_GAIN.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1024 " "Parameter \"lpm_cvalue\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=B " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748112965 ""}  } { { "V_D8M/B_GAIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/B_GAIN.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748112965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_na8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_na8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_na8 " "Found entity 1: lpm_constant_na8" {  } { { "db/lpm_constant_na8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_na8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748112976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748112976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_na8 MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_na8:ag " "Elaborating entity \"lpm_constant_na8\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_na8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_na8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_na8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_na8.tdf" "mgl_prim1" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_na8.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748112991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_na8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_na8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_na8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_na8.tdf" 30 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_na8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_na8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00010000000000 " "Parameter \"CVALUE\" = \"00010000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1107296256 " "Parameter \"NODE_NAME\" = \"1107296256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 14 " "Parameter \"WIDTH_WORD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113016 ""}  } { { "db/lpm_constant_na8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_na8.tdf" 30 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748113016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(127) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(127): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748113028 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(174): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748113028 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748113028 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(234) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(234): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748113038 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(235) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(235): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748113038 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(236) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(236): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748113038 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(237) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(237): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748113038 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(238) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(238): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748113038 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606748113049 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:pll_ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:pll_ref\"" {  } { { "d8m_fmc.v" "pll_ref" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_0002 pll_test:pll_ref\|pll_test_0002:pll_test_inst " "Elaborating entity \"pll_test_0002\" for hierarchy \"pll_test:pll_ref\|pll_test_0002:pll_test_inst\"" {  } { { "V/pll_test.v" "pll_test_inst" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\"" {  } { { "V/pll_test/pll_test_0002.v" "altera_pll_i" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test/pll_test_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113172 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606748113192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\"" {  } { { "V/pll_test/pll_test_0002.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test/pll_test_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.535433 MHz " "Parameter \"output_clock_frequency1\" = \"1.535433 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113216 ""}  } { { "V/pll_test/pll_test_0002.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test/pll_test_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748113216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_video pll_video:pll_vg " "Elaborating entity \"pll_video\" for hierarchy \"pll_video:pll_vg\"" {  } { { "d8m_fmc.v" "pll_vg" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_video_0002 pll_video:pll_vg\|pll_video_0002:pll_video_inst " "Elaborating entity \"pll_video_0002\" for hierarchy \"pll_video:pll_vg\|pll_video_0002:pll_video_inst\"" {  } { { "V/pll_video.v" "pll_video_inst" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\"" {  } { { "V/pll_video/pll_video_0002.v" "altera_pll_i" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video/pll_video_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113248 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606748113258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\"" {  } { { "V/pll_video/pll_video_0002.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video/pll_video_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 74.242424 MHz " "Parameter \"output_clock_frequency0\" = \"74.242424 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113282 ""}  } { { "V/pll_video/pll_video_0002.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video/pll_video_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748113282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ON_CHIP_FRAM ON_CHIP_FRAM:fra " "Elaborating entity \"ON_CHIP_FRAM\" for hierarchy \"ON_CHIP_FRAM:fra\"" {  } { { "d8m_fmc.v" "fra" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRM_COUNTER ON_CHIP_FRAM:fra\|FRM_COUNTER:wrw " "Elaborating entity \"FRM_COUNTER\" for hierarchy \"ON_CHIP_FRAM:fra\|FRM_COUNTER:wrw\"" {  } { { "V_D8M/ON_CHIP_FRAM.v" "wrw" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/ON_CHIP_FRAM.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 FRM_COUNTER.v(13) " "Verilog HDL assignment warning at FRM_COUNTER.v(13): truncated value with size 32 to match size of target (20)" {  } { { "V_D8M/FRM_COUNTER.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRM_COUNTER.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748113302 "|D8M_FMC|ON_CHIP_FRAM:fra|FRM_COUNTER:wrw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRAM_BUFF ON_CHIP_FRAM:fra\|FRAM_BUFF:GG " "Elaborating entity \"FRAM_BUFF\" for hierarchy \"ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\"" {  } { { "V_D8M/ON_CHIP_FRAM.v" "GG" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/ON_CHIP_FRAM.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/FRAM_BUFF.v" "altsyncram_component" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRAM_BUFF.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/FRAM_BUFF.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRAM_BUFF.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component " "Instantiated megafunction \"ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 921600 " "Parameter \"numwords_a\" = \"921600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 921600 " "Parameter \"numwords_b\" = \"921600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 20 " "Parameter \"widthad_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 20 " "Parameter \"widthad_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748113480 ""}  } { { "V_D8M/FRAM_BUFF.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRAM_BUFF.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748113480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_feo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_feo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_feo2 " "Found entity 1: altsyncram_feo2" {  } { { "db/altsyncram_feo2.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/altsyncram_feo2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748113676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748113676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_feo2 ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_feo2:auto_generated " "Elaborating entity \"altsyncram_feo2\" for hierarchy \"ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_feo2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748113676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748114026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748114026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_feo2:auto_generated\|decode_6oa:decode2 " "Elaborating entity \"decode_6oa\" for hierarchy \"ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_feo2:auto_generated\|decode_6oa:decode2\"" {  } { { "db/altsyncram_feo2.tdf" "decode2" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/altsyncram_feo2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_v3a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_v3a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_v3a " "Found entity 1: decode_v3a" {  } { { "db/decode_v3a.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/decode_v3a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748114108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748114108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_v3a ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_feo2:auto_generated\|decode_v3a:rden_decode_a " "Elaborating entity \"decode_v3a\" for hierarchy \"ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_feo2:auto_generated\|decode_v3a:rden_decode_a\"" {  } { { "db/altsyncram_feo2.tdf" "rden_decode_a" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/altsyncram_feo2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vjb " "Found entity 1: mux_vjb" {  } { { "db/mux_vjb.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/mux_vjb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748114203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748114203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vjb ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_feo2:auto_generated\|mux_vjb:mux4 " "Elaborating entity \"mux_vjb\" for hierarchy \"ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_feo2:auto_generated\|mux_vjb:mux4\"" {  } { { "db/altsyncram_feo2.tdf" "mux4" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/altsyncram_feo2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_J RAW2RGB_J:u4 " "Elaborating entity \"RAW2RGB_J\" for hierarchy \"RAW2RGB_J:u4\"" {  } { { "d8m_fmc.v" "u4" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RAW2RGB_J.v(34) " "Verilog HDL assignment warning at RAW2RGB_J.v(34): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114261 "|D8M_FMC|RAW2RGB_J:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RAW2RGB_J.v(35) " "Verilog HDL assignment warning at RAW2RGB_J.v(35): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114261 "|D8M_FMC|RAW2RGB_J:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RAW2RGB_J.v(36) " "Verilog HDL assignment warning at RAW2RGB_J.v(36): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114261 "|D8M_FMC|RAW2RGB_J:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RAW2RGB_J.v(48) " "Verilog HDL assignment warning at RAW2RGB_J.v(48): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114261 "|D8M_FMC|RAW2RGB_J:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RAW2RGB_J.v(49) " "Verilog HDL assignment warning at RAW2RGB_J.v(49): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114261 "|D8M_FMC|RAW2RGB_J:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J RAW2RGB_J:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\"" {  } { { "V_D8M/RAW2RGB_J.v" "u0" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(28) " "Verilog HDL assignment warning at Line_Buffer_J.v(28): truncated value with size 32 to match size of target (2)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114283 "|D8M_FMC|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(31) " "Verilog HDL assignment warning at Line_Buffer_J.v(31): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114284 "|D8M_FMC|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(32) " "Verilog HDL assignment warning at Line_Buffer_J.v(32): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114284 "|D8M_FMC|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(33) " "Verilog HDL assignment warning at Line_Buffer_J.v(33): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114284 "|D8M_FMC|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(36) " "Verilog HDL assignment warning at Line_Buffer_J.v(36): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114284 "|D8M_FMC|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(43) " "Verilog HDL assignment warning at Line_Buffer_J.v(43): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114284 "|D8M_FMC|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "altsyncram_component" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114375 ""}  } { { "V_D8M/int_line.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748114375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2v1 " "Found entity 1: altsyncram_u2v1" {  } { { "db/altsyncram_u2v1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/altsyncram_u2v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748114420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748114420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2v1 RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_u2v1:auto_generated " "Elaborating entity \"altsyncram_u2v1\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_u2v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN RAW2RGB_J:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"RAW2RGB_J:u4\|RAW_RGB_BIN:bin\"" {  } { { "V_D8M/RAW2RGB_J.v" "bin" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(41) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(41): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW_RGB_BIN.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114487 "|D8M_FMC|RAW2RGB_J:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(47) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(47): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW_RGB_BIN.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114487 "|D8M_FMC|RAW2RGB_J:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(53) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(53): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW_RGB_BIN.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114487 "|D8M_FMC|RAW2RGB_J:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(59) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(59): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW_RGB_BIN.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114487 "|D8M_FMC|RAW2RGB_J:u4|RAW_RGB_BIN:bin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "d8m_fmc.v" "u1" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(63) " "Verilog HDL assignment warning at VGA_Controller.v(63): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114508 "|D8M_FMC|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(66) " "Verilog HDL assignment warning at VGA_Controller.v(66): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114508 "|D8M_FMC|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(69) " "Verilog HDL assignment warning at VGA_Controller.v(69): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114508 "|D8M_FMC|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(128) " "Verilog HDL assignment warning at VGA_Controller.v(128): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114508 "|D8M_FMC|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(153) " "Verilog HDL assignment warning at VGA_Controller.v(153): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114508 "|D8M_FMC|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_FOCUS_ON AUTO_FOCUS_ON:u9 " "Elaborating entity \"AUTO_FOCUS_ON\" for hierarchy \"AUTO_FOCUS_ON:u9\"" {  } { { "d8m_fmc.v" "u9" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AUTO_FOCUS_ON.v(19) " "Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/AUTO_FOCUS_ON.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114530 "|D8M_FMC|AUTO_FOCUS_ON:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOCUS_ADJ FOCUS_ADJ:adl " "Elaborating entity \"FOCUS_ADJ\" for hierarchy \"FOCUS_ADJ:adl\"" {  } { { "d8m_fmc.v" "adl" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_SYNC_MODIFY FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE " "Elaborating entity \"AUTO_SYNC_MODIFY\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "RE" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_SYNC FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs " "Elaborating entity \"MODIFY_SYNC\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\"" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "vs" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MODIFY_SYNC.v(19) " "Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/MODIFY_SYNC.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114588 "|D8M_FMC|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_COUNTER FOCUS_ADJ:adl\|LCD_COUNTER:cv1 " "Elaborating entity \"LCD_COUNTER\" for hierarchy \"FOCUS_ADJ:adl\|LCD_COUNTER:cv1\"" {  } { { "V_Auto/FOCUS_ADJ.v" "cv1" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(31) " "Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/LCD_COUNTER.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114606 "|D8M_FMC|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(36) " "Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/LCD_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114606 "|D8M_FMC|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(39) " "Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/LCD_COUNTER.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114606 "|D8M_FMC|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(47) " "Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/LCD_COUNTER.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114606 "|D8M_FMC|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P FOCUS_ADJ:adl\|VCM_CTRL_P:pp " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\"" {  } { { "V_Auto/FOCUS_ADJ.v" "pp" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 VCM_CTRL_P.v(24) " "Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_CTRL_P.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114630 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_CTRL_P.v(53) " "Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_CTRL_P.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114630 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\"" {  } { { "V_Auto/VCM_CTRL_P.v" "f" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_CTRL_P.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(32) " "Verilog HDL assignment warning at F_VCM.v(32): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114652 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(41) " "Verilog HDL assignment warning at F_VCM.v(41): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114652 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(49) " "Verilog HDL assignment warning at F_VCM.v(49): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114652 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DELAY FOCUS_ADJ:adl\|I2C_DELAY:i2c " "Elaborating entity \"I2C_DELAY\" for hierarchy \"FOCUS_ADJ:adl\|I2C_DELAY:i2c\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114678 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "READY1 I2C_DELAY.v(6) " "Output port \"READY1\" at I2C_DELAY.v(6) has no driver" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/I2C_DELAY.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606748114678 "|D8M_FMC|FOCUS_ADJ:adl|I2C_DELAY:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_I2C FOCUS_ADJ:adl\|VCM_I2C:i2c2 " "Elaborating entity \"VCM_I2C\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c2" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(116) " "Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114693 "|D8M_FMC|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(169) " "Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114693 "|D8M_FMC|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VCM_I2C.v(208) " "Verilog HDL assignment warning at VCM_I2C.v(208): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114703 "|D8M_FMC|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR VCM_I2C.v(32) " "Output port \"TR\" at VCM_I2C.v(32) has no driver" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606748114709 "|D8M_FMC|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GAMMA_CORRECT GAMMA_CORRECT:ui " "Elaborating entity \"GAMMA_CORRECT\" for hierarchy \"GAMMA_CORRECT:ui\"" {  } { { "d8m_fmc.v" "ui" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P1 GAMMA_CORRECT:ui\|P1:pp11 " "Elaborating entity \"P1\" for hierarchy \"GAMMA_CORRECT:ui\|P1:pp11\"" {  } { { "V_D8M/GAMMA_CORRECT.v" "pp11" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/GAMMA_CORRECT.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/P1.v" "LPM_CONSTANT_component" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P1.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/P1.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P1.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 255 " "Parameter \"lpm_cvalue\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=PP1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=PP1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114821 ""}  } { { "V_D8M/P1.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P1.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748114821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_qh8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_qh8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_qh8 " "Found entity 1: lpm_constant_qh8" {  } { { "db/lpm_constant_qh8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_qh8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748114832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748114832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_qh8 GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qh8:ag " "Elaborating entity \"lpm_constant_qh8\" for hierarchy \"GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qh8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qh8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qh8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_qh8.tdf" "mgl_prim1" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_qh8.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qh8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qh8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_qh8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_qh8.tdf" 30 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qh8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"GAMMA_CORRECT:ui\|P1:pp11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qh8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0011111111 " "Parameter \"CVALUE\" = \"0011111111\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1347432704 " "Parameter \"NODE_NAME\" = \"1347432704\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 10 " "Parameter \"WIDTH_WORD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114865 ""}  } { { "db/lpm_constant_qh8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_qh8.tdf" 30 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748114865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P2 GAMMA_CORRECT:ui\|P2:pp22 " "Elaborating entity \"P2\" for hierarchy \"GAMMA_CORRECT:ui\|P2:pp22\"" {  } { { "V_D8M/GAMMA_CORRECT.v" "pp22" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/GAMMA_CORRECT.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/P2.v" "LPM_CONSTANT_component" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P2.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/P2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P2.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 416 " "Parameter \"lpm_cvalue\" = \"416\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=pp2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=pp2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114918 ""}  } { { "V_D8M/P2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P2.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748114918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_1g8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_1g8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_1g8 " "Found entity 1: lpm_constant_1g8" {  } { { "db/lpm_constant_1g8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_1g8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748114928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748114928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_1g8 GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_1g8:ag " "Elaborating entity \"lpm_constant_1g8\" for hierarchy \"GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_1g8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_1g8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_1g8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_1g8.tdf" "mgl_prim1" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_1g8.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_1g8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_1g8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_1g8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_1g8.tdf" 30 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_1g8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"GAMMA_CORRECT:ui\|P2:pp22\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_1g8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0110100000 " "Parameter \"CVALUE\" = \"0110100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1886401024 " "Parameter \"NODE_NAME\" = \"1886401024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 10 " "Parameter \"WIDTH_WORD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606748114966 ""}  } { { "db/lpm_constant_1g8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/lpm_constant_1g8.tdf" 30 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606748114966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEZIER_CURVE GAMMA_CORRECT:ui\|BEZIER_CURVE:rr " "Elaborating entity \"BEZIER_CURVE\" for hierarchy \"GAMMA_CORRECT:ui\|BEZIER_CURVE:rr\"" {  } { { "V_D8M/GAMMA_CORRECT.v" "rr" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/GAMMA_CORRECT.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BEZIER_CURVE.v(16) " "Verilog HDL assignment warning at BEZIER_CURVE.v(16): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/BEZIER_CURVE.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/BEZIER_CURVE.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748114976 "|D8M_FMC|GAMMA_CORRECT:ui|BEZIER_CURVE:rr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_TX_AD7513 HDMI_TX_AD7513:hdmi " "Elaborating entity \"HDMI_TX_AD7513\" for hierarchy \"HDMI_TX_AD7513:hdmi\"" {  } { { "d8m_fmc.v" "hdmi" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748114999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\"" {  } { { "V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v" "u_I2C_HDMI_Config" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748115009 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_HDMI_Config.v(45) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(45): truncated value with size 32 to match size of target (16)" {  } { { "V_HDMI_TX_Reconfig/I2C_HDMI_Config.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_HDMI_Config.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748115009 "|D8M_FMC|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_HDMI_Config.v(93) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(93): truncated value with size 32 to match size of target (6)" {  } { { "V_HDMI_TX_Reconfig/I2C_HDMI_Config.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_HDMI_Config.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748115009 "|D8M_FMC|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\"" {  } { { "V_HDMI_TX_Reconfig/I2C_HDMI_Config.v" "u0" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_HDMI_Config.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748115043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(64) " "Verilog HDL assignment warning at I2C_Controller.v(64): truncated value with size 32 to match size of target (1)" {  } { { "V_HDMI_TX_Reconfig/I2C_Controller.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_Controller.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748115043 "|D8M_FMC|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(87) " "Verilog HDL assignment warning at I2C_Controller.v(87): truncated value with size 32 to match size of target (6)" {  } { { "V_HDMI_TX_Reconfig/I2C_Controller.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_Controller.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748115043 "|D8M_FMC|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_IF HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG " "Elaborating entity \"AUDIO_IF\" for hierarchy \"HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\"" {  } { { "V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v" "u_AVG" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748115063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_IF.v(113) " "Verilog HDL assignment warning at AUDIO_IF.v(113): truncated value with size 32 to match size of target (6)" {  } { { "V_HDMI_TX_Reconfig/AUDIO_IF.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/AUDIO_IF.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748115063 "|D8M_FMC|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_IF.v(129) " "Verilog HDL assignment warning at AUDIO_IF.v(129): truncated value with size 32 to match size of target (7)" {  } { { "V_HDMI_TX_Reconfig/AUDIO_IF.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/AUDIO_IF.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748115063 "|D8M_FMC|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_IF.v(155) " "Verilog HDL assignment warning at AUDIO_IF.v(155): truncated value with size 32 to match size of target (6)" {  } { { "V_HDMI_TX_Reconfig/AUDIO_IF.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/AUDIO_IF.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606748115063 "|D8M_FMC|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606748115775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.30.22:55:19 Progress: Loading sld86241617/alt_sld_fab_wrapper_hw.tcl " "2020.11.30.22:55:19 Progress: Loading sld86241617/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748119991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748122744 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748122985 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748125891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748125995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748126125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748126275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748126284 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748126285 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606748127033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld86241617/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld86241617/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld86241617/alt_sld_fab.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/ip/sld86241617/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748127294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748127294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748127449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748127449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748127463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748127463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748127542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748127542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748127655 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748127655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748127655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/ip/sld86241617/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606748127743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748127743 ""}
{ "Warning" "WSGN_WIRE_LOOP" "HDMI_TX_AD7513:hdmi\|HDMI_MCLK " "Node \"HDMI_TX_AD7513:hdmi\|HDMI_MCLK\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v" "HDMI_MCLK" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v" 16 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1606748129365 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|Ram0 " "RAM logic \"HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "V_HDMI_TX_Reconfig/AUDIO_IF.v" "Ram0" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/AUDIO_IF.v" 166 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1606748130908 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606748130908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748132434 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606748142827 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAMERA_I2C_SCL " "Inserted always-enabled tri-state buffer between \"CAMERA_I2C_SCL\" and its non-tri-state driver." {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"HDMI_I2C_SCL\" and its non-tri-state driver." {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1606748142966 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1606748142966 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[0\] " "bidirectional pin \"FSM_D\[0\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[1\] " "bidirectional pin \"FSM_D\[1\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[2\] " "bidirectional pin \"FSM_D\[2\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[3\] " "bidirectional pin \"FSM_D\[3\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[4\] " "bidirectional pin \"FSM_D\[4\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[5\] " "bidirectional pin \"FSM_D\[5\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[6\] " "bidirectional pin \"FSM_D\[6\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[7\] " "bidirectional pin \"FSM_D\[7\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[8\] " "bidirectional pin \"FSM_D\[8\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[9\] " "bidirectional pin \"FSM_D\[9\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[10\] " "bidirectional pin \"FSM_D\[10\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[11\] " "bidirectional pin \"FSM_D\[11\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[12\] " "bidirectional pin \"FSM_D\[12\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[13\] " "bidirectional pin \"FSM_D\[13\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[14\] " "bidirectional pin \"FSM_D\[14\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FSM_D\[15\] " "bidirectional pin \"FSM_D\[15\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "bidirectional pin \"SD_DATA\[0\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "bidirectional pin \"SD_DATA\[1\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "bidirectional pin \"SD_DATA\[2\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "bidirectional pin \"SD_DATA\[3\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SCL " "bidirectional pin \"FPGA_I2C_SCL\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDA " "bidirectional pin \"FPGA_I2C_SDA\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[0\] " "bidirectional pin \"TMD_D\[0\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[1\] " "bidirectional pin \"TMD_D\[1\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[2\] " "bidirectional pin \"TMD_D\[2\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[3\] " "bidirectional pin \"TMD_D\[3\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[4\] " "bidirectional pin \"TMD_D\[4\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[5\] " "bidirectional pin \"TMD_D\[5\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[6\] " "bidirectional pin \"TMD_D\[6\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[7\] " "bidirectional pin \"TMD_D\[7\]\" has no driver" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606748142966 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1606748142966 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 " "Register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1\"" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1606748143037 "|D8M_FMC|FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1606748143037 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~5 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~5\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1606748143037 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~9 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~9\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1606748143037 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~13 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~13\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1606748143037 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~17 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~17\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1606748143037 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~21 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~21\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1606748143037 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~25 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~25\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1606748143037 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~29 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~29\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1606748143037 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~33 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~33\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1606748143037 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~37 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~37\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1606748143037 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~41 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~41\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1606748143037 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1606748143037 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "CAMERA_I2C_SCL~synth " "Node \"CAMERA_I2C_SCL~synth\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748156550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_I2C_SCL~synth " "Node \"HDMI_I2C_SCL~synth\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748156550 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748156550 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606748156550 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[1\] GND " "Pin \"FSM_A\[1\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[2\] GND " "Pin \"FSM_A\[2\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[3\] GND " "Pin \"FSM_A\[3\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[4\] GND " "Pin \"FSM_A\[4\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[5\] GND " "Pin \"FSM_A\[5\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[6\] GND " "Pin \"FSM_A\[6\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[7\] GND " "Pin \"FSM_A\[7\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[8\] GND " "Pin \"FSM_A\[8\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[9\] GND " "Pin \"FSM_A\[9\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[10\] GND " "Pin \"FSM_A\[10\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[11\] GND " "Pin \"FSM_A\[11\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[12\] GND " "Pin \"FSM_A\[12\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[13\] GND " "Pin \"FSM_A\[13\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[14\] GND " "Pin \"FSM_A\[14\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[15\] GND " "Pin \"FSM_A\[15\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[16\] GND " "Pin \"FSM_A\[16\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[17\] GND " "Pin \"FSM_A\[17\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[18\] GND " "Pin \"FSM_A\[18\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[19\] GND " "Pin \"FSM_A\[19\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[20\] GND " "Pin \"FSM_A\[20\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[21\] GND " "Pin \"FSM_A\[21\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[22\] GND " "Pin \"FSM_A\[22\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[23\] GND " "Pin \"FSM_A\[23\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[24\] GND " "Pin \"FSM_A\[24\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[25\] GND " "Pin \"FSM_A\[25\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSM_A\[26\] GND " "Pin \"FSM_A\[26\]\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|FSM_A[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT_p GND " "Pin \"SMA_CLKOUT_p\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|SMA_CLKOUT_p"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_MCLK GND " "Pin \"HDMI_MCLK\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|HDMI_MCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_SPDIF GND " "Pin \"HDMI_SPDIF\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|HDMI_SPDIF"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606748156551 "|D8M_FMC|MIPI_CS_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606748156551 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "86 " "86 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606748165730 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_u2v1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_u2v1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_u2v1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/altsyncram_u2v1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v" 59 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v" 69 0 0 } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 217 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748165755 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_u2v1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_u2v1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_u2v1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/altsyncram_u2v1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v" 81 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v" 69 0 0 } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 217 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748165755 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_u2v1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_u2v1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_u2v1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/db/altsyncram_u2v1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v" 70 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v" 69 0 0 } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 217 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748165755 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig " "Logic cell \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig\"" {  } { { "V_Auto/VCM_I2C.v" "const_zero_sig" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748165769 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 249 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748165769 ""} { "Info" "ISCL_SCL_CELL_NAME" "HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|const_zero_sig " "Logic cell \"HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|const_zero_sig\"" {  } { { "V_HDMI_TX_Reconfig/I2C_Controller.v" "const_zero_sig" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_Controller.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748165769 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 266 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748165769 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1606748165769 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_vga 3 " "Ignored 3 assignments for entity \"pll_vga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_vga -sip V/pll_vga.sip -library lib_pll_vga " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_vga -sip V/pll_vga.sip -library lib_pll_vga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1606748166088 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity pll_vga -sip V/pll_vga.sip -library lib_pll_vga " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity pll_vga -sip V/pll_vga.sip -library lib_pll_vga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1606748166088 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_vga -sip V/pll_vga.sip -library lib_pll_vga " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_vga -sip V/pll_vga.sip -library lib_pll_vga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1606748166088 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1606748166088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/output_files/D8M_FMC.map.smsg " "Generated suppressed messages file D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/output_files/D8M_FMC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748166341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "26 0 3 0 0 " "Adding 26 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606748168165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606748168165 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B7A " "No output dependent on input pin \"OSC_50_B7A\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|OSC_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B7D " "No output dependent on input pin \"OSC_50_B7D\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|OSC_50_B7D"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B8A " "No output dependent on input pin \"OSC_50_B8A\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|OSC_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B8D " "No output dependent on input pin \"OSC_50_B8D\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|OSC_50_B8D"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|BUTTON[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESET_n " "No output dependent on input pin \"CPU_RESET_n\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|CPU_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FAN_ALERT_n " "No output dependent on input pin \"FAN_ALERT_n\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|FAN_ALERT_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_INT_n " "No output dependent on input pin \"TEMP_INT_n\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|TEMP_INT_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_OVERT_n " "No output dependent on input pin \"TEMP_OVERT_n\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|TEMP_OVERT_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "POWER_MONITOR_ALERT " "No output dependent on input pin \"POWER_MONITOR_ALERT\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|POWER_MONITOR_ALERT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN_p " "No output dependent on input pin \"SMA_CLKIN_p\"" {  } { { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606748168895 "|D8M_FMC|SMA_CLKIN_p"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606748168895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6001 " "Implemented 6001 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606748168915 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606748168915 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "37 " "Implemented 37 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1606748168915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5232 " "Implemented 5232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606748168915 ""} { "Info" "ICUT_CUT_TM_RAMS" "600 " "Implemented 600 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606748168915 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1606748168915 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1606748168915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606748168915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 210 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 210 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5092 " "Peak virtual memory: 5092 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606748169002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 22:56:09 2020 " "Processing ended: Mon Nov 30 22:56:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606748169002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606748169002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606748169002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606748169002 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/pll_vga.qip " "Tcl Script File V/pll_vga.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/pll_vga.qip " "set_global_assignment -name QIP_FILE V/pll_vga.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1606748170378 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1606748170378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606748170395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606748170395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 22:56:10 2020 " "Processing started: Mon Nov 30 22:56:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606748170395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606748170395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off D8M_FMC -c D8M_FMC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off D8M_FMC -c D8M_FMC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606748170396 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606748170494 ""}
{ "Info" "0" "" "Project  = D8M_FMC" {  } {  } 0 0 "Project  = D8M_FMC" 0 0 "Fitter" 0 0 1606748170495 ""}
{ "Info" "0" "" "Revision = D8M_FMC" {  } {  } 0 0 "Revision = D8M_FMC" 0 0 "Fitter" 0 0 1606748170495 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1606748170865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606748170881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606748170881 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "D8M_FMC 5SGXEA7N2F45C2 " "Selected device 5SGXEA7N2F45C2 for design \"D8M_FMC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606748170994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606748171068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606748171068 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1606748171375 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1606748172860 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ BB38 " "Pin ~ALTERA_DATA0~ is reserved at location BB38" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 40166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606748173575 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606748173575 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606748173575 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606748173930 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "2 " "2 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SMA_CLKIN_p SMA_CLKIN_p(n) " "differential I/O pin \"SMA_CLKIN_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SMA_CLKIN_p(n)\"." {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN_p } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN_p" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 40175 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1606748193927 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SMA_CLKOUT_p SMA_CLKOUT_p(n) " "differential I/O pin \"SMA_CLKOUT_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SMA_CLKOUT_p(n)\"." {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SMA_CLKOUT_p } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT_p" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 40176 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SMA_CLKOUT_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1606748193927 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1606748193927 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1606748194374 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G8 " "pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606748195194 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 14 global CLKCTRL_G7 " "pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 14 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606748195194 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1154 global CLKCTRL_G5 " "pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1154 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606748195194 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606748195194 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MIPI_PIXEL_CLK~inputCLKENA0 624 global CLKCTRL_G6 " "MIPI_PIXEL_CLK~inputCLKENA0 with 624 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1606748195194 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606748195194 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "OSC_50_B3B~inputCLKENA0 145 global CLKCTRL_G3 " "OSC_50_B3B~inputCLKENA0 with 145 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606748195194 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606748195194 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver MIPI_PIXEL_CLK~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver MIPI_PIXEL_CLK~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad MIPI_PIXEL_CLK PIN_AR22 " "Refclk input I/O pad MIPI_PIXEL_CLK is placed onto PIN_AR22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1606748195195 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1606748195195 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1606748195195 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606748195195 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1606748197129 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606748197142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606748197142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606748197142 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606748197142 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1606748197142 ""}
{ "Info" "ISTA_SDC_FOUND" "D8M_FMC.sdc " "Reading SDC File: 'D8M_FMC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606748197205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 19 CLK_50 port " "Ignored filter at D8M_FMC.sdc(19): CLK_50 could not be matched with a port" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606748197206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock D8M_FMC.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at D8M_FMC.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLK_50 \] " "create_clock -period \"50.000000 MHz\" \[get_ports CLK_50 \]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748197206 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606748197206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 20 CLK_100 port " "Ignored filter at D8M_FMC.sdc(20): CLK_100 could not be matched with a port" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606748197206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock D8M_FMC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at D8M_FMC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100.000000 MHz\" \[get_ports  CLK_100\] " "create_clock -period \"100.000000 MHz\" \[get_ports  CLK_100\]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748197207 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606748197207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 21 CLKUSR port " "Ignored filter at D8M_FMC.sdc(21): CLKUSR could not be matched with a port" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606748197207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock D8M_FMC.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at D8M_FMC.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100.000000 MHz\" \[get_ports  CLKUSR \] " "create_clock -period \"100.000000 MHz\" \[get_ports  CLKUSR \]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748197207 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606748197207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 27 pll_vg\|pll_vga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at D8M_FMC.sdc(27): pll_vg\|pll_vga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606748197208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock D8M_FMC.sdc 27 Argument -source is an empty collection " "Ignored create_generated_clock at D8M_FMC.sdc(27): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{pll_vg\|pll_vga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name HDMI_TX_CLK_ext \[get_ports \{HDMI_TX_CLK\}\] " "create_generated_clock -source \[get_pins \{pll_vg\|pll_vga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name HDMI_TX_CLK_ext \[get_ports \{HDMI_TX_CLK\}\]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748197208 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606748197208 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 78 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 78 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748197211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 39 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 39 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748197211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 508 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 508 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748197211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 49 -duty_cycle 50.00 -name \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 49 -duty_cycle 50.00 -name \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748197211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748197211 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1606748197211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1606748197211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 65 HDMI_TX_CLK_ext clock " "Ignored filter at D8M_FMC.sdc(65): HDMI_TX_CLK_ext could not be matched with a clock" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606748197212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay D8M_FMC.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at D8M_FMC.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max  1.0 -clock  HDMI_TX_CLK_ext  \[get_ports \{HDMI_TX_DE HDMI_TX_VS HDMI_TX_HS HDMI_TX_D\[*\]\}\] " "set_output_delay -max  1.0 -clock  HDMI_TX_CLK_ext  \[get_ports \{HDMI_TX_DE HDMI_TX_VS HDMI_TX_HS HDMI_TX_D\[*\]\}\]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748197212 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606748197212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay D8M_FMC.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at D8M_FMC.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -0.7 -clock  HDMI_TX_CLK_ext  \[get_ports \{HDMI_TX_DE HDMI_TX_VS HDMI_TX_HS HDMI_TX_D\[*\]\}\] " "set_output_delay -min -0.7 -clock  HDMI_TX_CLK_ext  \[get_ports \{HDMI_TX_DE HDMI_TX_VS HDMI_TX_HS HDMI_TX_D\[*\]\}\]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748197212 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606748197212 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "A10GFP_D8M_FMC_RTL.sdc " "Synopsys Design Constraints File file not found: 'A10GFP_D8M_FMC_RTL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606748197213 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_H_SYNC " "Node: VGA_Controller:u1\|oVGA_H_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[0\] VGA_Controller:u1\|oVGA_H_SYNC " "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[0\] is being clocked by VGA_Controller:u1\|oVGA_H_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197255 "|D8M_FMC|VGA_Controller:u1|oVGA_H_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|REG16_DATA16\[20\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|REG16_DATA16\[20\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197255 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|oVGA_V_SYNC " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197256 "|D8M_FMC|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197256 "|D8M_FMC|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197256 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_DATA\[14\] HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_DATA\[14\] is being clocked by HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197256 "|D8M_FMC|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197256 "|D8M_FMC|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[0\] HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[0\] is being clocked by HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197256 "|D8M_FMC|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748197257 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606748197257 "|D8M_FMC|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606748197282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606748197282 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1606748197282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606748197383 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1606748197392 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 MIPI_PIXEL_CLK " "  10.000 MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 MIPI_PIXEL_CLK_ext " "  10.000 MIPI_PIXEL_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B3B " "  20.000   OSC_50_B3B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B4A " "  20.000   OSC_50_B4A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B4D " "  20.000   OSC_50_B4D" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B7A " "  20.000   OSC_50_B7A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B7D " "  20.000   OSC_50_B7D" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B8A " "  20.000   OSC_50_B8A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B8D " "  20.000   OSC_50_B8D" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.282 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.282 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  50.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 651.282 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 651.282 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.224 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.224 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.469 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  13.469 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606748197392 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1606748197392 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606748197793 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606748197800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606748197815 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606748197828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606748197884 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606748197890 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606748199186 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "123 DSP block " "Packed 123 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1606748199193 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "96 " "Created 96 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1606748199193 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606748199193 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1606748199853 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606748201955 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606748207308 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606748207316 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606748207591 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606748207591 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606748210889 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606748210896 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606748211209 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:14 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:14" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1606748213697 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606748214276 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606748214286 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606748214328 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606748214348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606748214348 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606748214358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606748216747 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606748216758 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606748216758 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[0\] " "Node \"DDR3_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[10\] " "Node \"DDR3_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[11\] " "Node \"DDR3_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[12\] " "Node \"DDR3_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[13\] " "Node \"DDR3_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[14\] " "Node \"DDR3_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[15\] " "Node \"DDR3_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[1\] " "Node \"DDR3_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[2\] " "Node \"DDR3_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[3\] " "Node \"DDR3_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[4\] " "Node \"DDR3_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[5\] " "Node \"DDR3_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[6\] " "Node \"DDR3_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[7\] " "Node \"DDR3_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[8\] " "Node \"DDR3_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[9\] " "Node \"DDR3_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[0\] " "Node \"DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[1\] " "Node \"DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[2\] " "Node \"DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CAS_n " "Node \"DDR3_CAS_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CKE\[0\] " "Node \"DDR3_CKE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CKE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CKE\[1\] " "Node \"DDR3_CKE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CKE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK\[0\] " "Node \"DDR3_CK\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK\[1\] " "Node \"DDR3_CK\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_n\[0\] " "Node \"DDR3_CK_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_n\[1\] " "Node \"DDR3_CK_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CS_n\[0\] " "Node \"DDR3_CS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CS_n\[1\] " "Node \"DDR3_CS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[0\] " "Node \"DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[1\] " "Node \"DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[2\] " "Node \"DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[3\] " "Node \"DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[4\] " "Node \"DDR3_DM\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[5\] " "Node \"DDR3_DM\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[6\] " "Node \"DDR3_DM\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[7\] " "Node \"DDR3_DM\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[0\] " "Node \"DDR3_DQS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[1\] " "Node \"DDR3_DQS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[2\] " "Node \"DDR3_DQS\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[3\] " "Node \"DDR3_DQS\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[4\] " "Node \"DDR3_DQS\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[5\] " "Node \"DDR3_DQS\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[6\] " "Node \"DDR3_DQS\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS\[7\] " "Node \"DDR3_DQS\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[0\] " "Node \"DDR3_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[1\] " "Node \"DDR3_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[2\] " "Node \"DDR3_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[3\] " "Node \"DDR3_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[4\] " "Node \"DDR3_DQS_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[5\] " "Node \"DDR3_DQS_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[6\] " "Node \"DDR3_DQS_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[7\] " "Node \"DDR3_DQS_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[0\] " "Node \"DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[10\] " "Node \"DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[11\] " "Node \"DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[12\] " "Node \"DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[13\] " "Node \"DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[14\] " "Node \"DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[15\] " "Node \"DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[16\] " "Node \"DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[17\] " "Node \"DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[18\] " "Node \"DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[19\] " "Node \"DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[1\] " "Node \"DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[20\] " "Node \"DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[21\] " "Node \"DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[22\] " "Node \"DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[23\] " "Node \"DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[24\] " "Node \"DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[25\] " "Node \"DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[26\] " "Node \"DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[27\] " "Node \"DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[28\] " "Node \"DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[29\] " "Node \"DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[2\] " "Node \"DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[30\] " "Node \"DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[31\] " "Node \"DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[32\] " "Node \"DDR3_DQ\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[33\] " "Node \"DDR3_DQ\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[34\] " "Node \"DDR3_DQ\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[35\] " "Node \"DDR3_DQ\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[36\] " "Node \"DDR3_DQ\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[36\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[37\] " "Node \"DDR3_DQ\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[37\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[38\] " "Node \"DDR3_DQ\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[38\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[39\] " "Node \"DDR3_DQ\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[39\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[3\] " "Node \"DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[40\] " "Node \"DDR3_DQ\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[40\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[41\] " "Node \"DDR3_DQ\[41\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[41\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[42\] " "Node \"DDR3_DQ\[42\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[42\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[43\] " "Node \"DDR3_DQ\[43\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[43\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[44\] " "Node \"DDR3_DQ\[44\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[44\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[45\] " "Node \"DDR3_DQ\[45\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[45\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[46\] " "Node \"DDR3_DQ\[46\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[46\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[47\] " "Node \"DDR3_DQ\[47\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[47\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[48\] " "Node \"DDR3_DQ\[48\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[48\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[49\] " "Node \"DDR3_DQ\[49\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[49\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[4\] " "Node \"DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[50\] " "Node \"DDR3_DQ\[50\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[50\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[51\] " "Node \"DDR3_DQ\[51\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[51\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[52\] " "Node \"DDR3_DQ\[52\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[52\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[53\] " "Node \"DDR3_DQ\[53\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[53\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[54\] " "Node \"DDR3_DQ\[54\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[54\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[55\] " "Node \"DDR3_DQ\[55\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[55\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[56\] " "Node \"DDR3_DQ\[56\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[56\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[57\] " "Node \"DDR3_DQ\[57\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[57\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[58\] " "Node \"DDR3_DQ\[58\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[58\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[59\] " "Node \"DDR3_DQ\[59\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[59\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[5\] " "Node \"DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[60\] " "Node \"DDR3_DQ\[60\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[60\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[61\] " "Node \"DDR3_DQ\[61\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[61\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[62\] " "Node \"DDR3_DQ\[62\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[62\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[63\] " "Node \"DDR3_DQ\[63\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[63\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[6\] " "Node \"DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[7\] " "Node \"DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[8\] " "Node \"DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[9\] " "Node \"DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_EVENT_n " "Node \"DDR3_EVENT_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_EVENT_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ODT\[0\] " "Node \"DDR3_ODT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ODT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ODT\[1\] " "Node \"DDR3_ODT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ODT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RAS_n " "Node \"DDR3_RAS_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RESET_n " "Node \"DDR3_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_SCL " "Node \"DDR3_SCL\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_SDA " "Node \"DDR3_SDA\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_WE_n " "Node \"DDR3_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADV_n " "Node \"FLASH_ADV_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADV_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CE_n " "Node \"FLASH_CE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CLK " "Node \"FLASH_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_OE_n " "Node \"FLASH_OE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_OE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_RDY_BSY_n " "Node \"FLASH_RDY_BSY_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_RDY_BSY_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_RESET_n " "Node \"FLASH_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_WE_n " "Node \"FLASH_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RZQ_DDR3 " "Node \"RZQ_DDR3\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RZQ_DDR3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RZQ_FMC " "Node \"RZQ_FMC\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RZQ_FMC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADV " "Node \"SSRAM_ADV\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_ADV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BWA_n " "Node \"SSRAM_BWA_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BWA_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BWB_n " "Node \"SSRAM_BWB_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BWB_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CE_n " "Node \"SSRAM_CE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CKE_n " "Node \"SSRAM_CKE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CKE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CLK " "Node \"SSRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_OE_n " "Node \"SSRAM_OE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_OE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_WE_n " "Node \"SSRAM_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606748217635 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1606748217635 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:44 " "Fitter preparation operations ending: elapsed time is 00:00:44" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606748217641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606748237194 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1606748240629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606748254453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606748298320 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606748358933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:01 " "Fitter placement operations ending: elapsed time is 00:01:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606748358933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606748364633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+04 ns 2.8% " "2e+04 ns of routing delay (approximately 2.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1606748395459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X128_Y11 X139_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X128_Y11 to location X139_Y22" {  } { { "loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X128_Y11 to location X139_Y22"} { { 12 { 0 ""} 128 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606748403411 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606748403411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:52 " "Fitter routing operations ending: elapsed time is 00:00:52" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606748430522 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 33.34 " "Total time spent on timing analysis during the Fitter is 33.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606748440552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606748440656 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606748442632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606748442774 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606748444644 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:50 " "Fitter post-fit operations ending: elapsed time is 00:00:50" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606748490009 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1606748491008 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "34 " "Following 34 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[0\] a permanently disabled " "Pin FSM_D\[0\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[0] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[0\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[1\] a permanently disabled " "Pin FSM_D\[1\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[1] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[1\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[2\] a permanently disabled " "Pin FSM_D\[2\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[2] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[2\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[3\] a permanently disabled " "Pin FSM_D\[3\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[3] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[3\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[4\] a permanently disabled " "Pin FSM_D\[4\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[4] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[4\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[5\] a permanently disabled " "Pin FSM_D\[5\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[5] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[5\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[6\] a permanently disabled " "Pin FSM_D\[6\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[6] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[6\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[7\] a permanently disabled " "Pin FSM_D\[7\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[7] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[7\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[8\] a permanently disabled " "Pin FSM_D\[8\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[8] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[8\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[9\] a permanently disabled " "Pin FSM_D\[9\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[9] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[9\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[10\] a permanently disabled " "Pin FSM_D\[10\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[10] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[10\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[11\] a permanently disabled " "Pin FSM_D\[11\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[11] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[11\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[12\] a permanently disabled " "Pin FSM_D\[12\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[12] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[12\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[13\] a permanently disabled " "Pin FSM_D\[13\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[13] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[13\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[14\] a permanently disabled " "Pin FSM_D\[14\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[14] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[14\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSM_D\[15\] a permanently disabled " "Pin FSM_D\[15\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FSM_D[15] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSM_D\[15\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SCL a permanently disabled " "Pin FPGA_I2C_SCL has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SCL } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCL" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDA a permanently disabled " "Pin FPGA_I2C_SDA has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDA } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDA" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[0\] a permanently disabled " "Pin TMD_D\[0\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[0] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[0\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[1\] a permanently disabled " "Pin TMD_D\[1\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[1] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[1\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[2\] a permanently disabled " "Pin TMD_D\[2\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[2] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[2\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[3\] a permanently disabled " "Pin TMD_D\[3\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[3] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[3\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[4\] a permanently disabled " "Pin TMD_D\[4\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[4] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[4\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[5\] a permanently disabled " "Pin TMD_D\[5\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[5] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[5\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[6\] a permanently disabled " "Pin TMD_D\[6\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[6] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[6\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[7\] a permanently disabled " "Pin TMD_D\[7\] has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMD_D[7] } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[7\]" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAMERA_I2C_SCL a permanently enabled " "Pin CAMERA_I2C_SCL has a permanently enabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently enabled " "Pin HDMI_I2C_SCL has a permanently enabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MIPI_I2C_SCL a permanently enabled " "Pin MIPI_I2C_SCL has a permanently enabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "d8m_fmc.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/d8m_fmc.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606748491134 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1606748491134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/output_files/D8M_FMC.fit.smsg " "Generated suppressed messages file D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/output_files/D8M_FMC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606748491851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 172 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8839 " "Peak virtual memory: 8839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606748496225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 23:01:36 2020 " "Processing ended: Mon Nov 30 23:01:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606748496225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:26 " "Elapsed time: 00:05:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606748496225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:23 " "Total CPU time (on all processors): 00:10:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606748496225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606748496225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606748497764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606748497773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 23:01:37 2020 " "Processing started: Mon Nov 30 23:01:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606748497773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606748497773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off D8M_FMC -c D8M_FMC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off D8M_FMC -c D8M_FMC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606748497773 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/pll_vga.qip " "Tcl Script File V/pll_vga.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/pll_vga.qip " "set_global_assignment -name QIP_FILE V/pll_vga.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1606748497948 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1606748497948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606748498878 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606748527120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5374 " "Peak virtual memory: 5374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606748531216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 23:02:11 2020 " "Processing ended: Mon Nov 30 23:02:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606748531216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606748531216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606748531216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606748531216 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606748533044 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/pll_vga.qip " "Tcl Script File V/pll_vga.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/pll_vga.qip " "set_global_assignment -name QIP_FILE V/pll_vga.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1606748533740 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1606748533740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606748533758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606748533759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 23:02:13 2020 " "Processing started: Mon Nov 30 23:02:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606748533759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606748533759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta D8M_FMC -c D8M_FMC " "Command: quartus_sta D8M_FMC -c D8M_FMC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606748533759 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606748533894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_vga 3 " "Ignored 3 assignments for entity \"pll_vga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_vga -sip V/pll_vga.sip -library lib_pll_vga " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_vga -sip V/pll_vga.sip -library lib_pll_vga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1606748535241 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity pll_vga -sip V/pll_vga.sip -library lib_pll_vga " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity pll_vga -sip V/pll_vga.sip -library lib_pll_vga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1606748535241 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_vga -sip V/pll_vga.sip -library lib_pll_vga " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_vga -sip V/pll_vga.sip -library lib_pll_vga was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1606748535241 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1606748535241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606748535774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606748535774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748535864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748535864 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1606748538424 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606748539062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606748539062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606748539062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606748539062 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1606748539062 ""}
{ "Info" "ISTA_SDC_FOUND" "D8M_FMC.sdc " "Reading SDC File: 'D8M_FMC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1606748539174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 19 CLK_50 port " "Ignored filter at D8M_FMC.sdc(19): CLK_50 could not be matched with a port" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1606748539184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock D8M_FMC.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at D8M_FMC.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLK_50 \] " "create_clock -period \"50.000000 MHz\" \[get_ports CLK_50 \]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748539185 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1606748539185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 20 CLK_100 port " "Ignored filter at D8M_FMC.sdc(20): CLK_100 could not be matched with a port" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1606748539185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock D8M_FMC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at D8M_FMC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100.000000 MHz\" \[get_ports  CLK_100\] " "create_clock -period \"100.000000 MHz\" \[get_ports  CLK_100\]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748539185 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1606748539185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 21 CLKUSR port " "Ignored filter at D8M_FMC.sdc(21): CLKUSR could not be matched with a port" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1606748539185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock D8M_FMC.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at D8M_FMC.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100.000000 MHz\" \[get_ports  CLKUSR \] " "create_clock -period \"100.000000 MHz\" \[get_ports  CLKUSR \]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748539185 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1606748539185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 27 pll_vg\|pll_vga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at D8M_FMC.sdc(27): pll_vg\|pll_vga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1606748539185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock D8M_FMC.sdc 27 Argument -source is an empty collection " "Ignored create_generated_clock at D8M_FMC.sdc(27): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{pll_vg\|pll_vga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name HDMI_TX_CLK_ext \[get_ports \{HDMI_TX_CLK\}\] " "create_generated_clock -source \[get_pins \{pll_vg\|pll_vga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name HDMI_TX_CLK_ext \[get_ports \{HDMI_TX_CLK\}\]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748539185 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1606748539185 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 78 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 78 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748539185 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 39 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 39 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748539185 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 508 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 508 -duty_cycle 50.00 -name \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748539185 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 98 -duty_cycle 50.00 -name \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 98 -duty_cycle 50.00 -name \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748539185 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606748539185 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606748539185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1606748539185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "D8M_FMC.sdc 65 HDMI_TX_CLK_ext clock " "Ignored filter at D8M_FMC.sdc(65): HDMI_TX_CLK_ext could not be matched with a clock" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1606748539185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay D8M_FMC.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at D8M_FMC.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max  1.0 -clock  HDMI_TX_CLK_ext  \[get_ports \{HDMI_TX_DE HDMI_TX_VS HDMI_TX_HS HDMI_TX_D\[*\]\}\] " "set_output_delay -max  1.0 -clock  HDMI_TX_CLK_ext  \[get_ports \{HDMI_TX_DE HDMI_TX_VS HDMI_TX_HS HDMI_TX_D\[*\]\}\]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748539185 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1606748539185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay D8M_FMC.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at D8M_FMC.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -0.7 -clock  HDMI_TX_CLK_ext  \[get_ports \{HDMI_TX_DE HDMI_TX_VS HDMI_TX_HS HDMI_TX_D\[*\]\}\] " "set_output_delay -min -0.7 -clock  HDMI_TX_CLK_ext  \[get_ports \{HDMI_TX_DE HDMI_TX_VS HDMI_TX_HS HDMI_TX_D\[*\]\}\]" {  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606748539185 ""}  } { { "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/D8M_FMC.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1606748539185 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "A10GFP_D8M_FMC_RTL.sdc " "Synopsys Design Constraints File file not found: 'A10GFP_D8M_FMC_RTL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606748539235 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_H_SYNC " "Node: VGA_Controller:u1\|oVGA_H_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[1\] VGA_Controller:u1\|oVGA_H_SYNC " "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[1\] is being clocked by VGA_Controller:u1\|oVGA_H_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748539301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748539301 "|D8M_FMC|VGA_Controller:u1|oVGA_H_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|REG16_DATA16\[20\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|REG16_DATA16\[20\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748539301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748539301 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|oVGA_V_SYNC " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748539301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748539301 "|D8M_FMC|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748539301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748539301 "|D8M_FMC|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748539301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748539301 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_DATA\[14\] HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_DATA\[14\] is being clocked by HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748539301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748539301 "|D8M_FMC|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748539301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748539301 "|D8M_FMC|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[1\]~DUPLICATE HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[1\]~DUPLICATE is being clocked by HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748539301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748539301 "|D8M_FMC|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748539301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748539301 "|D8M_FMC|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606748539451 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606748539451 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606748539451 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606748539511 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606748539530 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606748539599 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606748540072 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606748540072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.542 " "Worst-case setup slack is -1.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.542             -60.372 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.542             -60.372 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 MIPI_PIXEL_CLK  " "    0.447               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.946               0.000 altera_reserved_tck  " "   12.946               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.366               0.000 OSC_50_B3B  " "   15.366               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.970               0.000 OSC_50_B4A  " "   19.970               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.970               0.000 OSC_50_B4D  " "   19.970               0.000 OSC_50_B4D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  649.921               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  649.921               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748540079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.092               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.139               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 MIPI_PIXEL_CLK  " "    0.144               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 OSC_50_B3B  " "    0.174               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 altera_reserved_tck  " "    0.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 OSC_50_B4A  " "    1.250               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 OSC_50_B4D  " "    1.250               0.000 OSC_50_B4D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748540180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.625 " "Worst-case recovery slack is -1.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.625             -20.624 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.625             -20.624 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.942               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.942               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.381               0.000 altera_reserved_tck  " "   31.381               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748540211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.249 " "Worst-case removal slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.249               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 altera_reserved_tck  " "    0.536               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.651               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748540242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.612 " "Worst-case minimum pulse width slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.612               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.641               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.304               0.000 MIPI_PIXEL_CLK  " "    4.304               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.055               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.055               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.261               0.000 OSC_50_B3B  " "    9.261               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.834               0.000 OSC_50_B4D  " "    9.834               0.000 OSC_50_B4D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.837               0.000 OSC_50_B4A  " "    9.837               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.047               0.000 altera_reserved_tck  " "   16.047               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  325.104               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  325.104               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748540262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748540262 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606748540525 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606748540619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606748544276 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_H_SYNC " "Node: VGA_Controller:u1\|oVGA_H_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[1\] VGA_Controller:u1\|oVGA_H_SYNC " "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[1\] is being clocked by VGA_Controller:u1\|oVGA_H_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748545455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748545455 "|D8M_FMC|VGA_Controller:u1|oVGA_H_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|REG16_DATA16\[20\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|REG16_DATA16\[20\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748545455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748545455 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|oVGA_V_SYNC " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748545455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748545455 "|D8M_FMC|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748545455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748545455 "|D8M_FMC|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748545455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748545455 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_DATA\[14\] HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_DATA\[14\] is being clocked by HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748545456 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748545456 "|D8M_FMC|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748545456 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748545456 "|D8M_FMC|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[1\]~DUPLICATE HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[1\]~DUPLICATE is being clocked by HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748545456 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748545456 "|D8M_FMC|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748545456 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748545456 "|D8M_FMC|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606748545598 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606748545598 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606748545598 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606748545599 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606748546018 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606748546018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.309 " "Worst-case setup slack is -1.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.309             -48.380 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.309             -48.380 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.193               0.000 MIPI_PIXEL_CLK  " "    1.193               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.044               0.000 altera_reserved_tck  " "   13.044               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.724               0.000 OSC_50_B3B  " "   15.724               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.970               0.000 OSC_50_B4A  " "   19.970               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.970               0.000 OSC_50_B4D  " "   19.970               0.000 OSC_50_B4D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  649.994               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  649.994               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748546025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.208               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 MIPI_PIXEL_CLK  " "    0.249               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 OSC_50_B3B  " "    0.269               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 altera_reserved_tck  " "    0.276               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 OSC_50_B4A  " "    1.250               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 OSC_50_B4D  " "    1.250               0.000 OSC_50_B4D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748546131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.196 " "Worst-case recovery slack is -1.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.196             -15.114 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.196             -15.114 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.109               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.109               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.541               0.000 altera_reserved_tck  " "   31.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748546164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.072 " "Worst-case removal slack is 0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.072               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 altera_reserved_tck  " "    0.505               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.664               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748546193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.612 " "Worst-case minimum pulse width slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.612               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.641               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.431               0.000 MIPI_PIXEL_CLK  " "    4.431               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.044               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.044               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.219               0.000 OSC_50_B3B  " "    9.219               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.777               0.000 OSC_50_B4A  " "    9.777               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 OSC_50_B4D  " "    9.934               0.000 OSC_50_B4D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.150               0.000 altera_reserved_tck  " "   16.150               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  325.098               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  325.098               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748546215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748546215 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 85C Model" {  } {  } 0 0 "Analyzing Fast 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606748546482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606748546756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606748549988 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_H_SYNC " "Node: VGA_Controller:u1\|oVGA_H_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[1\] VGA_Controller:u1\|oVGA_H_SYNC " "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[1\] is being clocked by VGA_Controller:u1\|oVGA_H_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748550959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748550959 "|D8M_FMC|VGA_Controller:u1|oVGA_H_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|REG16_DATA16\[20\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|REG16_DATA16\[20\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748550959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748550959 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|oVGA_V_SYNC " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748550959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748550959 "|D8M_FMC|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748550960 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748550960 "|D8M_FMC|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748550960 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748550960 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_DATA\[14\] HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_DATA\[14\] is being clocked by HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748550960 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748550960 "|D8M_FMC|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748550960 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748550960 "|D8M_FMC|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[1\]~DUPLICATE HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[1\]~DUPLICATE is being clocked by HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748550960 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748550960 "|D8M_FMC|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748550960 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748550960 "|D8M_FMC|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606748551069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606748551069 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606748551069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606748551070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606748551169 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606748551169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.956 " "Worst-case setup slack is -0.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.956             -38.372 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.956             -38.372 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.474               0.000 MIPI_PIXEL_CLK  " "    1.474               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.520               0.000 altera_reserved_tck  " "   14.520               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.112               0.000 OSC_50_B3B  " "   17.112               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.970               0.000 OSC_50_B4A  " "   19.970               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.970               0.000 OSC_50_B4D  " "   19.970               0.000 OSC_50_B4D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  650.401               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  650.401               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748551186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.087 " "Worst-case hold slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.087               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.095               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 MIPI_PIXEL_CLK  " "    0.101               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 OSC_50_B3B  " "    0.106               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 altera_reserved_tck  " "    0.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 OSC_50_B4A  " "    1.250               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 OSC_50_B4D  " "    1.250               0.000 OSC_50_B4D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748551290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.962 " "Worst-case recovery slack is -0.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.962             -12.207 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.962             -12.207 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.397               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.397               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.015               0.000 altera_reserved_tck  " "   32.015               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748551329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.309 " "Worst-case removal slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 altera_reserved_tck  " "    0.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.382               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.478               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748551362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.612 " "Worst-case minimum pulse width slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.612               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.641               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.041               0.000 MIPI_PIXEL_CLK  " "    4.041               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.123               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.123               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.560               0.000 OSC_50_B4D  " "    9.560               0.000 OSC_50_B4D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.618               0.000 OSC_50_B3B  " "    9.618               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.956               0.000 OSC_50_B4A  " "    9.956               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.939               0.000 altera_reserved_tck  " "   15.939               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  325.312               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  325.312               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748551384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748551384 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606748551631 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_H_SYNC " "Node: VGA_Controller:u1\|oVGA_H_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[1\] VGA_Controller:u1\|oVGA_H_SYNC " "Register RAW2RGB_J:u4\|Line_Buffer_J:u0\|WR\[1\] is being clocked by VGA_Controller:u1\|oVGA_H_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748552378 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748552378 "|D8M_FMC|VGA_Controller:u1|oVGA_H_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|REG16_DATA16\[20\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|REG16_DATA16\[20\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748552378 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748552378 "|D8M_FMC|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|oVGA_V_SYNC " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748552378 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748552378 "|D8M_FMC|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748552378 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748552378 "|D8M_FMC|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~1 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748552378 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748552378 "|D8M_FMC|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_DATA\[14\] HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_DATA\[14\] is being clocked by HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748552378 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748552378 "|D8M_FMC|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748552378 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748552378 "|D8M_FMC|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[1\]~DUPLICATE HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[1\]~DUPLICATE is being clocked by HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748552378 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748552378 "|D8M_FMC|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606748552379 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1606748552379 "|D8M_FMC|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_test:pll_ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606748552525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_video:pll_vg\|pll_video_0002:pll_video_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606748552525 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606748552525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606748552526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606748552625 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606748552625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.748 " "Worst-case setup slack is -0.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748             -29.912 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.748             -29.912 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.600               0.000 MIPI_PIXEL_CLK  " "    1.600               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.672               0.000 altera_reserved_tck  " "   14.672               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.308               0.000 OSC_50_B3B  " "   17.308               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.970               0.000 OSC_50_B4A  " "   19.970               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.970               0.000 OSC_50_B4D  " "   19.970               0.000 OSC_50_B4D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  650.496               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  650.496               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748552657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.131               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 altera_reserved_tck  " "    0.140               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.140               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 MIPI_PIXEL_CLK  " "    0.141               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 OSC_50_B3B  " "    0.152               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 OSC_50_B4A  " "    1.250               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 OSC_50_B4D  " "    1.250               0.000 OSC_50_B4D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748552754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.769 " "Worst-case recovery slack is -0.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769              -9.734 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.769              -9.734 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.512               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.512               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.104               0.000 altera_reserved_tck  " "   32.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748552783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.283 " "Worst-case removal slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.283               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 altera_reserved_tck  " "    0.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.482               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748552809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.612 " "Worst-case minimum pulse width slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.612               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.641               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.025               0.000 MIPI_PIXEL_CLK  " "    4.025               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.140               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.140               0.000 pll_vg\|pll_video_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.577               0.000 OSC_50_B4D  " "    9.577               0.000 OSC_50_B4D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.620               0.000 OSC_50_B3B  " "    9.620               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.940               0.000 OSC_50_B4A  " "    9.940               0.000 OSC_50_B4A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.942               0.000 altera_reserved_tck  " "   15.942               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  325.330               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  325.330               0.000 pll_ref\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606748552830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606748552830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606748554737 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606748554739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 59 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5757 " "Peak virtual memory: 5757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606748555039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 23:02:35 2020 " "Processing ended: Mon Nov 30 23:02:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606748555039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606748555039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606748555039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606748555039 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 443 s " "Quartus Prime Full Compilation was successful. 0 errors, 443 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606748556308 ""}
