Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto d2d6daed1de84783b8e216c77451172b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ex2_3_behav xil_defaultlib.sim_ex2_3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal btnu [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula2/Aula2/Aula2.srcs/sources_1/new/ex2_3.vhd:18]
WARNING: [VRFC 10-1625] value in initialization depends on signal btnr [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula2/Aula2/Aula2.srcs/sources_1/new/ex2_3.vhd:19]
WARNING: [VRFC 10-1625] value in initialization depends on signal btnc [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula2/Aula2/Aula2.srcs/sources_1/new/ex2_3.vhd:20]
WARNING: [VRFC 10-1625] value in initialization depends on signal btnl [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula2/Aula2/Aula2.srcs/sources_1/new/ex2_3.vhd:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.ex2_3 [ex2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_ex2_3
Built simulation snapshot sim_ex2_3_behav
