<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_comm_link
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_comm_link/bsg_source_sync_input.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_comm_link/bsg_source_sync_input.v</a>
time_elapsed: 0.103s
ram usage: 11392 KB
</pre>
<pre class="log">

module bsg_source_sync_input (
	io_clk_i,
	io_reset_i,
	io_token_bypass_i,
	io_data_i,
	io_valid_i,
	io_edge_i,
	io_token_r_o,
	io_snoop_pos_r_o,
	io_snoop_neg_r_o,
	io_trigger_mode_en_i,
	io_trigger_mode_alt_en_i,
	core_clk_i,
	core_reset_i,
	core_data_o,
	core_valid_o,
	core_yumi_i
);
	parameter lg_fifo_depth_p = 5;
	parameter lg_credit_to_token_decimation_p = 3;
	parameter channel_width_p = 8;
	input io_clk_i;
	input io_reset_i;
	input io_token_bypass_i;
	input [(channel_width_p - 1):0] io_data_i;
	input io_valid_i;
	input [1:0] io_edge_i;
	output io_token_r_o;
	output [channel_width_p:0] io_snoop_pos_r_o;
	output [channel_width_p:0] io_snoop_neg_r_o;
	input io_trigger_mode_en_i;
	input io_trigger_mode_alt_en_i;
	input core_clk_i;
	input core_reset_i;
	output [(channel_width_p - 1):0] core_data_o;
	output core_valid_o;
	input core_yumi_i;
	wire [(channel_width_p - 1):0] core_data_0;
	wire [(channel_width_p - 1):0] core_data_1;
	reg [(channel_width_p - 1):0] io_data_0_r;
	reg [(channel_width_p - 1):0] io_data_1_r;
	wire core_valid_0;
	wire core_valid_1;
	reg io_valid_0_r;
	reg io_valid_1_r;
	reg io_valid_negedge_r;
	reg [(channel_width_p - 1):0] io_data_negedge_r;
	always @(negedge io_clk_i) begin
		io_data_negedge_r &lt;= io_data_i;
		io_valid_negedge_r &lt;= io_valid_i;
	end
	always @(posedge io_clk_i) begin
		io_data_0_r &lt;= io_data_negedge_r;
		io_valid_0_r &lt;= io_valid_negedge_r;
		io_data_1_r &lt;= io_data_i;
		io_valid_1_r &lt;= io_valid_i;
	end
	assign io_snoop_pos_r_o = {io_valid_1_r, io_data_1_r};
	assign io_snoop_neg_r_o = {io_valid_0_r, io_data_0_r};
	wire [(channel_width_p - 1):0] io_data_0_r_swizzle = (io_trigger_mode_alt_en_i ? {io_valid_0_r, io_data_0_r[0+:(channel_width_p - 1)]} : io_data_0_r);
	wire [(channel_width_p - 1):0] io_data_1_r_swizzle = (io_trigger_mode_alt_en_i ? {io_valid_1_r, io_data_1_r[0+:(channel_width_p - 1)]} : io_data_1_r);
	wire io_trigger_mode_0;
	wire io_trigger_mode_1;
	bsg_sync_sync #(.width_p(1)) bssv(
		.oclk_i(io_clk_i),
		.iclk_data_i(io_valid_1_r),
		.oclk_data_o(io_trigger_mode_0)
	);
	bsg_sync_sync #(.width_p(1)) bssd(
		.oclk_i(io_clk_i),
		.iclk_data_i(io_data_1_r[(channel_width_p - 1)]),
		.oclk_data_o(io_trigger_mode_1)
	);
	localparam lg_io_trigger_words_lp = 3;
	reg io_trigger_line_r;
	reg [((lg_io_trigger_words_lp + 1) - 1):0] io_trigger_count_r;
	wire io_trigger_line = (io_trigger_mode_alt_en_i ? io_trigger_mode_1 : io_trigger_mode_0);
	wire io_trigger_mode_active = |io_trigger_count_r;
	always @(posedge io_clk_i)
		if (io_reset_i) begin
			io_trigger_line_r &lt;= 0;
			io_trigger_count_r &lt;= 0;
		end
		else begin
			io_trigger_line_r &lt;= io_trigger_line;
			if (io_trigger_mode_active)
				io_trigger_count_r &lt;= (io_trigger_count_r - 1);
			else if ((io_trigger_line ^ io_trigger_line_r))
				io_trigger_count_r &lt;= (2 ** lg_io_trigger_words_lp);
		end
	wire io_async_fifo_full;
	wire io_async_fifo_enq = (io_trigger_mode_en_i ? io_trigger_mode_active : (io_valid_0_r | io_valid_1_r));
	always @(negedge io_clk_i)
		;
	wire core_actual_deque;
	wire core_valid_o_tmp;
	bsg_async_fifo #(
		.lg_size_p(lg_fifo_depth_p),
		.width_p(((channel_width_p + 1) * 2)),
		.control_width_p(2)
	) baf(
		.w_clk_i(io_clk_i),
		.w_reset_i(io_reset_i),
		.w_enq_i(io_async_fifo_enq),
		.w_data_i((io_trigger_mode_en_i ? {1&#39;b1, 1&#39;b1, io_data_1_r_swizzle, io_data_0_r_swizzle} : {(io_valid_1_r &amp; io_edge_i[1]), (io_valid_0_r &amp; io_edge_i[0]), io_data_1_r, io_data_0_r})),
		.w_full_o(io_async_fifo_full),
		.r_clk_i(core_clk_i),
		.r_reset_i(core_reset_i),
		.r_deq_i(core_actual_deque),
		.r_data_o({core_valid_1, core_valid_0, core_data_1, core_data_0}),
		.r_valid_o(core_valid_o_tmp)
	);
	reg core_sent_0_want_to_send_1_r;
	wire [(channel_width_p - 1):0] core_data_o_pre_twofer = ((core_sent_0_want_to_send_1_r | ~core_valid_0) ? core_data_1 : core_data_0);
	wire core_valid_o_pre_twofer = core_valid_o_tmp;
	wire core_twofer_ready;
	bsg_two_fifo #(.width_p(channel_width_p)) twofer(
		.clk_i(core_clk_i),
		.reset_i(core_reset_i),
		.ready_o(core_twofer_ready),
		.data_i(core_data_o_pre_twofer),
		.v_i(core_valid_o_pre_twofer),
		.v_o(core_valid_o),
		.data_o(core_data_o),
		.yumi_i(core_yumi_i)
	);
	wire core_transfer_success = (core_valid_o_tmp &amp; core_twofer_ready);
	assign core_actual_deque = (core_transfer_success &amp; ~((~core_sent_0_want_to_send_1_r &amp; core_valid_1) &amp; core_valid_0));
	always @(posedge core_clk_i)
		if (core_reset_i)
			core_sent_0_want_to_send_1_r &lt;= 0;
		else
			core_sent_0_want_to_send_1_r &lt;= (core_transfer_success ? ~core_actual_deque : core_sent_0_want_to_send_1_r);
	wire [((lg_fifo_depth_p + 1) - 1):0] core_credits_gray_r_iosync;
	wire [((lg_fifo_depth_p + 1) - 1):0] core_credits_binary_r_iosync;
	reg [((lg_fifo_depth_p + 1) - 1):0] io_credits_sent_r;
	wire [((lg_fifo_depth_p + 1) - 1):0] io_credits_sent_r_gray;
	reg [((lg_fifo_depth_p + 1) - 1):0] io_credits_sent_r_p1;
	reg [((lg_fifo_depth_p + 1) - 1):0] io_credits_sent_r_p2;
	bsg_async_ptr_gray #(.lg_size_p((lg_fifo_depth_p + 1))) bapg(
		.w_clk_i(core_clk_i),
		.w_reset_i(core_reset_i),
		.w_inc_i(core_transfer_success),
		.r_clk_i(io_clk_i),
		.w_ptr_binary_r_o(),
		.w_ptr_gray_r_o(),
		.w_ptr_gray_r_rsync_o(core_credits_gray_r_iosync)
	);
	always @(*) io_credits_sent_r_p1 = (io_credits_sent_r + 1);
	always @(*) io_credits_sent_r_p2 = (io_credits_sent_r + 2);
	assign io_token_r_o = io_credits_sent_r[lg_credit_to_token_decimation_p];
	assign io_credits_sent_r_gray = ((io_credits_sent_r &gt;&gt; 1) ^ io_credits_sent_r);
	wire [((lg_fifo_depth_p + 1) - 1):0] io_credits_sent_p1_r_gray;
	bsg_binary_plus_one_to_gray #(.width_p((lg_fifo_depth_p + 1))) bsg_bp1_2g(
		.binary_i(io_credits_sent_r),
		.gray_o(io_credits_sent_p1_r_gray)
	);
	wire empty_1 = (core_credits_gray_r_iosync != io_credits_sent_p1_r_gray);
	wire empty_0 = (core_credits_gray_r_iosync != io_credits_sent_r_gray);
	always @(posedge io_clk_i)
		if (io_token_bypass_i)
			io_credits_sent_r &lt;= {(lg_fifo_depth_p + 1) {(io_trigger_mode_1 &amp; io_trigger_mode_0)}};
		else
			io_credits_sent_r &lt;= (empty_1 ? (empty_0 ? io_credits_sent_r_p2 : io_credits_sent_r) : (empty_0 ? io_credits_sent_r_p1 : io_credits_sent_r));
endmodule

</pre>
</body>