// Seed: 2753502308
module module_0 (
    input tri id_0
    , id_3,
    input wor id_1
);
  assign id_3 = id_3 == 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wire id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    input wand id_9,
    output wor id_10
);
  wire id_12;
  module_0(
      id_8, id_4
  );
endmodule
module module_2 (
    output uwire id_0,
    input  wor   id_1,
    input  wand  id_2,
    output uwire id_3,
    output wire  id_4,
    input  uwire id_5
);
  always @(1'b0 or posedge {(1) {1'd0}}) begin
    release id_4;
  end
  module_0(
      id_2, id_5
  );
endmodule
