// Seed: 2631626824
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_2 = 0;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd84,
    parameter id_7  = 32'd56
) (
    output uwire id_0,
    input tri id_1,
    input wand id_2,
    input wor id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    input uwire _id_7,
    output wire id_8,
    input uwire id_9,
    input tri1 _id_10,
    input wand id_11,
    input supply1 id_12
);
  wire id_14;
  wire [id_10  -  -1 'h0 : ~  id_10] id_15;
  logic [1 'b0 : id_7] id_16;
  wire id_17;
  module_0 modCall_1 (
      id_15,
      id_17,
      id_16,
      id_15
  );
endmodule
