<BaliSimProject version="1.3" path="." stage="0" language="-1" name="seven_seg" simType="Active-HDL">
    <Source worklib="" path="ECE272_Lab3/lab3_schematic.v" type="VERILOG" include="none"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="lab3_schematic"/>
</BaliSimProject>
