Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu Nov  9 11:00:26 2017
| Host         : Msy-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_Level_timing_summary_routed.rpt -rpx Top_Level_timing_summary_routed.rpx
| Design       : Top_Level
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Rst_n_Delay2_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__0/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__1/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__2/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__3/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__4/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__5/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__6/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__7/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__8/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__9/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_ADC_Test/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_Feedback_Capacitance/Output_Valid_Sig_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_Feedback_Capacitance/Output_Valid_Sig_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_Feedback_Capacitance/Output_Valid_Sig_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_Feedback_Capacitance/Output_Valid_Sig_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_OnlyExTrig/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Select_Ramp_ADC/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Select_TDC_On/Output_Valid_Sig_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Val_Evt/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Select_Main_Backup/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[129]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[130]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[131]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[132]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[133]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[134]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[135]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[136]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[137]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[138]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[139]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[140]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[141]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[142]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[143]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[144]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[145]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[146]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[147]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[148]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[149]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[150]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[151]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[152]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[153]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[154]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[155]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[156]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[157]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[158]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[159]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[160]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[161]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[162]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[163]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[164]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[165]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[166]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[167]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[168]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[169]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[170]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[171]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[172]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[173]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[174]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[175]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[176]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[177]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[178]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[179]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[180]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[181]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[182]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[183]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[184]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[185]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[186]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[187]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[188]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[189]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[190]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[191]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[192]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 590 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 108 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.730        0.000                      0                13742       -0.002       -0.002                      1                13717        3.250        0.000                       0                  5019  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
Clk_In              {0.000 6.250}      12.500          80.000          
  clk_out1_PLL_40M  {0.000 12.500}     25.000          40.000          
  clk_out2_PLL_40M  {0.000 50.000}     100.000         10.000          
  clkfbout_PLL_40M  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_In                    5.573        0.000                      0                 1559        0.080        0.000                      0                 1560        3.250        0.000                       0                   948  
  clk_out1_PLL_40M       17.927        0.000                      0                  750        0.095        0.000                      0                  750       12.000        0.000                       0                   430  
  clk_out2_PLL_40M       81.870        0.000                      0                 6802        0.055        0.000                      0                 6802       49.500        0.000                       0                  3747  
  clkfbout_PLL_40M                                                                                                                                                   23.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_PLL_40M  Clk_In                 23.811        0.000                      0                   13                                                                        
clk_out2_PLL_40M  Clk_In                 23.811        0.000                      0                   13                                                                        
Clk_In            clk_out1_PLL_40M        3.730        0.000                      0                  154        0.130        0.000                      0                  141  
clk_out2_PLL_40M  clk_out1_PLL_40M       12.281        0.000                      0                  213        0.144        0.000                      0                  213  
Clk_In            clk_out2_PLL_40M        5.235        0.000                      0                 1261        0.057        0.000                      0                 1248  
clk_out1_PLL_40M  clk_out2_PLL_40M       17.543        0.000                      0                  213       -0.002       -0.002                      1                  213  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Clk_In             Clk_In                   5.862        0.000                      0                  877        0.205        0.000                      0                  877  
**async_default**  Clk_In             clk_out1_PLL_40M         4.309        0.000                      0                  206        0.165        0.000                      0                  206  
**async_default**  clk_out1_PLL_40M   clk_out1_PLL_40M        21.183        0.000                      0                  156        0.387        0.000                      0                  156  
**async_default**  clk_out2_PLL_40M   clk_out1_PLL_40M        20.518        0.000                      0                  100        0.267        0.000                      0                  100  
**async_default**  Clk_In             clk_out2_PLL_40M         4.062        0.000                      0                 3520        0.098        0.000                      0                 3520  
**async_default**  clk_out1_PLL_40M   clk_out2_PLL_40M        20.792        0.000                      0                  100        0.121        0.000                      0                  100  
**async_default**  clk_out2_PLL_40M   clk_out2_PLL_40M        91.797        0.000                      0                  559        0.199        0.000                      0                  559  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        5.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 0.819ns (12.548%)  route 5.708ns (87.452%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 16.847 - 12.500 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.443     4.703    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X6Y80          FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.136 r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/Q
                         net (fo=37, routed)          2.675     7.811    USB_Con_Inst/SlaveFifoRead_inst/Cmd_From_Usb_En
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.119     7.930 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3/O
                         net (fo=4, routed)           0.457     8.387    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.654 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_1/O
                         net (fo=128, routed)         2.576    11.230    usb_command_interpreter_Inst/data_reg[7]_0[0]
    SLICE_X31Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.246    16.847    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X31Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[5]/C
                         clock pessimism              0.159    17.006    
                         clock uncertainty           -0.035    16.970    
    SLICE_X31Y122        FDCE (Setup_fdce_C_CE)      -0.168    16.802    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[5]
  -------------------------------------------------------------------
                         required time                         16.802    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 0.819ns (12.609%)  route 5.676ns (87.391%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 16.845 - 12.500 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.443     4.703    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X6Y80          FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.136 r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/Q
                         net (fo=37, routed)          2.675     7.811    USB_Con_Inst/SlaveFifoRead_inst/Cmd_From_Usb_En
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.119     7.930 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3/O
                         net (fo=4, routed)           0.457     8.387    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.654 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_1/O
                         net (fo=128, routed)         2.544    11.198    usb_command_interpreter_Inst/data_reg[7]_0[0]
    SLICE_X31Y123        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.244    16.845    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X31Y123        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/C
                         clock pessimism              0.159    17.004    
                         clock uncertainty           -0.035    16.968    
    SLICE_X31Y123        FDCE (Setup_fdce_C_CE)      -0.168    16.800    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]
  -------------------------------------------------------------------
                         required time                         16.800    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 0.819ns (12.802%)  route 5.579ns (87.198%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 16.848 - 12.500 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.443     4.703    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X6Y80          FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.136 r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/Q
                         net (fo=37, routed)          2.675     7.811    USB_Con_Inst/SlaveFifoRead_inst/Cmd_From_Usb_En
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.119     7.930 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3/O
                         net (fo=4, routed)           0.457     8.387    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.654 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_1/O
                         net (fo=128, routed)         2.446    11.100    usb_command_interpreter_Inst/data_reg[7]_0[0]
    SLICE_X29Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.247    16.848    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X29Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[13]/C
                         clock pessimism              0.159    17.007    
                         clock uncertainty           -0.035    16.971    
    SLICE_X29Y122        FDCE (Setup_fdce_C_CE)      -0.168    16.803    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[13]
  -------------------------------------------------------------------
                         required time                         16.803    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 0.819ns (12.802%)  route 5.579ns (87.198%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 16.848 - 12.500 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.443     4.703    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X6Y80          FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.136 r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/Q
                         net (fo=37, routed)          2.675     7.811    USB_Con_Inst/SlaveFifoRead_inst/Cmd_From_Usb_En
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.119     7.930 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3/O
                         net (fo=4, routed)           0.457     8.387    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.654 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_1/O
                         net (fo=128, routed)         2.446    11.100    usb_command_interpreter_Inst/data_reg[7]_0[0]
    SLICE_X29Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.247    16.848    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X29Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[21]/C
                         clock pessimism              0.159    17.007    
                         clock uncertainty           -0.035    16.971    
    SLICE_X29Y122        FDCE (Setup_fdce_C_CE)      -0.168    16.803    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[21]
  -------------------------------------------------------------------
                         required time                         16.803    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 0.819ns (12.802%)  route 5.579ns (87.198%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 16.848 - 12.500 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.443     4.703    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X6Y80          FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.136 r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/Q
                         net (fo=37, routed)          2.675     7.811    USB_Con_Inst/SlaveFifoRead_inst/Cmd_From_Usb_En
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.119     7.930 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3/O
                         net (fo=4, routed)           0.457     8.387    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.654 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_1/O
                         net (fo=128, routed)         2.446    11.100    usb_command_interpreter_Inst/data_reg[7]_0[0]
    SLICE_X29Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.247    16.848    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X29Y122        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[29]/C
                         clock pessimism              0.159    17.007    
                         clock uncertainty           -0.035    16.971    
    SLICE_X29Y122        FDCE (Setup_fdce_C_CE)      -0.168    16.803    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[29]
  -------------------------------------------------------------------
                         required time                         16.803    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 0.819ns (13.395%)  route 5.295ns (86.605%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 16.846 - 12.500 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.443     4.703    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X6Y80          FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.136 r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/Q
                         net (fo=37, routed)          2.675     7.811    USB_Con_Inst/SlaveFifoRead_inst/Cmd_From_Usb_En
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.119     7.930 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3/O
                         net (fo=4, routed)           0.457     8.387    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.654 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_1/O
                         net (fo=128, routed)         2.163    10.817    usb_command_interpreter_Inst/data_reg[7]_0[0]
    SLICE_X34Y121        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.245    16.846    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X34Y121        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[4]/C
                         clock pessimism              0.159    17.005    
                         clock uncertainty           -0.035    16.969    
    SLICE_X34Y121        FDCE (Setup_fdce_C_CE)      -0.136    16.833    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[4]
  -------------------------------------------------------------------
                         required time                         16.833    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 0.793ns (13.061%)  route 5.279ns (86.939%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 16.841 - 12.500 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.370     4.630    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X13Y75         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.379     5.009 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[15]/Q
                         net (fo=70, routed)          3.637     8.646    USB_Con_Inst/SlaveFifoRead_inst/Q[11]
    SLICE_X45Y102        LUT5 (Prop_lut5_I4_O)        0.119     8.765 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[80]_i_2/O
                         net (fo=16, routed)          0.849     9.613    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[80]_i_2_n_0
    SLICE_X43Y111        LUT5 (Prop_lut5_I4_O)        0.295     9.908 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[80]_i_1/O
                         net (fo=2, routed)           0.793    10.701    usb_command_interpreter_Inst/data_reg[13][79]
    SLICE_X43Y123        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.240    16.841    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X43Y123        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[80]/C
                         clock pessimism              0.159    17.000    
                         clock uncertainty           -0.035    16.964    
    SLICE_X43Y123        FDCE (Setup_fdce_C_D)       -0.229    16.735    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[80]
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 0.663ns (11.125%)  route 5.296ns (88.875%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 16.845 - 12.500 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.377     4.637    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X14Y80         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.433     5.070 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[13]/Q
                         net (fo=60, routed)          3.573     8.643    USB_Con_Inst/SlaveFifoRead_inst/Q[9]
    SLICE_X32Y102        LUT5 (Prop_lut5_I1_O)        0.105     8.748 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[15]_i_2/O
                         net (fo=15, routed)          0.750     9.498    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[15]_i_2_n_0
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.125     9.623 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[3]_i_1/O
                         net (fo=3, routed)           0.973    10.596    usb_command_interpreter_Inst/data_reg[13][2]
    SLICE_X31Y123        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.244    16.845    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X31Y123        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/C
                         clock pessimism              0.159    17.004    
                         clock uncertainty           -0.035    16.968    
    SLICE_X31Y123        FDCE (Setup_fdce_C_D)       -0.217    16.751    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]
  -------------------------------------------------------------------
                         required time                         16.751    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 0.776ns (13.026%)  route 5.181ns (86.974%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 16.845 - 12.500 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.370     4.630    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X13Y75         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.379     5.009 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[15]/Q
                         net (fo=70, routed)          3.637     8.646    USB_Con_Inst/SlaveFifoRead_inst/Q[11]
    SLICE_X45Y102        LUT5 (Prop_lut5_I4_O)        0.119     8.765 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[80]_i_2/O
                         net (fo=16, routed)          0.779     9.543    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[80]_i_2_n_0
    SLICE_X40Y111        LUT5 (Prop_lut5_I4_O)        0.278     9.821 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[68]_i_1/O
                         net (fo=2, routed)           0.766    10.587    usb_command_interpreter_Inst/data_reg[13][67]
    SLICE_X45Y120        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.244    16.845    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X45Y120        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[68]/C
                         clock pessimism              0.159    17.004    
                         clock uncertainty           -0.035    16.968    
    SLICE_X45Y120        FDCE (Setup_fdce_C_D)       -0.209    16.759    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[68]
  -------------------------------------------------------------------
                         required time                         16.759    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[73]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.819ns (13.808%)  route 5.112ns (86.192%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 16.852 - 12.500 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.443     4.703    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X6Y80          FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.136 r  USB_Con_Inst/SlaveFifoRead_inst/wrendata_reg/Q
                         net (fo=37, routed)          2.675     7.811    USB_Con_Inst/SlaveFifoRead_inst/Cmd_From_Usb_En
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.119     7.930 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3/O
                         net (fo=4, routed)           0.457     8.387    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_3_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.654 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_Thre_Fsb[128]_i_1/O
                         net (fo=128, routed)         1.980    10.634    usb_command_interpreter_Inst/data_reg[7]_0[0]
    SLICE_X45Y111        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.251    16.852    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X45Y111        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[73]/C
                         clock pessimism              0.159    17.011    
                         clock uncertainty           -0.035    16.975    
    SLICE_X45Y111        FDCE (Setup_fdce_C_CE)      -0.168    16.807    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[73]
  -------------------------------------------------------------------
                         required time                         16.807    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  6.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.426%)  route 0.176ns (55.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.573     1.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y55          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     1.686 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=7, routed)           0.176     1.862    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][8]
    RAMB36_X0Y11         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.882     2.101    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y11         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.600    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.783    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.574     1.546    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.141     1.687 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     1.742    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.845     2.063    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.517     1.546    
    SLICE_X9Y51          FDCE (Hold_fdce_C_D)         0.076     1.622    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.601     1.573    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.141     1.714 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     1.769    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X5Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.872     2.090    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.517     1.573    
    SLICE_X5Y53          FDCE (Hold_fdce_C_D)         0.076     1.649    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.573     1.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.141     1.686 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.741    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X9Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.844     2.062    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.517     1.545    
    SLICE_X9Y54          FDCE (Hold_fdce_C_D)         0.075     1.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.601     1.573    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.141     1.714 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/Q
                         net (fo=1, routed)           0.055     1.769    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[12]
    SLICE_X5Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.872     2.090    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]/C
                         clock pessimism             -0.517     1.573    
    SLICE_X5Y53          FDCE (Hold_fdce_C_D)         0.075     1.648    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.574     1.546    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.141     1.687 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     1.742    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.845     2.063    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.517     1.546    
    SLICE_X9Y51          FDCE (Hold_fdce_C_D)         0.075     1.621    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.602     1.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDPE (Prop_fdpe_C_Q)         0.141     1.715 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.770    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X5Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.873     2.091    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.517     1.574    
    SLICE_X5Y50          FDPE (Hold_fdpe_C_D)         0.075     1.649    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.574     1.546    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.141     1.687 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     1.742    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.845     2.063    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.517     1.546    
    SLICE_X9Y51          FDCE (Hold_fdce_C_D)         0.071     1.617    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.601     1.573    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.141     1.714 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     1.769    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X5Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.872     2.090    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.517     1.573    
    SLICE_X5Y53          FDCE (Hold_fdce_C_D)         0.071     1.644    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.209ns (35.686%)  route 0.377ns (64.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.602     1.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X6Y50          FDRE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.738 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.377     2.115    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg
    SLICE_X6Y49          LUT2 (Prop_lut2_I1_O)        0.045     2.160 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000     2.160    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1
    SLICE_X6Y49          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.945     2.163    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y49          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.251     1.912    
    SLICE_X6Y49          FDPE (Hold_fdpe_C_D)         0.120     2.032    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_In
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { Clk_In }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y11    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y13    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y12    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y10    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         12.500      10.908     BUFGCTRL_X0Y2   BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         12.500      11.251     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X6Y50     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X6Y50     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         12.500      11.500     SLICE_X6Y49     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         12.500      11.500     SLICE_X7Y50     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        12.500      40.133     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X51Y105   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[101]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X51Y104   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[105]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X51Y105   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[109]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X51Y104   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[113]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X51Y105   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[117]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X51Y104   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[121]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X51Y105   usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[125]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X35Y90    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[128]/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X6Y50     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X6Y50     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.250       5.750      SLICE_X7Y50     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.250       5.750      SLICE_X7Y50     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.250       5.750      SLICE_X7Y50     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.250       5.750      SLICE_X5Y50     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X55Y113   Sci_Acq_Inst/Cnt_Wait_2_Readout_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X55Y113   Sci_Acq_Inst/Cnt_Wait_2_Readout_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       17.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.927ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 0.819ns (9.524%)  route 7.781ns (90.476%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.674ns = ( 31.674 - 25.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.380     4.640    Readout_Dout_Inst/CLK
    SLICE_X13Y66         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.348     4.988 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.682     5.669    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Parallel_Data_En
    SLICE_X13Y66         LUT6 (Prop_lut6_I4_O)        0.242     5.911 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.470     8.381    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.105     8.486 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.834    11.320    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.124    11.444 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           1.795    13.239    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.312    31.674    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.159    31.833    
                         clock uncertainty           -0.119    31.715    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    31.166    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.166    
                         arrival time                         -13.239    
  -------------------------------------------------------------------
                         slack                                 17.927    

Slack (MET) :             18.067ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 1.446ns (21.516%)  route 5.275ns (78.484%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.256ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.433     7.689 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           2.236     9.925    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gic0.gc0.count_d1_reg[11][3]
    SLICE_X3Y52          LUT4 (Prop_lut4_I2_O)        0.105    10.030 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    10.030    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.487 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.487    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.677 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.749    11.425    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.261    11.686 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           2.290    13.976    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X7Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.502    32.209    
                         clock uncertainty           -0.119    32.090    
    SLICE_X7Y57          FDPE (Setup_fdpe_C_D)       -0.047    32.043    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         32.043    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                 18.067    

Slack (MET) :             18.111ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 1.446ns (21.696%)  route 5.219ns (78.304%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.256ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.433     7.689 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           2.236     9.925    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gic0.gc0.count_d1_reg[11][3]
    SLICE_X3Y52          LUT4 (Prop_lut4_I2_O)        0.105    10.030 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    10.030    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.487 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.487    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.677 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.749    11.425    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.261    11.686 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           2.234    13.920    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X7Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.502    32.209    
                         clock uncertainty           -0.119    32.090    
    SLICE_X7Y57          FDPE (Setup_fdpe_C_D)       -0.059    32.031    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                 18.111    

Slack (MET) :             18.341ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 0.800ns (9.580%)  route 7.551ns (90.420%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.678ns = ( 31.678 - 25.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.380     4.640    Readout_Dout_Inst/CLK
    SLICE_X13Y66         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.348     4.988 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.682     5.669    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Parallel_Data_En
    SLICE_X13Y66         LUT6 (Prop_lut6_I4_O)        0.242     5.911 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.470     8.381    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.105     8.486 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.848    11.335    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X7Y52          LUT2 (Prop_lut2_I0_O)        0.105    11.440 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.551    12.991    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.316    31.678    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.159    31.837    
                         clock uncertainty           -0.119    31.719    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.332    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.332    
                         arrival time                         -12.991    
  -------------------------------------------------------------------
                         slack                                 18.341    

Slack (MET) :             18.981ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.589ns (10.834%)  route 4.848ns (89.166%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.677ns = ( 31.677 - 25.000 ) 
    Source Clock Delay      (SCD):    7.256ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.379     7.635 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/Q
                         net (fo=4, routed)           1.810     9.445    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[12]
    SLICE_X7Y57          LUT3 (Prop_lut3_I0_O)        0.105     9.550 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.911    10.461    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X7Y57          LUT2 (Prop_lut2_I0_O)        0.105    10.566 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           2.127    12.692    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y11         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.315    31.677    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y11         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.502    32.179    
                         clock uncertainty           -0.119    32.061    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.674    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.674    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                 18.981    

Slack (MET) :             18.994ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.589ns (10.874%)  route 4.828ns (89.126%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.670ns = ( 31.670 - 25.000 ) 
    Source Clock Delay      (SCD):    7.256ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.379     7.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/Q
                         net (fo=4, routed)           1.613     9.248    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.105     9.353 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.872    10.224    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_full_fb_i_reg
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.105    10.329 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           2.343    12.672    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308    31.670    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.502    32.172    
                         clock uncertainty           -0.119    32.054    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.667    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.667    
                         arrival time                         -12.672    
  -------------------------------------------------------------------
                         slack                                 18.994    

Slack (MET) :             19.697ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 0.695ns (10.064%)  route 6.211ns (89.936%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.678ns = ( 31.678 - 25.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.380     4.640    Readout_Dout_Inst/CLK
    SLICE_X13Y66         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.348     4.988 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.682     5.669    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Parallel_Data_En
    SLICE_X13Y66         LUT6 (Prop_lut6_I4_O)        0.242     5.911 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.470     8.381    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.105     8.486 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          3.059    11.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.316    31.678    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.159    31.837    
                         clock uncertainty           -0.119    31.719    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    31.243    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.243    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                 19.697    

Slack (MET) :             19.921ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 0.538ns (8.263%)  route 5.973ns (91.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.678ns = ( 31.678 - 25.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.386     4.646    Readout_Dout_Inst/CLK
    SLICE_X12Y60         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.433     5.079 r  Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/Q
                         net (fo=1, routed)           2.476     7.555    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Sig_Parallel_Data_reg[14][12]
    SLICE_X10Y61         LUT6 (Prop_lut6_I5_O)        0.105     7.660 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_13/O
                         net (fo=2, routed)           3.497    11.156    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.316    31.678    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.159    31.837    
                         clock uncertainty           -0.119    31.719    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641    31.078    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.078    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 19.921    

Slack (MET) :             19.951ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 0.695ns (10.460%)  route 5.949ns (89.540%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.670ns = ( 31.670 - 25.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.380     4.640    Readout_Dout_Inst/CLK
    SLICE_X13Y66         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.348     4.988 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.682     5.669    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Parallel_Data_En
    SLICE_X13Y66         LUT6 (Prop_lut6_I4_O)        0.242     5.911 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.470     8.381    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.105     8.486 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.797    11.284    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308    31.670    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.159    31.829    
                         clock uncertainty           -0.119    31.711    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    31.235    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.235    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                 19.951    

Slack (MET) :             20.204ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 0.695ns (10.316%)  route 6.042ns (89.684%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 31.708 - 25.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.380     4.640    Readout_Dout_Inst/CLK
    SLICE_X13Y66         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.348     4.988 r  Readout_Dout_Inst/Sig_Parallel_Data_En_reg/Q
                         net (fo=1, routed)           0.682     5.669    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Parallel_Data_En
    SLICE_X13Y66         LUT6 (Prop_lut6_I4_O)        0.242     5.911 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.470     8.381    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.105     8.486 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.890    11.377    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X0Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347    31.708    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                         clock pessimism              0.159    31.868    
                         clock uncertainty           -0.119    31.749    
    SLICE_X0Y53          FDCE (Setup_fdce_C_CE)      -0.168    31.581    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         31.581    
                         arrival time                         -11.377    
  -------------------------------------------------------------------
                         slack                                 20.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.818%)  route 0.165ns (50.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.562     1.534    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X62Y65         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.164     1.698 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.165     1.863    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]
    RAMB18_X1Y26         RAMB18E1                                     r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.868     2.087    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y26         RAMB18E1                                     r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.586    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.769    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559     1.531    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/clk_out1
    SLICE_X41Y68         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.727    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg_n_0_[0][0]
    SLICE_X41Y68         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829     2.047    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/clk_out1
    SLICE_X41Y68         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[1][0]/C
                         clock pessimism             -0.516     1.531    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.075     1.606    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.556     1.528    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y67         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.669 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.724    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X55Y67         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.824     2.042    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y67         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.514     1.528    
    SLICE_X55Y67         FDPE (Hold_fdpe_C_D)         0.075     1.603    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.562     1.534    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X47Y60         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.675 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_P/Q
                         net (fo=1, routed)           0.086     1.761    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_P_n_0
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.045     1.806 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[28]_i_1/O
                         net (fo=1, routed)           0.000     1.806    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[28]
    SLICE_X46Y60         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.833     2.051    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X46Y60         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[28]/C
                         clock pessimism             -0.504     1.547    
    SLICE_X46Y60         FDCE (Hold_fdce_C_D)         0.120     1.667    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.859%)  route 0.062ns (25.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.558     1.530    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X48Y67         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[12]/Q
                         net (fo=2, routed)           0.062     1.733    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg_n_0_[12]
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.045     1.778 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[20]_i_1/O
                         net (fo=1, routed)           0.000     1.778    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[20]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.827     2.045    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X49Y67         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[20]/C
                         clock pessimism             -0.502     1.543    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.092     1.635    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.564%)  route 0.077ns (35.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.562     1.534    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y65         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.077     1.752    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[5]
    SLICE_X63Y65         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.831     2.049    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y65         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X63Y65         FDCE (Hold_fdce_C_D)         0.071     1.605    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.571     1.543    Readout_Dout_Inst/CLK
    SLICE_X13Y60         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.141     1.684 r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[12]/Q
                         net (fo=2, routed)           0.097     1.781    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg_n_0_[12]
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  Readout_Dout_Inst/Sig_Parallel_Data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.826    Readout_Dout_Inst/Sig_Parallel_Data[12]_i_1_n_0
    SLICE_X12Y60         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.842     2.060    Readout_Dout_Inst/CLK
    SLICE_X12Y60         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/C
                         clock pessimism             -0.504     1.556    
    SLICE_X12Y60         FDCE (Hold_fdce_C_D)         0.120     1.676    Readout_Dout_Inst/Sig_Parallel_Data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.441%)  route 0.222ns (57.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.562     1.534    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X62Y65         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.164     1.698 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.222     1.920    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]
    RAMB18_X1Y26         RAMB18E1                                     r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.868     2.087    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y26         RAMB18E1                                     r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.586    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.769    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.557     1.529    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y67         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDPE (Prop_fdpe_C_Q)         0.164     1.693 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.748    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X56Y67         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.825     2.043    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y67         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.514     1.529    
    SLICE_X56Y67         FDPE (Hold_fdpe_C_D)         0.060     1.589    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.557     1.529    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y66         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.693 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.748    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X54Y66         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.825     2.043    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y66         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.514     1.529    
    SLICE_X54Y66         FDPE (Hold_fdpe_C_D)         0.060     1.589    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y11    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y13    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y12    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y10    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y26    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y26    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y3   Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1   PLL_40M_Inst/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y136   ODDR_Clk_40M/inst/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y52     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y53     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y53     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y51     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y51     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y51     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y51     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y53     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y51     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y51     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X56Y67    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X56Y67    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X56Y67    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X55Y66    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X54Y66    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X54Y66    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X55Y67    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X55Y67    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X56Y67    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y66    Readout_Dout_Inst/Sig_Parallel_Data_En_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       81.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.870ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1276]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.811ns  (logic 0.484ns (2.717%)  route 17.327ns (97.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 104.347 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.369     4.629    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X49Y84         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.379     5.008 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       16.410    21.418    Prepare_Probe_Register_Inst/State[1]
    SLICE_X55Y101        LUT6 (Prop_lut6_I4_O)        0.105    21.523 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1276]_P_i_1/O
                         net (fo=2, routed)           0.917    22.440    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1276]
    SLICE_X57Y101        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1276]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.246   104.347    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X57Y101        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1276]_P/C
                         clock pessimism              0.159   104.506    
                         clock uncertainty           -0.149   104.357    
    SLICE_X57Y101        FDPE (Setup_fdpe_C_D)       -0.047   104.310    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1276]_P
  -------------------------------------------------------------------
                         required time                        104.310    
                         arrival time                         -22.440    
  -------------------------------------------------------------------
                         slack                                 81.870    

Slack (MET) :             82.040ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1276]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.761ns  (logic 0.589ns (3.316%)  route 17.172ns (96.684%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 104.348 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.369     4.629    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X49Y84         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.379     5.008 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       16.410    21.418    Prepare_Probe_Register_Inst/State[1]
    SLICE_X55Y101        LUT6 (Prop_lut6_I4_O)        0.105    21.523 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1276]_P_i_1/O
                         net (fo=2, routed)           0.762    22.285    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1276]
    SLICE_X58Y101        LUT4 (Prop_lut4_I2_O)        0.105    22.390 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1276]_C_i_1/O
                         net (fo=1, routed)           0.000    22.390    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1276]_C_i_1_n_0
    SLICE_X58Y101        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1276]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.247   104.348    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X58Y101        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1276]_C/C
                         clock pessimism              0.159   104.507    
                         clock uncertainty           -0.149   104.358    
    SLICE_X58Y101        FDCE (Setup_fdce_C_D)        0.072   104.430    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1276]_C
  -------------------------------------------------------------------
                         required time                        104.430    
                         arrival time                         -22.390    
  -------------------------------------------------------------------
                         slack                                 82.040    

Slack (MET) :             82.233ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1277]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.480ns  (logic 0.484ns (2.769%)  route 16.996ns (97.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 104.347 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.369     4.629    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X49Y84         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.379     5.008 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       16.075    21.082    Prepare_Probe_Register_Inst/State[1]
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.105    21.187 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1277]_P_i_1/O
                         net (fo=2, routed)           0.921    22.108    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1277]
    SLICE_X56Y100        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1277]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.246   104.347    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X56Y100        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1277]_P/C
                         clock pessimism              0.159   104.506    
                         clock uncertainty           -0.149   104.357    
    SLICE_X56Y100        FDPE (Setup_fdpe_C_D)       -0.015   104.342    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1277]_P
  -------------------------------------------------------------------
                         required time                        104.342    
                         arrival time                         -22.108    
  -------------------------------------------------------------------
                         slack                                 82.233    

Slack (MET) :             82.284ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[116]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.395ns  (logic 0.484ns (2.782%)  route 16.911ns (97.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.369     4.629    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X49Y84         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.379     5.008 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       16.122    21.129    Prepare_Probe_Register_Inst/State[1]
    SLICE_X52Y103        LUT6 (Prop_lut6_I4_O)        0.105    21.234 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[116]_P_i_1/O
                         net (fo=2, routed)           0.789    22.024    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[116]
    SLICE_X52Y101        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[116]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.244   104.345    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y101        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[116]_P/C
                         clock pessimism              0.159   104.504    
                         clock uncertainty           -0.149   104.355    
    SLICE_X52Y101        FDPE (Setup_fdpe_C_D)       -0.047   104.308    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[116]_P
  -------------------------------------------------------------------
                         required time                        104.308    
                         arrival time                         -22.024    
  -------------------------------------------------------------------
                         slack                                 82.284    

Slack (MET) :             82.295ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1265]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.419ns  (logic 0.484ns (2.779%)  route 16.935ns (97.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 104.348 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.369     4.629    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X49Y84         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.379     5.008 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       15.965    20.973    Prepare_Probe_Register_Inst/State[1]
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.105    21.078 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1265]_P_i_1/O
                         net (fo=2, routed)           0.970    22.047    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1265]
    SLICE_X58Y100        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1265]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.247   104.348    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X58Y100        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1265]_P/C
                         clock pessimism              0.159   104.507    
                         clock uncertainty           -0.149   104.358    
    SLICE_X58Y100        FDPE (Setup_fdpe_C_D)       -0.015   104.343    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1265]_P
  -------------------------------------------------------------------
                         required time                        104.343    
                         arrival time                         -22.047    
  -------------------------------------------------------------------
                         slack                                 82.295    

Slack (MET) :             82.310ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[108]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.447ns  (logic 0.589ns (3.376%)  route 16.858ns (96.624%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.369     4.629    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X49Y84         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.379     5.008 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       15.872    20.879    Prepare_Probe_Register_Inst/State[1]
    SLICE_X52Y105        LUT6 (Prop_lut6_I4_O)        0.105    20.984 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[108]_P_i_1/O
                         net (fo=2, routed)           0.986    21.970    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[108]
    SLICE_X52Y103        LUT4 (Prop_lut4_I2_O)        0.105    22.075 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[108]_C_i_1/O
                         net (fo=1, routed)           0.000    22.075    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[108]_C_i_1_n_0
    SLICE_X52Y103        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[108]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.244   104.345    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y103        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[108]_C/C
                         clock pessimism              0.159   104.504    
                         clock uncertainty           -0.149   104.355    
    SLICE_X52Y103        FDCE (Setup_fdce_C_D)        0.030   104.385    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[108]_C
  -------------------------------------------------------------------
                         required time                        104.385    
                         arrival time                         -22.075    
  -------------------------------------------------------------------
                         slack                                 82.310    

Slack (MET) :             82.330ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1260]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.426ns  (logic 0.589ns (3.380%)  route 16.837ns (96.620%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.369     4.629    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X49Y84         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.379     5.008 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       15.754    20.762    Prepare_Probe_Register_Inst/State[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I4_O)        0.105    20.867 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1260]_P_i_1/O
                         net (fo=2, routed)           1.083    21.950    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1260]
    SLICE_X52Y102        LUT4 (Prop_lut4_I2_O)        0.105    22.055 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1260]_C_i_1/O
                         net (fo=1, routed)           0.000    22.055    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1260]_C_i_1_n_0
    SLICE_X52Y102        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1260]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.244   104.345    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y102        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1260]_C/C
                         clock pessimism              0.159   104.504    
                         clock uncertainty           -0.149   104.355    
    SLICE_X52Y102        FDCE (Setup_fdce_C_D)        0.030   104.385    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1260]_C
  -------------------------------------------------------------------
                         required time                        104.385    
                         arrival time                         -22.055    
  -------------------------------------------------------------------
                         slack                                 82.330    

Slack (MET) :             82.393ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[116]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.364ns  (logic 0.589ns (3.392%)  route 16.775ns (96.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.369     4.629    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X49Y84         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.379     5.008 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       16.122    21.129    Prepare_Probe_Register_Inst/State[1]
    SLICE_X52Y103        LUT6 (Prop_lut6_I4_O)        0.105    21.234 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[116]_P_i_1/O
                         net (fo=2, routed)           0.653    21.887    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[116]
    SLICE_X52Y100        LUT4 (Prop_lut4_I2_O)        0.105    21.992 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[116]_C_i_1/O
                         net (fo=1, routed)           0.000    21.992    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[116]_C_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[116]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.244   104.345    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y100        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[116]_C/C
                         clock pessimism              0.159   104.504    
                         clock uncertainty           -0.149   104.355    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.030   104.385    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[116]_C
  -------------------------------------------------------------------
                         required time                        104.385    
                         arrival time                         -21.992    
  -------------------------------------------------------------------
                         slack                                 82.393    

Slack (MET) :             82.415ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1268]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.342ns  (logic 0.589ns (3.396%)  route 16.753ns (96.604%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.369     4.629    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X49Y84         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.379     5.008 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       15.993    21.001    Prepare_Probe_Register_Inst/State[1]
    SLICE_X53Y102        LUT6 (Prop_lut6_I4_O)        0.105    21.106 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1268]_P_i_1/O
                         net (fo=2, routed)           0.760    21.865    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1268]
    SLICE_X55Y102        LUT4 (Prop_lut4_I2_O)        0.105    21.970 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1268]_C_i_1/O
                         net (fo=1, routed)           0.000    21.970    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1268]_C_i_1_n_0
    SLICE_X55Y102        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1268]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.244   104.345    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X55Y102        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1268]_C/C
                         clock pessimism              0.159   104.504    
                         clock uncertainty           -0.149   104.355    
    SLICE_X55Y102        FDCE (Setup_fdce_C_D)        0.030   104.385    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1268]_C
  -------------------------------------------------------------------
                         required time                        104.385    
                         arrival time                         -21.970    
  -------------------------------------------------------------------
                         slack                                 82.415    

Slack (MET) :             82.421ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[108]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        17.258ns  (logic 0.484ns (2.805%)  route 16.774ns (97.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.369     4.629    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X49Y84         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.379     5.008 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       15.872    20.879    Prepare_Probe_Register_Inst/State[1]
    SLICE_X52Y105        LUT6 (Prop_lut6_I4_O)        0.105    20.984 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[108]_P_i_1/O
                         net (fo=2, routed)           0.902    21.886    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[108]
    SLICE_X52Y104        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[108]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.244   104.345    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y104        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[108]_P/C
                         clock pessimism              0.159   104.504    
                         clock uncertainty           -0.149   104.355    
    SLICE_X52Y104        FDPE (Setup_fdpe_C_D)       -0.047   104.308    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[108]_P
  -------------------------------------------------------------------
                         required time                        104.308    
                         arrival time                         -21.886    
  -------------------------------------------------------------------
                         slack                                 82.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Read_Register_Set_Inst/Shift_64_Bit_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.853%)  route 0.258ns (58.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.570     1.542    Read_Register_Set_Inst/clk_out2
    SLICE_X31Y99         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     1.683 r  Read_Register_Set_Inst/Shift_64_Bit_reg[8]/Q
                         net (fo=1, routed)           0.258     1.941    Read_Register_Set_Inst/Shift_64_Bit_reg_n_0_[8]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.986 r  Read_Register_Set_Inst/Shift_64_Bit[9]_i_1/O
                         net (fo=1, routed)           0.000     1.986    Read_Register_Set_Inst/Shift_64_Bit[9]_i_1_n_0
    SLICE_X30Y100        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.838     2.057    Read_Register_Set_Inst/clk_out2
    SLICE_X30Y100        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[9]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.121     1.932    Read_Register_Set_Inst/Shift_64_Bit_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[694]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[702]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.568%)  route 0.231ns (55.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.554     1.526    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X53Y80         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[694]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[694]/Q
                         net (fo=1, routed)           0.231     1.898    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_0_[694]
    SLICE_X51Y81         LUT3 (Prop_lut3_I1_O)        0.045     1.943 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[702]_i_1/O
                         net (fo=1, routed)           0.000     1.943    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[702]
    SLICE_X51Y81         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[702]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.824     2.042    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X51Y81         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[702]/C
                         clock pessimism             -0.251     1.791    
    SLICE_X51Y81         FDCE (Hold_fdce_C_D)         0.091     1.882    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[702]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Read_Register_Set_Inst/Shift_64_Bit_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.620%)  route 0.221ns (51.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.568     1.540    Read_Register_Set_Inst/clk_out2
    SLICE_X30Y100        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDCE (Prop_fdce_C_Q)         0.164     1.704 r  Read_Register_Set_Inst/Shift_64_Bit_reg[12]/Q
                         net (fo=1, routed)           0.221     1.925    Read_Register_Set_Inst/Shift_64_Bit_reg_n_0_[12]
    SLICE_X31Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.970 r  Read_Register_Set_Inst/Shift_64_Bit[13]_i_1/O
                         net (fo=1, routed)           0.000     1.970    Read_Register_Set_Inst/Shift_64_Bit[13]_i_1_n_0
    SLICE_X31Y99         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.841     2.059    Read_Register_Set_Inst/clk_out2
    SLICE_X31Y99         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[13]/C
                         clock pessimism             -0.246     1.813    
    SLICE_X31Y99         FDCE (Hold_fdce_C_D)         0.091     1.904    Read_Register_Set_Inst/Shift_64_Bit_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1084]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1092]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.973%)  route 0.227ns (52.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.556     1.528    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X54Y113        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1084]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDCE (Prop_fdce_C_Q)         0.164     1.692 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1084]/Q
                         net (fo=1, routed)           0.227     1.919    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_0_[1084]
    SLICE_X47Y115        LUT3 (Prop_lut3_I1_O)        0.045     1.964 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1092]_i_1/O
                         net (fo=1, routed)           0.000     1.964    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1092]
    SLICE_X47Y115        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1092]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.826     2.045    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X47Y115        FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1092]/C
                         clock pessimism             -0.251     1.794    
    SLICE_X47Y115        FDCE (Hold_fdce_C_D)         0.091     1.885    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1092]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[254]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[262]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.287%)  route 0.243ns (53.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.560     1.532    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X54Y88         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.164     1.696 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[254]/Q
                         net (fo=1, routed)           0.243     1.938    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_0_[254]
    SLICE_X51Y88         LUT3 (Prop_lut3_I1_O)        0.045     1.983 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[262]_i_1/O
                         net (fo=1, routed)           0.000     1.983    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[262]
    SLICE_X51Y88         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.831     2.049    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X51Y88         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[262]/C
                         clock pessimism             -0.251     1.798    
    SLICE_X51Y88         FDCE (Hold_fdce_C_D)         0.092     1.890    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[262]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.451%)  route 0.168ns (50.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.556     1.528    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X62Y72         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.164     1.692 r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=4, routed)           0.168     1.860    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]
    RAMB18_X1Y28         RAMB18E1                                     r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.863     2.082    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y28         RAMB18E1                                     r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.581    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.764    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.406%)  route 0.168ns (50.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.556     1.528    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X62Y72         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.164     1.692 r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.168     1.860    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]
    RAMB18_X1Y28         RAMB18E1                                     r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.863     2.082    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y28         RAMB18E1                                     r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.581    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.764    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.595%)  route 0.167ns (50.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.557     1.529    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y70         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.167     1.860    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB18_X1Y28         RAMB18E1                                     r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.860     2.079    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y28         RAMB18E1                                     r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.578    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.761    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1014]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1022]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.236%)  route 0.276ns (59.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.556     1.528    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X57Y81         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1014]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDCE (Prop_fdce_C_Q)         0.141     1.669 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1014]/Q
                         net (fo=1, routed)           0.276     1.945    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_0_[1014]
    SLICE_X51Y84         LUT3 (Prop_lut3_I1_O)        0.045     1.990 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1022]_i_1/O
                         net (fo=1, routed)           0.000     1.990    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1022]
    SLICE_X51Y84         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1022]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.827     2.045    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X51Y84         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1022]/C
                         clock pessimism             -0.251     1.794    
    SLICE_X51Y84         FDCE (Hold_fdce_C_D)         0.091     1.885    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1022]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Slow_Control_or_Prob_Inst/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Slow_Control_or_Prob_Inst/Out_Ex_Fifo_Rd_En_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.744%)  route 0.271ns (59.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.555     1.527    Slow_Control_or_Prob_Inst/clk_out2
    SLICE_X49Y70         FDCE                                         r  Slow_Control_or_Prob_Inst/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDCE (Prop_fdce_C_Q)         0.141     1.668 f  Slow_Control_or_Prob_Inst/FSM_sequential_State_reg[3]/Q
                         net (fo=46, routed)          0.271     1.938    Slow_Control_or_Prob_Inst/State[3]
    SLICE_X52Y71         LUT5 (Prop_lut5_I4_O)        0.045     1.983 r  Slow_Control_or_Prob_Inst/Out_Ex_Fifo_Rd_En_i_1/O
                         net (fo=1, routed)           0.000     1.983    Slow_Control_or_Prob_Inst/Out_Ex_Fifo_Rd_En_i_1_n_0
    SLICE_X52Y71         FDCE                                         r  Slow_Control_or_Prob_Inst/Out_Ex_Fifo_Rd_En_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.820     2.038    Slow_Control_or_Prob_Inst/clk_out2
    SLICE_X52Y71         FDCE                                         r  Slow_Control_or_Prob_Inst/Out_Ex_Fifo_Rd_En_reg/C
                         clock pessimism             -0.251     1.787    
    SLICE_X52Y71         FDCE (Hold_fdce_C_D)         0.091     1.878    Slow_Control_or_Prob_Inst/Out_Ex_Fifo_Rd_En_reg
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_PLL_40M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y11    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y13    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y12    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB18_X1Y28    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB18_X1Y28    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y10    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y3   Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0   PLL_40M_Inst/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         100.000     98.526     OLOGIC_X1Y140   ODDR_Clk_10M/inst/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y75    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y74    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y74    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y74    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y74    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y75    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y56     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y56     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y92    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[293]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X30Y131   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[29]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y68    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y68    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y75    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y74    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y74    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y74    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y74    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y75    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_End_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y105   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1262]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X50Y104   Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1262]_P/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_40M
  To Clock:  clkfbout_PLL_40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y4   PLL_40M_Inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40M
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack       23.811ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.811ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.982ns  (logic 0.348ns (35.445%)  route 0.634ns (64.555%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.634     0.982    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X5Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X5Y53          FDCE (Setup_fdce_C_D)       -0.207    24.793    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.793    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                 23.811    

Slack (MET) :             23.969ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.950ns  (logic 0.379ns (39.877%)  route 0.571ns (60.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.571     0.950    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y51          FDCE (Setup_fdce_C_D)       -0.081    24.919    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.919    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                 23.969    

Slack (MET) :             23.984ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.850ns  (logic 0.348ns (40.925%)  route 0.502ns (59.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.502     0.850    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X8Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X8Y52          FDCE (Setup_fdce_C_D)       -0.166    24.834    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                 23.984    

Slack (MET) :             24.014ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.819ns  (logic 0.348ns (42.497%)  route 0.471ns (57.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.471     0.819    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X8Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X8Y52          FDCE (Setup_fdce_C_D)       -0.167    24.833    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.833    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                 24.014    

Slack (MET) :             24.075ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.852ns  (logic 0.379ns (44.486%)  route 0.473ns (55.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.473     0.852    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y51          FDCE (Setup_fdce_C_D)       -0.073    24.927    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 24.075    

Slack (MET) :             24.077ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.656%)  route 0.367ns (51.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.367     0.715    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y51          FDCE (Setup_fdce_C_D)       -0.208    24.792    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.792    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 24.077    

Slack (MET) :             24.104ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.908%)  route 0.378ns (52.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.378     0.726    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X10Y52         FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X10Y52         FDCE (Setup_fdce_C_D)       -0.170    24.830    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.830    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 24.104    

Slack (MET) :             24.131ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.506%)  route 0.355ns (50.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.355     0.703    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X6Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y53          FDCE (Setup_fdce_C_D)       -0.166    24.834    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 24.131    

Slack (MET) :             24.155ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.828ns  (logic 0.379ns (45.787%)  route 0.449ns (54.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.449     0.828    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X6Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y53          FDCE (Setup_fdce_C_D)       -0.017    24.983    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         24.983    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                 24.155    

Slack (MET) :             24.199ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.772ns  (logic 0.379ns (49.094%)  route 0.393ns (50.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.393     0.772    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X10Y52         FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X10Y52         FDCE (Setup_fdce_C_D)       -0.029    24.971    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                 24.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack       23.811ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.811ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.982ns  (logic 0.348ns (35.445%)  route 0.634ns (64.555%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.634     0.982    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X5Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X5Y53          FDCE (Setup_fdce_C_D)       -0.207    24.793    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.793    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                 23.811    

Slack (MET) :             23.969ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.950ns  (logic 0.379ns (39.877%)  route 0.571ns (60.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.571     0.950    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y51          FDCE (Setup_fdce_C_D)       -0.081    24.919    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.919    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                 23.969    

Slack (MET) :             23.984ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.850ns  (logic 0.348ns (40.925%)  route 0.502ns (59.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.502     0.850    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X8Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X8Y52          FDCE (Setup_fdce_C_D)       -0.166    24.834    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                 23.984    

Slack (MET) :             24.014ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.819ns  (logic 0.348ns (42.497%)  route 0.471ns (57.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.471     0.819    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X8Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X8Y52          FDCE (Setup_fdce_C_D)       -0.167    24.833    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.833    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                 24.014    

Slack (MET) :             24.075ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.852ns  (logic 0.379ns (44.486%)  route 0.473ns (55.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.473     0.852    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y51          FDCE (Setup_fdce_C_D)       -0.073    24.927    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 24.075    

Slack (MET) :             24.077ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.656%)  route 0.367ns (51.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.367     0.715    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y51          FDCE (Setup_fdce_C_D)       -0.208    24.792    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.792    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 24.077    

Slack (MET) :             24.104ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.908%)  route 0.378ns (52.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.378     0.726    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X10Y52         FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X10Y52         FDCE (Setup_fdce_C_D)       -0.170    24.830    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.830    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 24.104    

Slack (MET) :             24.131ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.506%)  route 0.355ns (50.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.355     0.703    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X6Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y53          FDCE (Setup_fdce_C_D)       -0.166    24.834    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 24.131    

Slack (MET) :             24.155ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.828ns  (logic 0.379ns (45.787%)  route 0.449ns (54.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.449     0.828    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X6Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y53          FDCE (Setup_fdce_C_D)       -0.017    24.983    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         24.983    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                 24.155    

Slack (MET) :             24.199ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.772ns  (logic 0.379ns (49.094%)  route 0.393ns (50.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.393     0.772    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X10Y52         FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X10Y52         FDCE (Setup_fdce_C_D)       -0.029    24.971    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                 24.199    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        3.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        8.176ns  (logic 0.484ns (5.920%)  route 7.692ns (94.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 29.358 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         7.048    24.575    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.105    24.680 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1/O
                         net (fo=39, routed)          0.644    25.324    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1_n_0
    SLICE_X50Y63         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.258    29.358    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X50Y63         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[33]/C
                         clock pessimism              0.159    29.518    
                         clock uncertainty           -0.327    29.190    
    SLICE_X50Y63         FDRE (Setup_fdre_C_CE)      -0.136    29.054    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[33]
  -------------------------------------------------------------------
                         required time                         29.054    
                         arrival time                         -25.324    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        8.176ns  (logic 0.484ns (5.920%)  route 7.692ns (94.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 29.358 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         7.048    24.575    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.105    24.680 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1/O
                         net (fo=39, routed)          0.644    25.324    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1_n_0
    SLICE_X50Y63         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.258    29.358    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X50Y63         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[41]/C
                         clock pessimism              0.159    29.518    
                         clock uncertainty           -0.327    29.190    
    SLICE_X50Y63         FDRE (Setup_fdre_C_CE)      -0.136    29.054    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[41]
  -------------------------------------------------------------------
                         required time                         29.054    
                         arrival time                         -25.324    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        8.176ns  (logic 0.484ns (5.920%)  route 7.692ns (94.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 29.358 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         7.048    24.575    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.105    24.680 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1/O
                         net (fo=39, routed)          0.644    25.324    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1_n_0
    SLICE_X50Y63         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.258    29.358    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X50Y63         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[49]/C
                         clock pessimism              0.159    29.518    
                         clock uncertainty           -0.327    29.190    
    SLICE_X50Y63         FDRE (Setup_fdre_C_CE)      -0.136    29.054    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[49]
  -------------------------------------------------------------------
                         required time                         29.054    
                         arrival time                         -25.324    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        8.176ns  (logic 0.484ns (5.920%)  route 7.692ns (94.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 29.358 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         7.048    24.575    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.105    24.680 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1/O
                         net (fo=39, routed)          0.644    25.324    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1_n_0
    SLICE_X50Y63         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.258    29.358    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X50Y63         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[57]/C
                         clock pessimism              0.159    29.518    
                         clock uncertainty           -0.327    29.190    
    SLICE_X50Y63         FDRE (Setup_fdre_C_CE)      -0.136    29.054    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[57]
  -------------------------------------------------------------------
                         required time                         29.054    
                         arrival time                         -25.324    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        8.068ns  (logic 0.484ns (5.999%)  route 7.584ns (94.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 29.357 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         7.048    24.575    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.105    24.680 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1/O
                         net (fo=39, routed)          0.536    25.216    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.257    29.357    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X50Y64         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[17]/C
                         clock pessimism              0.159    29.517    
                         clock uncertainty           -0.327    29.189    
    SLICE_X50Y64         FDRE (Setup_fdre_C_CE)      -0.136    29.053    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[17]
  -------------------------------------------------------------------
                         required time                         29.053    
                         arrival time                         -25.216    
  -------------------------------------------------------------------
                         slack                                  3.837    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        8.068ns  (logic 0.484ns (5.999%)  route 7.584ns (94.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 29.357 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         7.048    24.575    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.105    24.680 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1/O
                         net (fo=39, routed)          0.536    25.216    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.257    29.357    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X50Y64         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[25]/C
                         clock pessimism              0.159    29.517    
                         clock uncertainty           -0.327    29.189    
    SLICE_X50Y64         FDRE (Setup_fdre_C_CE)      -0.136    29.053    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[25]
  -------------------------------------------------------------------
                         required time                         29.053    
                         arrival time                         -25.216    
  -------------------------------------------------------------------
                         slack                                  3.837    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        8.068ns  (logic 0.484ns (5.999%)  route 7.584ns (94.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 29.357 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         7.048    24.575    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.105    24.680 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1/O
                         net (fo=39, routed)          0.536    25.216    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.257    29.357    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X50Y64         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[51]/C
                         clock pessimism              0.159    29.517    
                         clock uncertainty           -0.327    29.189    
    SLICE_X50Y64         FDRE (Setup_fdre_C_CE)      -0.136    29.053    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[51]
  -------------------------------------------------------------------
                         required time                         29.053    
                         arrival time                         -25.216    
  -------------------------------------------------------------------
                         slack                                  3.837    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        8.068ns  (logic 0.484ns (5.999%)  route 7.584ns (94.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 29.357 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         7.048    24.575    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.105    24.680 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1/O
                         net (fo=39, routed)          0.536    25.216    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1_n_0
    SLICE_X50Y64         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.257    29.357    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X50Y64         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[59]/C
                         clock pessimism              0.159    29.517    
                         clock uncertainty           -0.327    29.189    
    SLICE_X50Y64         FDRE (Setup_fdre_C_CE)      -0.136    29.053    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[59]
  -------------------------------------------------------------------
                         required time                         29.053    
                         arrival time                         -25.216    
  -------------------------------------------------------------------
                         slack                                  3.837    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        8.011ns  (logic 0.484ns (6.042%)  route 7.527ns (93.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 29.358 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         7.048    24.575    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.105    24.680 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1/O
                         net (fo=39, routed)          0.479    25.160    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1_n_0
    SLICE_X48Y66         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.258    29.358    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X48Y66         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[27]/C
                         clock pessimism              0.159    29.518    
                         clock uncertainty           -0.327    29.190    
    SLICE_X48Y66         FDRE (Setup_fdre_C_CE)      -0.168    29.022    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[27]
  -------------------------------------------------------------------
                         required time                         29.022    
                         arrival time                         -25.160    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        8.011ns  (logic 0.484ns (6.042%)  route 7.527ns (93.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 29.358 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         7.048    24.575    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.105    24.680 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1/O
                         net (fo=39, routed)          0.479    25.160    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[63]_i_1_n_0
    SLICE_X48Y66         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.258    29.358    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X48Y66         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[35]/C
                         clock pessimism              0.159    29.518    
                         clock uncertainty           -0.327    29.190    
    SLICE_X48Y66         FDRE (Setup_fdre_C_CE)      -0.168    29.022    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[35]
  -------------------------------------------------------------------
                         required time                         29.022    
                         arrival time                         -25.160    
  -------------------------------------------------------------------
                         slack                                  3.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[34]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.231ns (27.928%)  route 0.596ns (72.072%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.560     1.532    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Clk_Out_2_All
    SLICE_X41Y67         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141     1.673 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[4]/Q
                         net (fo=24, routed)          0.414     2.087    Out_Set_Hv_4/O101[4]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.045     2.132 r  Out_Set_Hv_4/Shift_In_Hv_7Byte[34]_P_i_2/O
                         net (fo=3, routed)           0.182     2.314    Prepare_Hv_Cmd_Inst/Sig_7byte_Hv[1]
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.045     2.359 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[34]_C_i_1/O
                         net (fo=1, routed)           0.000     2.359    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[34]_C_i_1_n_0
    SLICE_X39Y55         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[34]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.838     2.056    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X39Y55         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[34]_C/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.327     2.137    
    SLICE_X39Y55         FDCE (Hold_fdce_C_D)         0.092     2.229    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[34]_C
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.008%)  route 0.659ns (77.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.558     1.530    usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Clk_Out_2_All
    SLICE_X40Y69         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/Q
                         net (fo=9, routed)           0.659     2.330    usb_command_interpreter_Inst/Cmd_Out_Stop_Hv/Output_Valid_Sig_reg_0
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.375 r  usb_command_interpreter_Inst/Cmd_Out_Stop_Hv/din_delay[0][0]_i_1/O
                         net (fo=1, routed)           0.000     2.375    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/Sig_Start_Stop_Hv
    SLICE_X41Y68         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829     2.047    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/clk_out1
    SLICE_X41Y68         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/C
                         clock pessimism             -0.246     1.801    
                         clock uncertainty            0.327     2.128    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.091     2.219    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.413%)  route 0.678ns (74.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Clk_Out_2_All
    SLICE_X40Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/Q
                         net (fo=24, routed)          0.446     2.120    Out_Set_Hv_4/O101[2]
    SLICE_X38Y57         LUT4 (Prop_lut4_I2_O)        0.045     2.165 r  Out_Set_Hv_4/Shift_In_Hv_7Byte[35]_P_i_2/O
                         net (fo=3, routed)           0.232     2.397    Prepare_Hv_Cmd_Inst/Sig_7byte_Hv[2]
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.045     2.442 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[35]_C_i_1/O
                         net (fo=1, routed)           0.000     2.442    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[35]_C_i_1_n_0
    SLICE_X40Y54         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.838     2.056    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X40Y54         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_C/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.327     2.137    
    SLICE_X40Y54         FDCE (Hold_fdce_C_D)         0.091     2.228    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_C
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.405ns (44.336%)  route 0.508ns (55.664%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Clk_Out_2_All
    SLICE_X40Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/Q
                         net (fo=24, routed)          0.302     1.976    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Q[1]
    SLICE_X38Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.021 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Shift_In_Hv_7Byte_reg[11]_LDC_i_17/O
                         net (fo=1, routed)           0.000     2.021    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Shift_In_Hv_7Byte_reg[11]_LDC_i_17_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.087 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Shift_In_Hv_7Byte_reg[11]_LDC_i_4/O[1]
                         net (fo=9, routed)           0.158     2.245    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[1]_8[1]
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.108     2.353 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[15]_C_i_2/O
                         net (fo=1, routed)           0.049     2.401    Prepare_Hv_Cmd_Inst/p_0_in__0[14]
    SLICE_X41Y58         LUT5 (Prop_lut5_I1_O)        0.045     2.446 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[15]_C_i_1/O
                         net (fo=1, routed)           0.000     2.446    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[15]_C_i_1_n_0
    SLICE_X41Y58         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837     2.055    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X41Y58         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[15]_C/C
                         clock pessimism             -0.246     1.809    
                         clock uncertainty            0.327     2.136    
    SLICE_X41Y58         FDCE (Hold_fdce_C_D)         0.092     2.228    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.141ns (15.820%)  route 0.750ns (84.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.558     1.530    usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Clk_Out_2_All
    SLICE_X35Y78         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Output_Valid_Sig_reg/Q
                         net (fo=9, routed)           0.750     2.421    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/Sig_Start_Cfg_Hv
    SLICE_X43Y69         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.826     2.044    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/clk_out1
    SLICE_X43Y69         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]/C
                         clock pessimism             -0.246     1.798    
                         clock uncertainty            0.327     2.125    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.070     2.195    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[58]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.254ns (27.840%)  route 0.658ns (72.160%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X42Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[3]/Q
                         net (fo=20, routed)          0.328     2.025    Out_Set_Hv_1/O98[3]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.045     2.070 r  Out_Set_Hv_1/Shift_In_Hv_7Byte[58]_P_i_2/O
                         net (fo=4, routed)           0.168     2.238    Prepare_Hv_Cmd_Inst/Sig_7byte_Hv[16]
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.045     2.283 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[58]_P_i_1/O
                         net (fo=2, routed)           0.162     2.445    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[58]_P_i_1_n_0
    SLICE_X45Y63         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[58]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.831     2.049    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X45Y63         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[58]_P/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.327     2.130    
    SLICE_X45Y63         FDPE (Hold_fdpe_C_D)         0.070     2.200    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[58]_P
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.231ns (24.498%)  route 0.712ns (75.502%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Clk_Out_2_All
    SLICE_X40Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/Q
                         net (fo=24, routed)          0.446     2.120    Out_Set_Hv_4/O101[2]
    SLICE_X38Y57         LUT4 (Prop_lut4_I2_O)        0.045     2.165 r  Out_Set_Hv_4/Shift_In_Hv_7Byte[35]_P_i_2/O
                         net (fo=3, routed)           0.266     2.431    Prepare_Hv_Cmd_Inst/Sig_7byte_Hv[2]
    SLICE_X39Y54         LUT4 (Prop_lut4_I0_O)        0.045     2.476 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[35]_P_i_1/O
                         net (fo=1, routed)           0.000     2.476    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[35]_P_i_1_n_0
    SLICE_X39Y54         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.838     2.056    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X39Y54         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_P/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.327     2.137    
    SLICE_X39Y54         FDPE (Hold_fdpe_C_D)         0.091     2.228    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_P
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[49]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.296ns (31.290%)  route 0.650ns (68.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X41Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/Q
                         net (fo=15, routed)          0.263     1.937    Out_Set_Hv_2/O99[1]
    SLICE_X41Y58         LUT4 (Prop_lut4_I3_O)        0.048     1.985 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.125     2.110    Prepare_Hv_Cmd_Inst/Sig_7byte_Hv[10]
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.107     2.217 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[49]_P_i_1/O
                         net (fo=2, routed)           0.262     2.479    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[49]_P_i_1_n_0
    SLICE_X41Y61         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[49]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.836     2.054    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X41Y61         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[49]_P/C
                         clock pessimism             -0.246     1.808    
                         clock uncertainty            0.327     2.135    
    SLICE_X41Y61         FDPE (Hold_fdpe_C_D)         0.070     2.205    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[49]_P
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[36]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.298ns (30.737%)  route 0.672ns (69.263%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Clk_Out_2_All
    SLICE_X40Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141     1.674 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/Q
                         net (fo=24, routed)          0.446     2.120    Out_Set_Hv_4/O101[2]
    SLICE_X38Y57         LUT3 (Prop_lut3_I1_O)        0.046     2.166 r  Out_Set_Hv_4/Shift_In_Hv_7Byte[36]_P_i_2/O
                         net (fo=3, routed)           0.225     2.391    Prepare_Hv_Cmd_Inst/Sig_7byte_Hv[3]
    SLICE_X37Y57         LUT4 (Prop_lut4_I0_O)        0.111     2.502 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[36]_P_i_1/O
                         net (fo=1, routed)           0.000     2.502    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[36]_P_i_1_n_0
    SLICE_X37Y57         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[36]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.838     2.056    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X37Y57         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[36]_P/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.327     2.137    
    SLICE_X37Y57         FDPE (Hold_fdpe_C_D)         0.091     2.228    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[36]_P
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Flag_Start_Stop_Hv/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.291%)  route 0.778ns (80.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.558     1.530    usb_command_interpreter_Inst/Cmd_Out_Flag_Start_Stop_Hv/Clk_Out_2_All
    SLICE_X40Y69         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Flag_Start_Stop_Hv/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_fdce_C_Q)         0.141     1.671 f  usb_command_interpreter_Inst/Cmd_Out_Flag_Start_Stop_Hv/Output_Valid_Sig_reg/Q
                         net (fo=5, routed)           0.778     2.449    Prepare_Hv_Cmd_Inst/Sig_Flag_Start_Stop_Hv
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.045     2.494 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[14]_i_1/O
                         net (fo=1, routed)           0.000     2.494    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[14]_i_1_n_0
    SLICE_X49Y67         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.827     2.045    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X49Y67         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[14]/C
                         clock pessimism             -0.246     1.799    
                         clock uncertainty            0.327     2.126    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.091     2.217    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       12.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.281ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        14.023ns  (logic 0.818ns (5.833%)  route 13.205ns (94.167%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.674ns = ( 31.674 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.267    11.216    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.105    11.321 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.470    13.791    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.105    13.896 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.834    16.730    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.124    16.854 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           1.795    18.649    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.312    31.674    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.748    
                         clock uncertainty           -0.269    31.479    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    30.930    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.930    
                         arrival time                         -18.649    
  -------------------------------------------------------------------
                         slack                                 12.281    

Slack (MET) :             12.695ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        13.775ns  (logic 0.799ns (5.800%)  route 12.976ns (94.200%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.678ns = ( 31.678 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.267    11.216    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.105    11.321 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.470    13.791    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.105    13.896 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.848    16.745    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X7Y52          LUT2 (Prop_lut2_I0_O)        0.105    16.850 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.551    18.401    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.316    31.678    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.752    
                         clock uncertainty           -0.269    31.483    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.096    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.096    
                         arrival time                         -18.401    
  -------------------------------------------------------------------
                         slack                                 12.695    

Slack (MET) :             13.588ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        12.874ns  (logic 0.799ns (6.206%)  route 12.075ns (93.794%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.670ns = ( 31.670 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.267    11.216    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.105    11.321 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.754    14.075    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X7Y57          LUT3 (Prop_lut3_I1_O)        0.105    14.180 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.872    15.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_full_fb_i_reg
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.105    15.157 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           2.343    17.500    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308    31.670    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.744    
                         clock uncertainty           -0.269    31.475    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.088    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.088    
                         arrival time                         -17.500    
  -------------------------------------------------------------------
                         slack                                 13.588    

Slack (MET) :             13.846ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        12.623ns  (logic 0.799ns (6.330%)  route 11.824ns (93.670%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.677ns = ( 31.677 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.267    11.216    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.105    11.321 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.470    13.791    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.105    13.896 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          1.120    15.017    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.105    15.122 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           2.127    17.248    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y11         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.315    31.677    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y11         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.751    
                         clock uncertainty           -0.269    31.482    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.095    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.095    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                 13.846    

Slack (MET) :             14.051ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        12.330ns  (logic 0.694ns (5.629%)  route 11.636ns (94.371%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.678ns = ( 31.678 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.267    11.216    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.105    11.321 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.470    13.791    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.105    13.896 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          3.059    16.955    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.316    31.678    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.752    
                         clock uncertainty           -0.269    31.483    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    31.007    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.007    
                         arrival time                         -16.955    
  -------------------------------------------------------------------
                         slack                                 14.051    

Slack (MET) :             14.184ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        12.032ns  (logic 0.694ns (5.768%)  route 11.338ns (94.232%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.678ns = ( 31.678 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          4.337     9.341    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X14Y62         LUT4 (Prop_lut4_I3_O)        0.105     9.446 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20/O
                         net (fo=15, routed)          1.851    11.297    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I2_O)        0.105    11.402 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_28/O
                         net (fo=2, routed)           1.653    13.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Sig_Parallel_Data_From_Auto_Scan_Temp[14]
    SLICE_X10Y61         LUT6 (Prop_lut6_I0_O)        0.105    13.160 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_13/O
                         net (fo=2, routed)           3.497    16.657    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.316    31.678    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.752    
                         clock uncertainty           -0.269    31.483    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641    30.842    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.842    
                         arrival time                         -16.657    
  -------------------------------------------------------------------
                         slack                                 14.184    

Slack (MET) :             14.305ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 0.694ns (5.751%)  route 11.374ns (94.249%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.670ns = ( 31.670 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.267    11.216    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.105    11.321 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.470    13.791    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.105    13.896 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.797    16.694    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308    31.670    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.744    
                         clock uncertainty           -0.269    31.475    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    30.999    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.999    
                         arrival time                         -16.694    
  -------------------------------------------------------------------
                         slack                                 14.305    

Slack (MET) :             14.558ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        12.161ns  (logic 0.694ns (5.707%)  route 11.467ns (94.293%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 31.708 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.267    11.216    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.105    11.321 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.470    13.791    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.105    13.896 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.890    16.787    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X0Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347    31.708    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                         clock pessimism              0.074    31.782    
                         clock uncertainty           -0.269    31.513    
    SLICE_X0Y53          FDCE (Setup_fdce_C_CE)      -0.168    31.345    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         31.345    
                         arrival time                         -16.787    
  -------------------------------------------------------------------
                         slack                                 14.558    

Slack (MET) :             14.558ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        12.161ns  (logic 0.694ns (5.707%)  route 11.467ns (94.293%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 31.708 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.267    11.216    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.105    11.321 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.470    13.791    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.105    13.896 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.890    16.787    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X0Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347    31.708    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C
                         clock pessimism              0.074    31.782    
                         clock uncertainty           -0.269    31.513    
    SLICE_X0Y53          FDCE (Setup_fdce_C_CE)      -0.168    31.345    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]
  -------------------------------------------------------------------
                         required time                         31.345    
                         arrival time                         -16.787    
  -------------------------------------------------------------------
                         slack                                 14.558    

Slack (MET) :             14.558ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        12.161ns  (logic 0.694ns (5.707%)  route 11.467ns (94.293%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 31.708 - 25.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.267    11.216    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.105    11.321 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           2.470    13.791    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.105    13.896 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.890    16.787    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X0Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347    31.708    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.074    31.782    
                         clock uncertainty           -0.269    31.513    
    SLICE_X0Y53          FDCE (Setup_fdce_C_CE)      -0.168    31.345    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         31.345    
                         arrival time                         -16.787    
  -------------------------------------------------------------------
                         slack                                 14.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.183ns (20.944%)  route 0.691ns (79.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDCE (Prop_fdce_C_Q)         0.141     2.824 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=6, routed)           0.691     3.515    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.042     3.557 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gnxpm_cdc.wr_pntr_gc[5]_i_1/O
                         net (fo=1, routed)           0.000     3.557    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[5]
    SLICE_X9Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.845     3.460    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X9Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism             -0.424     3.036    
                         clock uncertainty            0.269     3.305    
    SLICE_X9Y52          FDCE (Hold_fdce_C_D)         0.107     3.412    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.214%)  route 0.691ns (78.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDCE (Prop_fdce_C_Q)         0.141     2.824 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=6, routed)           0.691     3.515    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X9Y52          LUT2 (Prop_lut2_I1_O)        0.045     3.560 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gnxpm_cdc.wr_pntr_gc[4]_i_1/O
                         net (fo=1, routed)           0.000     3.560    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[4]
    SLICE_X9Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.845     3.460    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X9Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                         clock pessimism             -0.424     3.036    
                         clock uncertainty            0.269     3.305    
    SLICE_X9Y52          FDCE (Hold_fdce_C_D)         0.092     3.397    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.397    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.164ns (16.272%)  route 0.844ns (83.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.164     2.847 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=5, routed)           0.844     3.691    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.882     3.498    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.424     3.074    
                         clock uncertainty            0.269     3.343    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     3.526    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.128ns (16.262%)  route 0.659ns (83.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.128     2.811 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/Q
                         net (fo=2, routed)           0.659     3.470    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]_0[12]
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.490    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
                         clock pessimism             -0.463     3.027    
                         clock uncertainty            0.269     3.296    
    SLICE_X0Y54          FDCE (Hold_fdce_C_D)         0.005     3.301    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.141ns (13.975%)  route 0.868ns (86.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDCE (Prop_fdce_C_Q)         0.141     2.824 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=6, routed)           0.868     3.692    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/Q[7]
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.877     3.493    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.424     3.069    
                         clock uncertainty            0.269     3.338    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.521    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.141ns (15.856%)  route 0.748ns (84.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.141     2.824 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/Q
                         net (fo=2, routed)           0.748     3.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]_0[10]
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.873     3.488    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                         clock pessimism             -0.424     3.064    
                         clock uncertainty            0.269     3.333    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.063     3.396    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.396    
                         arrival time                           3.572    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.226ns (25.148%)  route 0.673ns (74.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.128     2.811 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=4, routed)           0.673     3.483    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[9]
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.098     3.581 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[6]_i_1/O
                         net (fo=1, routed)           0.000     3.581    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6
    SLICE_X5Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.873     3.488    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X5Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism             -0.445     3.043    
                         clock uncertainty            0.269     3.312    
    SLICE_X5Y52          FDCE (Hold_fdce_C_D)         0.092     3.404    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.164%)  route 0.739ns (81.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.603     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y52          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDPE (Prop_fdpe_C_Q)         0.164     2.848 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.739     3.587    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]_0[0]
    SLICE_X6Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.873     3.488    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.424     3.064    
                         clock uncertainty            0.269     3.333    
    SLICE_X6Y52          FDCE (Hold_fdce_C_D)         0.075     3.408    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.408    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.601%)  route 0.763ns (84.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.141     2.824 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/Q
                         net (fo=2, routed)           0.763     3.587    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]_0[11]
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.873     3.488    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                         clock pessimism             -0.424     3.064    
                         clock uncertainty            0.269     3.333    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.066     3.399    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.399    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.185ns (19.957%)  route 0.742ns (80.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDCE (Prop_fdce_C_Q)         0.141     2.824 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/Q
                         net (fo=6, routed)           0.742     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[11]
    SLICE_X7Y54          LUT2 (Prop_lut2_I0_O)        0.044     3.610 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gnxpm_cdc.wr_pntr_gc[11]_i_1/O
                         net (fo=1, routed)           0.000     3.610    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[11]
    SLICE_X7Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.872     3.487    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X7Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                         clock pessimism             -0.445     3.042    
                         clock uncertainty            0.269     3.311    
    SLICE_X7Y54          FDCE (Hold_fdce_C_D)         0.107     3.418    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.418    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        5.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.438ns  (logic 0.484ns (7.518%)  route 5.954ns (92.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         5.419    97.947    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_n_Delay2_reg_rep__0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.105    98.052 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.534    98.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1_n_0
    SLICE_X36Y53         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.271   104.371    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X36Y53         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[5]/C
                         clock pessimism              0.159   104.531    
                         clock uncertainty           -0.358   104.173    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.352   103.821    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[5]
  -------------------------------------------------------------------
                         required time                        103.821    
                         arrival time                         -98.586    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.438ns  (logic 0.484ns (7.518%)  route 5.954ns (92.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         5.419    97.947    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_n_Delay2_reg_rep__0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.105    98.052 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.534    98.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1_n_0
    SLICE_X36Y53         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.271   104.371    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X36Y53         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[6]/C
                         clock pessimism              0.159   104.531    
                         clock uncertainty           -0.358   104.173    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.352   103.821    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[6]
  -------------------------------------------------------------------
                         required time                        103.821    
                         arrival time                         -98.586    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.438ns  (logic 0.484ns (7.518%)  route 5.954ns (92.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         5.419    97.947    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_n_Delay2_reg_rep__0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.105    98.052 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.534    98.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1_n_0
    SLICE_X36Y53         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.271   104.371    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X36Y53         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[7]/C
                         clock pessimism              0.159   104.531    
                         clock uncertainty           -0.358   104.173    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.352   103.821    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[7]
  -------------------------------------------------------------------
                         required time                        103.821    
                         arrival time                         -98.586    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.438ns  (logic 0.484ns (7.518%)  route 5.954ns (92.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         5.419    97.947    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_n_Delay2_reg_rep__0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.105    98.052 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.534    98.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1_n_0
    SLICE_X36Y53         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.271   104.371    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X36Y53         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[8]/C
                         clock pessimism              0.159   104.531    
                         clock uncertainty           -0.358   104.173    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.352   103.821    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[8]
  -------------------------------------------------------------------
                         required time                        103.821    
                         arrival time                         -98.586    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.405ns  (logic 0.484ns (7.556%)  route 5.921ns (92.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         5.419    97.947    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_n_Delay2_reg_rep__0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.105    98.052 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.502    98.554    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.271   104.371    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X36Y54         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[10]/C
                         clock pessimism              0.159   104.531    
                         clock uncertainty           -0.358   104.173    
    SLICE_X36Y54         FDRE (Setup_fdre_C_R)       -0.352   103.821    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[10]
  -------------------------------------------------------------------
                         required time                        103.821    
                         arrival time                         -98.554    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.405ns  (logic 0.484ns (7.556%)  route 5.921ns (92.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         5.419    97.947    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_n_Delay2_reg_rep__0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.105    98.052 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.502    98.554    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.271   104.371    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X36Y54         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[11]/C
                         clock pessimism              0.159   104.531    
                         clock uncertainty           -0.358   104.173    
    SLICE_X36Y54         FDRE (Setup_fdre_C_R)       -0.352   103.821    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[11]
  -------------------------------------------------------------------
                         required time                        103.821    
                         arrival time                         -98.554    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.405ns  (logic 0.484ns (7.556%)  route 5.921ns (92.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         5.419    97.947    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_n_Delay2_reg_rep__0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.105    98.052 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.502    98.554    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.271   104.371    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X36Y54         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[9]/C
                         clock pessimism              0.159   104.531    
                         clock uncertainty           -0.358   104.173    
    SLICE_X36Y54         FDRE (Setup_fdre_C_R)       -0.352   103.821    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[9]
  -------------------------------------------------------------------
                         required time                        103.821    
                         arrival time                         -98.554    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.328ns  (logic 0.484ns (7.649%)  route 5.844ns (92.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         5.419    97.947    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_n_Delay2_reg_rep__0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.105    98.052 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.425    98.476    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.271   104.371    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X36Y52         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[1]/C
                         clock pessimism              0.159   104.531    
                         clock uncertainty           -0.358   104.173    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.352   103.821    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[1]
  -------------------------------------------------------------------
                         required time                        103.821    
                         arrival time                         -98.476    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.328ns  (logic 0.484ns (7.649%)  route 5.844ns (92.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         5.419    97.947    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_n_Delay2_reg_rep__0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.105    98.052 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.425    98.476    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.271   104.371    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X36Y52         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[2]/C
                         clock pessimism              0.159   104.531    
                         clock uncertainty           -0.358   104.173    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.352   103.821    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[2]
  -------------------------------------------------------------------
                         required time                        103.821    
                         arrival time                         -98.476    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.328ns  (logic 0.484ns (7.649%)  route 5.844ns (92.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         5.419    97.947    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_n_Delay2_reg_rep__0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.105    98.052 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.425    98.476    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End[11]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.271   104.371    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X36Y52         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[3]/C
                         clock pessimism              0.159   104.531    
                         clock uncertainty           -0.358   104.173    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.352   103.821    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_End_reg[3]
  -------------------------------------------------------------------
                         required time                        103.821    
                         arrival time                         -98.476    
  -------------------------------------------------------------------
                         slack                                  5.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.226ns (29.100%)  route 0.551ns (70.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.568     1.540    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X31Y102        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.128     1.668 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[4]/Q
                         net (fo=1, routed)           0.551     2.219    Read_Register_Set_Inst/O72[2]
    SLICE_X31Y101        LUT3 (Prop_lut3_I2_O)        0.098     2.317 r  Read_Register_Set_Inst/Shift_64_Bit[4]_i_1/O
                         net (fo=1, routed)           0.000     2.317    Read_Register_Set_Inst/Shift_64_Bit[4]_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.838     2.057    Read_Register_Set_Inst/clk_out2
    SLICE_X31Y101        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[4]/C
                         clock pessimism             -0.246     1.811    
                         clock uncertainty            0.358     2.168    
    SLICE_X31Y101        FDCE (Hold_fdce_C_D)         0.091     2.259    Read_Register_Set_Inst/Shift_64_Bit_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.226ns (28.003%)  route 0.581ns (71.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.567     1.539    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X31Y103        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.128     1.667 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[23]/Q
                         net (fo=1, routed)           0.581     2.248    Read_Register_Set_Inst/O72[21]
    SLICE_X30Y103        LUT3 (Prop_lut3_I2_O)        0.098     2.346 r  Read_Register_Set_Inst/Shift_64_Bit[23]_i_1/O
                         net (fo=1, routed)           0.000     2.346    Read_Register_Set_Inst/Shift_64_Bit[23]_i_1_n_0
    SLICE_X30Y103        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.837     2.056    Read_Register_Set_Inst/clk_out2
    SLICE_X30Y103        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[23]/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X30Y103        FDCE (Hold_fdce_C_D)         0.121     2.288    Read_Register_Set_Inst/Shift_64_Bit_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.853%)  route 0.594ns (76.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.566     1.538    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X35Y105        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDCE (Prop_fdce_C_Q)         0.141     1.679 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[33]/Q
                         net (fo=1, routed)           0.594     2.273    Read_Register_Set_Inst/O72[31]
    SLICE_X32Y104        LUT3 (Prop_lut3_I2_O)        0.045     2.318 r  Read_Register_Set_Inst/Shift_64_Bit[33]_i_1/O
                         net (fo=1, routed)           0.000     2.318    Read_Register_Set_Inst/Shift_64_Bit[33]_i_1_n_0
    SLICE_X32Y104        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.837     2.056    Read_Register_Set_Inst/clk_out2
    SLICE_X32Y104        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[33]/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X32Y104        FDCE (Hold_fdce_C_D)         0.092     2.259    Read_Register_Set_Inst/Shift_64_Bit_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.781%)  route 0.596ns (76.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.567     1.539    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X31Y106        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDCE (Prop_fdce_C_Q)         0.141     1.680 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[31]/Q
                         net (fo=1, routed)           0.596     2.276    Read_Register_Set_Inst/O72[29]
    SLICE_X32Y105        LUT3 (Prop_lut3_I2_O)        0.045     2.321 r  Read_Register_Set_Inst/Shift_64_Bit[31]_i_1/O
                         net (fo=1, routed)           0.000     2.321    Read_Register_Set_Inst/Shift_64_Bit[31]_i_1_n_0
    SLICE_X32Y105        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.837     2.056    Read_Register_Set_Inst/clk_out2
    SLICE_X32Y105        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[31]/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X32Y105        FDCE (Hold_fdce_C_D)         0.092     2.259    Read_Register_Set_Inst/Shift_64_Bit_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.832%)  route 0.629ns (77.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.567     1.539    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X33Y103        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDCE (Prop_fdce_C_Q)         0.141     1.680 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[40]/Q
                         net (fo=1, routed)           0.629     2.309    Read_Register_Set_Inst/O72[38]
    SLICE_X34Y104        LUT3 (Prop_lut3_I2_O)        0.045     2.354 r  Read_Register_Set_Inst/Shift_64_Bit[40]_i_1/O
                         net (fo=1, routed)           0.000     2.354    Read_Register_Set_Inst/Shift_64_Bit[40]_i_1_n_0
    SLICE_X34Y104        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.836     2.055    Read_Register_Set_Inst/clk_out2
    SLICE_X34Y104        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[40]/C
                         clock pessimism             -0.246     1.809    
                         clock uncertainty            0.358     2.166    
    SLICE_X34Y104        FDCE (Hold_fdce_C_D)         0.121     2.287    Read_Register_Set_Inst/Shift_64_Bit_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.226ns (28.641%)  route 0.563ns (71.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.566     1.538    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X31Y108        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.128     1.666 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[46]/Q
                         net (fo=1, routed)           0.563     2.229    Read_Register_Set_Inst/O72[44]
    SLICE_X32Y105        LUT3 (Prop_lut3_I2_O)        0.098     2.327 r  Read_Register_Set_Inst/Shift_64_Bit[46]_i_1/O
                         net (fo=1, routed)           0.000     2.327    Read_Register_Set_Inst/Shift_64_Bit[46]_i_1_n_0
    SLICE_X32Y105        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.837     2.056    Read_Register_Set_Inst/clk_out2
    SLICE_X32Y105        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[46]/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X32Y105        FDCE (Hold_fdce_C_D)         0.092     2.259    Read_Register_Set_Inst/Shift_64_Bit_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.652%)  route 0.600ns (76.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.568     1.540    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X31Y102        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.141     1.681 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[3]/Q
                         net (fo=1, routed)           0.600     2.281    Read_Register_Set_Inst/O72[1]
    SLICE_X33Y104        LUT3 (Prop_lut3_I2_O)        0.045     2.326 r  Read_Register_Set_Inst/Shift_64_Bit[3]_i_1/O
                         net (fo=1, routed)           0.000     2.326    Read_Register_Set_Inst/Shift_64_Bit[3]_i_1_n_0
    SLICE_X33Y104        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.837     2.056    Read_Register_Set_Inst/clk_out2
    SLICE_X33Y104        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[3]/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X33Y104        FDCE (Hold_fdce_C_D)         0.091     2.258    Read_Register_Set_Inst/Shift_64_Bit_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.548%)  route 0.604ns (76.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.565     1.537    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X35Y87         FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDCE (Prop_fdce_C_Q)         0.141     1.678 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[2]/Q
                         net (fo=1, routed)           0.604     2.282    Read_Register_Set_Inst/O72[0]
    SLICE_X36Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.327 r  Read_Register_Set_Inst/Shift_64_Bit[2]_i_1/O
                         net (fo=1, routed)           0.000     2.327    Read_Register_Set_Inst/Shift_64_Bit[2]_i_1_n_0
    SLICE_X36Y92         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.838     2.056    Read_Register_Set_Inst/clk_out2
    SLICE_X36Y92         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[2]/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X36Y92         FDCE (Hold_fdce_C_D)         0.091     2.258    Read_Register_Set_Inst/Shift_64_Bit_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.558%)  route 0.639ns (77.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.567     1.539    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X31Y103        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.141     1.680 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[18]/Q
                         net (fo=1, routed)           0.639     2.319    Read_Register_Set_Inst/O72[16]
    SLICE_X30Y103        LUT3 (Prop_lut3_I2_O)        0.045     2.364 r  Read_Register_Set_Inst/Shift_64_Bit[18]_i_1/O
                         net (fo=1, routed)           0.000     2.364    Read_Register_Set_Inst/Shift_64_Bit[18]_i_1_n_0
    SLICE_X30Y103        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.837     2.056    Read_Register_Set_Inst/clk_out2
    SLICE_X30Y103        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[18]/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X30Y103        FDCE (Hold_fdce_C_D)         0.121     2.288    Read_Register_Set_Inst/Shift_64_Bit_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.567%)  route 0.638ns (77.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.567     1.539    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X31Y103        FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.141     1.680 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[17]/Q
                         net (fo=1, routed)           0.638     2.318    Read_Register_Set_Inst/O72[15]
    SLICE_X30Y103        LUT3 (Prop_lut3_I2_O)        0.045     2.363 r  Read_Register_Set_Inst/Shift_64_Bit[17]_i_1/O
                         net (fo=1, routed)           0.000     2.363    Read_Register_Set_Inst/Shift_64_Bit[17]_i_1_n_0
    SLICE_X30Y103        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.837     2.056    Read_Register_Set_Inst/clk_out2
    SLICE_X30Y103        FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[17]/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X30Y103        FDCE (Hold_fdce_C_D)         0.120     2.287    Read_Register_Set_Inst/Shift_64_Bit_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       17.543ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.002ns,  Total Violation       -0.002ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.543ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        6.323ns  (logic 0.608ns (9.616%)  route 5.715ns (90.384%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.796ns = ( 106.796 - 100.000 ) 
    Source Clock Delay      (SCD):    7.252ns = ( 82.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.454    82.252    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDPE (Prop_fdpe_C_Q)         0.379    82.631 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.086    83.716    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.105    83.821 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.834    86.656    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.124    86.780 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           1.795    88.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.312   106.796    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.936    
                         clock uncertainty           -0.269   106.667    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549   106.118    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.118    
                         arrival time                         -88.574    
  -------------------------------------------------------------------
                         slack                                 17.543    

Slack (MET) :             17.676ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        6.721ns  (logic 1.446ns (21.516%)  route 5.275ns (78.484%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.828ns = ( 106.828 - 100.000 ) 
    Source Clock Delay      (SCD):    7.256ns = ( 82.256 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458    82.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.433    82.689 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           2.236    84.925    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gic0.gc0.count_d1_reg[11][3]
    SLICE_X3Y52          LUT4 (Prop_lut4_I2_O)        0.105    85.030 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    85.030    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    85.487 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    85.487    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    85.677 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.749    86.425    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.261    86.686 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           2.290    88.976    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X7Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345   106.829    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.140   106.968    
                         clock uncertainty           -0.269   106.699    
    SLICE_X7Y57          FDPE (Setup_fdpe_C_D)       -0.047   106.652    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        106.652    
                         arrival time                         -88.976    
  -------------------------------------------------------------------
                         slack                                 17.676    

Slack (MET) :             17.719ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        6.665ns  (logic 1.446ns (21.696%)  route 5.219ns (78.304%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.828ns = ( 106.828 - 100.000 ) 
    Source Clock Delay      (SCD):    7.256ns = ( 82.256 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458    82.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.433    82.689 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           2.236    84.925    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gic0.gc0.count_d1_reg[11][3]
    SLICE_X3Y52          LUT4 (Prop_lut4_I2_O)        0.105    85.030 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    85.030    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    85.487 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    85.487    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    85.677 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.749    86.425    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.261    86.686 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           2.234    88.920    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X7Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345   106.829    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.140   106.968    
                         clock uncertainty           -0.269   106.699    
    SLICE_X7Y57          FDPE (Setup_fdpe_C_D)       -0.059   106.640    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        106.640    
                         arrival time                         -88.920    
  -------------------------------------------------------------------
                         slack                                 17.719    

Slack (MET) :             17.958ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        6.074ns  (logic 0.589ns (9.697%)  route 5.485ns (90.303%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.800ns = ( 106.800 - 100.000 ) 
    Source Clock Delay      (SCD):    7.252ns = ( 82.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.454    82.252    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDPE (Prop_fdpe_C_Q)         0.379    82.631 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.086    83.716    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.105    83.821 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.848    86.670    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X7Y52          LUT2 (Prop_lut2_I0_O)        0.105    86.775 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.551    88.326    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.316   106.800    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.940    
                         clock uncertainty           -0.269   106.671    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387   106.284    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.284    
                         arrival time                         -88.326    
  -------------------------------------------------------------------
                         slack                                 17.958    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        5.437ns  (logic 0.589ns (10.834%)  route 4.848ns (89.166%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.799ns = ( 106.799 - 100.000 ) 
    Source Clock Delay      (SCD):    7.256ns = ( 82.256 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458    82.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.379    82.635 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/Q
                         net (fo=4, routed)           1.810    84.444    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[12]
    SLICE_X7Y57          LUT3 (Prop_lut3_I0_O)        0.105    84.549 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.911    85.461    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X7Y57          LUT2 (Prop_lut2_I0_O)        0.105    85.566 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           2.127    87.692    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y11         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.315   106.799    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y11         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.939    
                         clock uncertainty           -0.269   106.670    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387   106.283    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.283    
                         arrival time                         -87.692    
  -------------------------------------------------------------------
                         slack                                 18.590    

Slack (MET) :             18.603ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        5.417ns  (logic 0.589ns (10.874%)  route 4.828ns (89.126%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.792ns = ( 106.792 - 100.000 ) 
    Source Clock Delay      (SCD):    7.256ns = ( 82.256 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458    82.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.379    82.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/Q
                         net (fo=4, routed)           1.613    84.247    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.105    84.353 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.872    85.224    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_full_fb_i_reg
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.105    85.329 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           2.343    87.672    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308   106.792    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.932    
                         clock uncertainty           -0.269   106.663    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387   106.276    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.276    
                         arrival time                         -87.672    
  -------------------------------------------------------------------
                         slack                                 18.603    

Slack (MET) :             19.314ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        4.629ns  (logic 0.484ns (10.456%)  route 4.145ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.800ns = ( 106.800 - 100.000 ) 
    Source Clock Delay      (SCD):    7.252ns = ( 82.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.454    82.252    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDPE (Prop_fdpe_C_Q)         0.379    82.631 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.086    83.716    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.105    83.821 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          3.059    86.881    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.316   106.800    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.940    
                         clock uncertainty           -0.269   106.671    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476   106.195    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.195    
                         arrival time                         -86.881    
  -------------------------------------------------------------------
                         slack                                 19.314    

Slack (MET) :             19.568ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        4.367ns  (logic 0.484ns (11.083%)  route 3.883ns (88.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.792ns = ( 106.792 - 100.000 ) 
    Source Clock Delay      (SCD):    7.252ns = ( 82.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.454    82.252    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDPE (Prop_fdpe_C_Q)         0.379    82.631 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.086    83.716    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.105    83.821 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.797    86.619    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308   106.792    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.932    
                         clock uncertainty           -0.269   106.663    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476   106.187    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.187    
                         arrival time                         -86.619    
  -------------------------------------------------------------------
                         slack                                 19.568    

Slack (MET) :             19.807ns  (required time - arrival time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        6.511ns  (logic 0.538ns (8.263%)  route 5.973ns (91.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.800ns = ( 106.800 - 100.000 ) 
    Source Clock Delay      (SCD):    4.646ns = ( 79.646 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.386    79.646    Readout_Dout_Inst/CLK
    SLICE_X12Y60         FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.433    80.078 r  Readout_Dout_Inst/Sig_Parallel_Data_reg[12]/Q
                         net (fo=1, routed)           2.476    82.555    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Sig_Parallel_Data_reg[14][12]
    SLICE_X10Y61         LUT6 (Prop_lut6_I5_O)        0.105    82.660 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_13/O
                         net (fo=2, routed)           3.497    86.156    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.316   106.800    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074   106.874    
                         clock uncertainty           -0.269   106.605    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641   105.964    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        105.964    
                         arrival time                         -86.156    
  -------------------------------------------------------------------
                         slack                                 19.807    

Slack (MET) :             19.821ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        4.460ns  (logic 0.484ns (10.852%)  route 3.976ns (89.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.830ns = ( 106.830 - 100.000 ) 
    Source Clock Delay      (SCD):    7.252ns = ( 82.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.454    82.252    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDPE (Prop_fdpe_C_Q)         0.379    82.631 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.086    83.716    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.105    83.821 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.890    86.712    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X0Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347   106.831    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                         clock pessimism              0.140   106.970    
                         clock uncertainty           -0.269   106.701    
    SLICE_X0Y53          FDCE (Setup_fdce_C_CE)      -0.168   106.533    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                        106.533    
                         arrival time                         -86.712    
  -------------------------------------------------------------------
                         slack                                 19.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.002ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.183ns (20.944%)  route 0.691ns (79.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDCE (Prop_fdce_C_Q)         0.141     2.759 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=6, routed)           0.691     3.450    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.042     3.492 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gnxpm_cdc.wr_pntr_gc[5]_i_1/O
                         net (fo=1, routed)           0.000     3.492    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[5]
    SLICE_X9Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.845     3.541    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X9Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism             -0.424     3.117    
                         clock uncertainty            0.269     3.386    
    SLICE_X9Y52          FDCE (Hold_fdce_C_D)         0.107     3.493    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.214%)  route 0.691ns (78.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDCE (Prop_fdce_C_Q)         0.141     2.759 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=6, routed)           0.691     3.450    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X9Y52          LUT2 (Prop_lut2_I1_O)        0.045     3.495 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gnxpm_cdc.wr_pntr_gc[4]_i_1/O
                         net (fo=1, routed)           0.000     3.495    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[4]
    SLICE_X9Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.845     3.541    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X9Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                         clock pessimism             -0.424     3.117    
                         clock uncertainty            0.269     3.386    
    SLICE_X9Y52          FDCE (Hold_fdce_C_D)         0.092     3.478    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.164ns (16.272%)  route 0.844ns (83.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.164     2.782 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=5, routed)           0.844     3.626    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.882     3.579    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y10         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.424     3.155    
                         clock uncertainty            0.269     3.424    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     3.607    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.607    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.128ns (16.262%)  route 0.659ns (83.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.128     2.746 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/Q
                         net (fo=2, routed)           0.659     3.405    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]_0[12]
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.571    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
                         clock pessimism             -0.463     3.108    
                         clock uncertainty            0.269     3.377    
    SLICE_X0Y54          FDCE (Hold_fdce_C_D)         0.005     3.382    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.141ns (13.975%)  route 0.868ns (86.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDCE (Prop_fdce_C_Q)         0.141     2.759 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=6, routed)           0.868     3.627    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/Q[7]
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.877     3.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y12         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.424     3.150    
                         clock uncertainty            0.269     3.419    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.602    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.602    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.141ns (15.856%)  route 0.748ns (84.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.141     2.759 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/Q
                         net (fo=2, routed)           0.748     3.507    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]_0[10]
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.873     3.569    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                         clock pessimism             -0.424     3.145    
                         clock uncertainty            0.269     3.414    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.063     3.477    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.226ns (25.148%)  route 0.673ns (74.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.128     2.746 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=4, routed)           0.673     3.418    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[9]
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.098     3.516 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[6]_i_1/O
                         net (fo=1, routed)           0.000     3.516    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6
    SLICE_X5Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.873     3.569    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X5Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism             -0.445     3.124    
                         clock uncertainty            0.269     3.393    
    SLICE_X5Y52          FDCE (Hold_fdce_C_D)         0.092     3.485    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.485    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.164%)  route 0.739ns (81.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.603     2.619    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y52          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDPE (Prop_fdpe_C_Q)         0.164     2.783 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.739     3.522    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]_0[0]
    SLICE_X6Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.873     3.569    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.424     3.145    
                         clock uncertainty            0.269     3.414    
    SLICE_X6Y52          FDCE (Hold_fdce_C_D)         0.075     3.489    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.601%)  route 0.763ns (84.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.141     2.759 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/Q
                         net (fo=2, routed)           0.763     3.522    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]_0[11]
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.873     3.569    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                         clock pessimism             -0.424     3.145    
                         clock uncertainty            0.269     3.414    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.066     3.480    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.185ns (19.957%)  route 0.742ns (80.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y52          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDCE (Prop_fdce_C_Q)         0.141     2.759 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/Q
                         net (fo=6, routed)           0.742     3.501    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[11]
    SLICE_X7Y54          LUT2 (Prop_lut2_I0_O)        0.044     3.545 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gnxpm_cdc.wr_pntr_gc[11]_i_1/O
                         net (fo=1, routed)           0.000     3.545    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[11]
    SLICE_X7Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.872     3.568    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X7Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                         clock pessimism             -0.445     3.123    
                         clock uncertainty            0.269     3.392    
    SLICE_X7Y54          FDCE (Hold_fdce_C_D)         0.107     3.499    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.499    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        5.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__5/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            General_ExTrig_Inst/Cnt_State_Trig_reg[1]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 0.484ns (7.699%)  route 5.803ns (92.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 16.938 - 12.500 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.389     4.649    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379     5.028 r  Rst_n_Delay2_reg_rep__5/Q
                         net (fo=119, routed)         2.777     7.804    Prepare_Register_Inst/Rst_n_Delay2_reg_rep__5_0
    SLICE_X49Y68         LUT1 (Prop_lut1_I0_O)        0.105     7.909 f  Prepare_Register_Inst/Para616_Shiftreg[587]_i_2/O
                         net (fo=124, routed)         3.026    10.935    General_ExTrig_Inst/Rst_n_Delay2_reg_rep__5
    SLICE_X4Y82          FDCE                                         f  General_ExTrig_Inst/Cnt_State_Trig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.338    16.938    General_ExTrig_Inst/Clk_Out_2_All
    SLICE_X4Y82          FDCE                                         r  General_ExTrig_Inst/Cnt_State_Trig_reg[1]/C
                         clock pessimism              0.225    17.164    
                         clock uncertainty           -0.035    17.128    
    SLICE_X4Y82          FDCE (Recov_fdce_C_CLR)     -0.331    16.797    General_ExTrig_Inst/Cnt_State_Trig_reg[1]
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__5/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            General_ExTrig_Inst/Cnt_State_Trig_reg[0]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.484ns (7.703%)  route 5.799ns (92.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 16.938 - 12.500 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.389     4.649    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379     5.028 r  Rst_n_Delay2_reg_rep__5/Q
                         net (fo=119, routed)         2.777     7.804    Prepare_Register_Inst/Rst_n_Delay2_reg_rep__5_0
    SLICE_X49Y68         LUT1 (Prop_lut1_I0_O)        0.105     7.909 f  Prepare_Register_Inst/Para616_Shiftreg[587]_i_2/O
                         net (fo=124, routed)         3.022    10.932    General_ExTrig_Inst/Rst_n_Delay2_reg_rep__5
    SLICE_X5Y82          FDCE                                         f  General_ExTrig_Inst/Cnt_State_Trig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.338    16.938    General_ExTrig_Inst/Clk_Out_2_All
    SLICE_X5Y82          FDCE                                         r  General_ExTrig_Inst/Cnt_State_Trig_reg[0]/C
                         clock pessimism              0.225    17.164    
                         clock uncertainty           -0.035    17.128    
    SLICE_X5Y82          FDCE (Recov_fdce_C_CLR)     -0.331    16.797    General_ExTrig_Inst/Cnt_State_Trig_reg[0]
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__5/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            General_ExTrig_Inst/Cnt_State_Trig_reg[2]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.484ns (7.703%)  route 5.799ns (92.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 16.938 - 12.500 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.389     4.649    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379     5.028 r  Rst_n_Delay2_reg_rep__5/Q
                         net (fo=119, routed)         2.777     7.804    Prepare_Register_Inst/Rst_n_Delay2_reg_rep__5_0
    SLICE_X49Y68         LUT1 (Prop_lut1_I0_O)        0.105     7.909 f  Prepare_Register_Inst/Para616_Shiftreg[587]_i_2/O
                         net (fo=124, routed)         3.022    10.932    General_ExTrig_Inst/Rst_n_Delay2_reg_rep__5
    SLICE_X5Y82          FDCE                                         f  General_ExTrig_Inst/Cnt_State_Trig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.338    16.938    General_ExTrig_Inst/Clk_Out_2_All
    SLICE_X5Y82          FDCE                                         r  General_ExTrig_Inst/Cnt_State_Trig_reg[2]/C
                         clock pessimism              0.225    17.164    
                         clock uncertainty           -0.035    17.128    
    SLICE_X5Y82          FDCE (Recov_fdce_C_CLR)     -0.331    16.797    General_ExTrig_Inst/Cnt_State_Trig_reg[2]
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__5/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            General_ExTrig_Inst/Cnt_State_Trig_reg[3]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.484ns (7.703%)  route 5.799ns (92.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 16.938 - 12.500 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.389     4.649    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379     5.028 r  Rst_n_Delay2_reg_rep__5/Q
                         net (fo=119, routed)         2.777     7.804    Prepare_Register_Inst/Rst_n_Delay2_reg_rep__5_0
    SLICE_X49Y68         LUT1 (Prop_lut1_I0_O)        0.105     7.909 f  Prepare_Register_Inst/Para616_Shiftreg[587]_i_2/O
                         net (fo=124, routed)         3.022    10.932    General_ExTrig_Inst/Rst_n_Delay2_reg_rep__5
    SLICE_X5Y82          FDCE                                         f  General_ExTrig_Inst/Cnt_State_Trig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.338    16.938    General_ExTrig_Inst/Clk_Out_2_All
    SLICE_X5Y82          FDCE                                         r  General_ExTrig_Inst/Cnt_State_Trig_reg[3]/C
                         clock pessimism              0.225    17.164    
                         clock uncertainty           -0.035    17.128    
    SLICE_X5Y82          FDCE (Recov_fdce_C_CLR)     -0.331    16.797    General_ExTrig_Inst/Cnt_State_Trig_reg[3]
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__5/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            General_ExTrig_Inst/Cnt_State_Trig_reg[4]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.484ns (7.703%)  route 5.799ns (92.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 16.938 - 12.500 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.389     4.649    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379     5.028 r  Rst_n_Delay2_reg_rep__5/Q
                         net (fo=119, routed)         2.777     7.804    Prepare_Register_Inst/Rst_n_Delay2_reg_rep__5_0
    SLICE_X49Y68         LUT1 (Prop_lut1_I0_O)        0.105     7.909 f  Prepare_Register_Inst/Para616_Shiftreg[587]_i_2/O
                         net (fo=124, routed)         3.022    10.932    General_ExTrig_Inst/Rst_n_Delay2_reg_rep__5
    SLICE_X5Y82          FDCE                                         f  General_ExTrig_Inst/Cnt_State_Trig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.338    16.938    General_ExTrig_Inst/Clk_Out_2_All
    SLICE_X5Y82          FDCE                                         r  General_ExTrig_Inst/Cnt_State_Trig_reg[4]/C
                         clock pessimism              0.225    17.164    
                         clock uncertainty           -0.035    17.128    
    SLICE_X5Y82          FDCE (Recov_fdce_C_CLR)     -0.331    16.797    General_ExTrig_Inst/Cnt_State_Trig_reg[4]
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Hit_50_to_200ns_Inst/Cnt_Spread_reg[0]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 0.484ns (8.014%)  route 5.556ns (91.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 16.941 - 12.500 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.384     4.644    Clk_Out_2_All
    SLICE_X29Y92         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.379     5.023 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         3.111     8.134    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.105     8.239 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         2.444    10.683    Hit_50_to_200ns_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X0Y84          FDCE                                         f  Hit_50_to_200ns_Inst/Cnt_Spread_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.341    16.941    Hit_50_to_200ns_Inst/Clk_Out_2_All
    SLICE_X0Y84          FDCE                                         r  Hit_50_to_200ns_Inst/Cnt_Spread_reg[0]/C
                         clock pessimism              0.225    17.167    
                         clock uncertainty           -0.035    17.131    
    SLICE_X0Y84          FDCE (Recov_fdce_C_CLR)     -0.331    16.800    Hit_50_to_200ns_Inst/Cnt_Spread_reg[0]
  -------------------------------------------------------------------
                         required time                         16.800    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Hit_50_to_200ns_Inst/Cnt_Spread_reg[1]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 0.484ns (8.014%)  route 5.556ns (91.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 16.941 - 12.500 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.384     4.644    Clk_Out_2_All
    SLICE_X29Y92         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.379     5.023 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         3.111     8.134    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.105     8.239 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         2.444    10.683    Hit_50_to_200ns_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X0Y84          FDCE                                         f  Hit_50_to_200ns_Inst/Cnt_Spread_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.341    16.941    Hit_50_to_200ns_Inst/Clk_Out_2_All
    SLICE_X0Y84          FDCE                                         r  Hit_50_to_200ns_Inst/Cnt_Spread_reg[1]/C
                         clock pessimism              0.225    17.167    
                         clock uncertainty           -0.035    17.131    
    SLICE_X0Y84          FDCE (Recov_fdce_C_CLR)     -0.331    16.800    Hit_50_to_200ns_Inst/Cnt_Spread_reg[1]
  -------------------------------------------------------------------
                         required time                         16.800    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Hit_50_to_200ns_Inst/Cnt_Spread_reg[6]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 0.484ns (8.014%)  route 5.556ns (91.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 16.941 - 12.500 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.384     4.644    Clk_Out_2_All
    SLICE_X29Y92         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.379     5.023 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         3.111     8.134    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.105     8.239 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         2.444    10.683    Hit_50_to_200ns_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X0Y84          FDCE                                         f  Hit_50_to_200ns_Inst/Cnt_Spread_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.341    16.941    Hit_50_to_200ns_Inst/Clk_Out_2_All
    SLICE_X0Y84          FDCE                                         r  Hit_50_to_200ns_Inst/Cnt_Spread_reg[6]/C
                         clock pessimism              0.225    17.167    
                         clock uncertainty           -0.035    17.131    
    SLICE_X0Y84          FDCE (Recov_fdce_C_CLR)     -0.331    16.800    Hit_50_to_200ns_Inst/Cnt_Spread_reg[6]
  -------------------------------------------------------------------
                         required time                         16.800    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Hit_50_to_200ns_Inst/Cnt_Spread_reg[7]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 0.484ns (8.014%)  route 5.556ns (91.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 16.941 - 12.500 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.384     4.644    Clk_Out_2_All
    SLICE_X29Y92         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.379     5.023 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         3.111     8.134    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.105     8.239 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         2.444    10.683    Hit_50_to_200ns_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X0Y84          FDCE                                         f  Hit_50_to_200ns_Inst/Cnt_Spread_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.341    16.941    Hit_50_to_200ns_Inst/Clk_Out_2_All
    SLICE_X0Y84          FDCE                                         r  Hit_50_to_200ns_Inst/Cnt_Spread_reg[7]/C
                         clock pessimism              0.225    17.167    
                         clock uncertainty           -0.035    17.131    
    SLICE_X0Y84          FDCE (Recov_fdce_C_CLR)     -0.331    16.800    Hit_50_to_200ns_Inst/Cnt_Spread_reg[7]
  -------------------------------------------------------------------
                         required time                         16.800    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Hit_50_to_200ns_Inst/Cnt_Spread_reg[2]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.484ns (8.019%)  route 5.552ns (91.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 16.941 - 12.500 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.384     4.644    Clk_Out_2_All
    SLICE_X29Y92         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.379     5.023 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         3.111     8.134    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.105     8.239 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         2.440    10.679    Hit_50_to_200ns_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X1Y84          FDCE                                         f  Hit_50_to_200ns_Inst/Cnt_Spread_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=947, routed)         1.341    16.941    Hit_50_to_200ns_Inst/Clk_Out_2_All
    SLICE_X1Y84          FDCE                                         r  Hit_50_to_200ns_Inst/Cnt_Spread_reg[2]/C
                         clock pessimism              0.225    17.167    
                         clock uncertainty           -0.035    17.131    
    SLICE_X1Y84          FDCE (Recov_fdce_C_CLR)     -0.331    16.800    Hit_50_to_200ns_Inst/Cnt_Spread_reg[2]
  -------------------------------------------------------------------
                         required time                         16.800    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                  6.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.633%)  route 0.290ns (69.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.602     1.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDPE (Prop_fdpe_C_Q)         0.128     1.702 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.290     1.992    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X6Y49          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.945     2.163    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y49          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.251     1.912    
    SLICE_X6Y49          FDPE (Remov_fdpe_C_PRE)     -0.125     1.787    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.021%)  route 0.211ns (59.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.602     1.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDPE (Prop_fdpe_C_Q)         0.141     1.715 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=28, routed)          0.211     1.926    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X7Y55          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.872     2.090    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y55          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.501     1.589    
    SLICE_X7Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     1.494    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.021%)  route 0.211ns (59.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.602     1.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDPE (Prop_fdpe_C_Q)         0.141     1.715 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=28, routed)          0.211     1.926    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X7Y55          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.872     2.090    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y55          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.501     1.589    
    SLICE_X7Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     1.494    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.491%)  route 0.337ns (70.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.602     1.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDPE (Prop_fdpe_C_Q)         0.141     1.715 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.337     2.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y51          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.845     2.063    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.480     1.583    
    SLICE_X8Y51          FDCE (Remov_fdce_C_CLR)     -0.067     1.516    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.491%)  route 0.337ns (70.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.602     1.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDPE (Prop_fdpe_C_Q)         0.141     1.715 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.337     2.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y51          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.845     2.063    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.480     1.583    
    SLICE_X8Y51          FDCE (Remov_fdce_C_CLR)     -0.067     1.516    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.491%)  route 0.337ns (70.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.602     1.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDPE (Prop_fdpe_C_Q)         0.141     1.715 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.337     2.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y51          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.845     2.063    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                         clock pessimism             -0.480     1.583    
    SLICE_X8Y51          FDCE (Remov_fdce_C_CLR)     -0.067     1.516    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.491%)  route 0.337ns (70.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.602     1.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDPE (Prop_fdpe_C_Q)         0.141     1.715 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.337     2.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y51          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.845     2.063    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                         clock pessimism             -0.480     1.583    
    SLICE_X8Y51          FDCE (Remov_fdce_C_CLR)     -0.067     1.516    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.491%)  route 0.337ns (70.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.602     1.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDPE (Prop_fdpe_C_Q)         0.141     1.715 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.337     2.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y51          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.845     2.063    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                         clock pessimism             -0.480     1.583    
    SLICE_X8Y51          FDCE (Remov_fdce_C_CLR)     -0.067     1.516    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.491%)  route 0.337ns (70.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.602     1.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDPE (Prop_fdpe_C_Q)         0.141     1.715 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.337     2.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y51          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.845     2.063    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                         clock pessimism             -0.480     1.583    
    SLICE_X8Y51          FDCE (Remov_fdce_C_CLR)     -0.067     1.516    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.491%)  route 0.337ns (70.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.602     1.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDPE (Prop_fdpe_C_Q)         0.141     1.715 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.337     2.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X9Y51          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.845     2.063    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y51          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.480     1.583    
    SLICE_X9Y51          FDCE (Remov_fdce_C_CLR)     -0.092     1.491    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.561    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        4.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.481ns  (logic 0.484ns (6.469%)  route 6.997ns (93.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 29.364 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.496    24.024    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.105    24.129 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.501    24.630    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_LDC_i_2_n_0
    SLICE_X46Y57         FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.264    29.364    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X46Y57         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_C/C
                         clock pessimism              0.159    29.524    
                         clock uncertainty           -0.327    29.196    
    SLICE_X46Y57         FDCE (Recov_fdce_C_CLR)     -0.258    28.938    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_C
  -------------------------------------------------------------------
                         required time                         28.938    
                         arrival time                         -24.630    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.274ns  (logic 0.484ns (6.654%)  route 6.790ns (93.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 29.368 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.401    23.929    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.105    24.034 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.388    24.422    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_LDC_i_2_n_0
    SLICE_X45Y56         FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.268    29.368    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X45Y56         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_C/C
                         clock pessimism              0.159    29.528    
                         clock uncertainty           -0.327    29.200    
    SLICE_X45Y56         FDCE (Recov_fdce_C_CLR)     -0.331    28.869    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_C
  -------------------------------------------------------------------
                         required time                         28.869    
                         arrival time                         -24.422    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[10]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.182ns  (logic 0.484ns (6.739%)  route 6.698ns (93.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 29.363 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.272    23.799    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X45Y58         LUT6 (Prop_lut6_I5_O)        0.105    23.904 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.427    24.331    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[10]_LDC_i_2_n_0
    SLICE_X47Y58         FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.263    29.363    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X47Y58         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[10]_C/C
                         clock pessimism              0.159    29.523    
                         clock uncertainty           -0.327    29.195    
    SLICE_X47Y58         FDCE (Recov_fdce_C_CLR)     -0.331    28.864    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[10]_C
  -------------------------------------------------------------------
                         required time                         28.864    
                         arrival time                         -24.331    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.041ns  (logic 0.484ns (6.874%)  route 6.557ns (93.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 29.367 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         5.980    23.508    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.105    23.613 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.577    24.189    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[9]_LDC_i_2_n_0
    SLICE_X45Y59         FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.267    29.367    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X45Y59         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[9]_C/C
                         clock pessimism              0.159    29.527    
                         clock uncertainty           -0.327    29.199    
    SLICE_X45Y59         FDCE (Recov_fdce_C_CLR)     -0.331    28.868    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[9]_C
  -------------------------------------------------------------------
                         required time                         28.868    
                         arrival time                         -24.189    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.053ns  (logic 0.484ns (6.862%)  route 6.569ns (93.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 29.364 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.267    23.795    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.105    23.900 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_LDC_i_1/O
                         net (fo=2, routed)           0.302    24.202    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_LDC_i_1_n_0
    SLICE_X47Y57         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.264    29.364    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X47Y57         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_P/C
                         clock pessimism              0.159    29.524    
                         clock uncertainty           -0.327    29.196    
    SLICE_X47Y57         FDPE (Recov_fdpe_C_PRE)     -0.292    28.904    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_P
  -------------------------------------------------------------------
                         required time                         28.904    
                         arrival time                         -24.202    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.037ns  (logic 0.484ns (6.878%)  route 6.553ns (93.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 29.368 - 25.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 17.149 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    17.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    17.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.252    23.779    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.105    23.884 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           0.301    24.185    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_LDC_i_1_n_0
    SLICE_X45Y57         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.268    29.368    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X45Y57         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_P/C
                         clock pessimism              0.159    29.528    
                         clock uncertainty           -0.327    29.200    
    SLICE_X45Y57         FDPE (Recov_fdpe_C_PRE)     -0.292    28.908    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_P
  -------------------------------------------------------------------
                         required time                         28.908    
                         arrival time                         -24.185    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.011ns  (logic 2.580ns (36.800%)  route 4.431ns (63.200%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 29.360 - 25.000 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 17.131 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.371    17.131    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X41Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.379    17.510 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/Q
                         net (fo=28, routed)          1.020    18.530    Out_Set_Hv_2/O99[4]
    SLICE_X41Y58         LUT4 (Prop_lut4_I2_O)        0.119    18.649 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.448    19.096    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.267    19.363 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.396    19.759    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.492    20.251 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[3]
                         net (fo=4, routed)           0.795    21.046    usb_command_interpreter_Inst_n_105
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.270    21.316 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.568    21.884    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.268    22.152 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.152    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.484 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.484    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    22.684 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[2]
                         net (fo=18, routed)          0.806    23.490    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[2]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.253    23.743 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.399    24.141    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_LDC_i_1_n_0
    SLICE_X51Y60         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.260    29.360    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X51Y60         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_P/C
                         clock pessimism              0.159    29.520    
                         clock uncertainty           -0.327    29.192    
    SLICE_X51Y60         FDPE (Recov_fdpe_C_PRE)     -0.292    28.900    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_P
  -------------------------------------------------------------------
                         required time                         28.900    
                         arrival time                         -24.141    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.978ns  (logic 2.556ns (36.631%)  route 4.422ns (63.369%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 29.366 - 25.000 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 17.131 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.371    17.131    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X41Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.379    17.510 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/Q
                         net (fo=28, routed)          1.020    18.530    Out_Set_Hv_2/O99[4]
    SLICE_X41Y58         LUT4 (Prop_lut4_I2_O)        0.119    18.649 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.448    19.096    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.267    19.363 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.396    19.759    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.492    20.251 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[3]
                         net (fo=4, routed)           0.795    21.046    usb_command_interpreter_Inst_n_105
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.270    21.316 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.568    21.884    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.268    22.152 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.152    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.484 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.484    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    22.664 f  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[0]
                         net (fo=18, routed)          0.697    23.361    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[0]
    SLICE_X44Y60         LUT4 (Prop_lut4_I0_O)        0.249    23.610 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.499    24.108    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_LDC_i_2_n_0
    SLICE_X45Y60         FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.266    29.366    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X45Y60         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_C/C
                         clock pessimism              0.159    29.526    
                         clock uncertainty           -0.327    29.198    
    SLICE_X45Y60         FDCE (Recov_fdce_C_CLR)     -0.331    28.867    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_C
  -------------------------------------------------------------------
                         required time                         28.867    
                         arrival time                         -24.108    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.999ns  (logic 2.642ns (37.750%)  route 4.357ns (62.250%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 29.368 - 25.000 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 17.131 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.371    17.131    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X41Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.379    17.510 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/Q
                         net (fo=28, routed)          1.020    18.530    Out_Set_Hv_2/O99[4]
    SLICE_X41Y58         LUT4 (Prop_lut4_I2_O)        0.119    18.649 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.448    19.096    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.267    19.363 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.396    19.759    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.492    20.251 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[3]
                         net (fo=4, routed)           0.795    21.046    usb_command_interpreter_Inst_n_105
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.270    21.316 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.568    21.884    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.268    22.152 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.152    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.484 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.484    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.749 f  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[1]
                         net (fo=18, routed)          0.856    23.605    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[1]
    SLICE_X42Y57         LUT5 (Prop_lut5_I0_O)        0.250    23.855 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_LDC_i_1/O
                         net (fo=2, routed)           0.274    24.129    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_LDC_i_1_n_0
    SLICE_X42Y56         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.268    29.368    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X42Y56         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_P/C
                         clock pessimism              0.159    29.528    
                         clock uncertainty           -0.327    29.200    
    SLICE_X42Y56         FDPE (Recov_fdpe_C_PRE)     -0.292    28.908    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_P
  -------------------------------------------------------------------
                         required time                         28.908    
                         arrival time                         -24.129    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        6.923ns  (logic 2.642ns (38.161%)  route 4.281ns (61.839%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 29.361 - 25.000 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 17.131 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.371    17.131    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X41Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.379    17.510 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/Q
                         net (fo=28, routed)          1.020    18.530    Out_Set_Hv_2/O99[4]
    SLICE_X41Y58         LUT4 (Prop_lut4_I2_O)        0.119    18.649 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.448    19.096    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.267    19.363 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.396    19.759    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.492    20.251 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[3]
                         net (fo=4, routed)           0.795    21.046    usb_command_interpreter_Inst_n_105
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.270    21.316 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.568    21.884    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.268    22.152 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.152    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    22.484 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.484    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.749 f  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[1]
                         net (fo=18, routed)          0.653    23.402    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[1]
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.250    23.652 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_LDC_i_1/O
                         net (fo=2, routed)           0.401    24.054    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_LDC_i_1_n_0
    SLICE_X51Y59         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.261    29.361    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X51Y59         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_P/C
                         clock pessimism              0.159    29.521    
                         clock uncertainty           -0.327    29.193    
    SLICE_X51Y59         FDPE (Recov_fdpe_C_PRE)     -0.292    28.901    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_P
  -------------------------------------------------------------------
                         required time                         28.901    
                         arrival time                         -24.054    
  -------------------------------------------------------------------
                         slack                                  4.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[47]_P/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.674%)  route 0.486ns (72.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Clk_Out_2_All
    SLICE_X39Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.141     1.674 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[2]/Q
                         net (fo=23, routed)          0.302     1.975    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Q[1]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.020 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Shift_In_Hv_7Byte_reg[47]_LDC_i_1/O
                         net (fo=2, routed)           0.185     2.205    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_3
    SLICE_X39Y61         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[47]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.836     2.054    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X39Y61         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[47]_P/C
                         clock pessimism             -0.246     1.808    
                         clock uncertainty            0.327     2.135    
    SLICE_X39Y61         FDPE (Remov_fdpe_C_PRE)     -0.095     2.040    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[47]_P
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[63]_P/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.209ns (30.339%)  route 0.480ns (69.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X42Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164     1.697 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/Q
                         net (fo=20, routed)          0.325     2.022    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Q[1]
    SLICE_X47Y63         LUT4 (Prop_lut4_I2_O)        0.045     2.067 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[63]_LDC_i_1/O
                         net (fo=2, routed)           0.155     2.222    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]
    SLICE_X47Y64         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[63]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.830     2.048    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X47Y64         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[63]_P/C
                         clock pessimism             -0.246     1.802    
                         clock uncertainty            0.327     2.129    
    SLICE_X47Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     2.034    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[63]_P
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[62]_P/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.212ns (33.189%)  route 0.427ns (66.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X42Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/Q
                         net (fo=20, routed)          0.240     1.937    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I0_O)        0.048     1.985 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[62]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.172    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[2]
    SLICE_X45Y64         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[62]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.831     2.049    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X45Y64         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[62]_P/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.327     2.130    
    SLICE_X45Y64         FDPE (Remov_fdpe_C_PRE)     -0.157     1.973    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[62]_P
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[60]_P/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.209ns (29.348%)  route 0.503ns (70.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X42Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/Q
                         net (fo=20, routed)          0.328     2.025    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Q[1]
    SLICE_X47Y61         LUT4 (Prop_lut4_I1_O)        0.045     2.070 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[60]_LDC_i_1/O
                         net (fo=2, routed)           0.175     2.245    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[3]
    SLICE_X48Y61         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[60]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.833     2.051    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X48Y61         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[60]_P/C
                         clock pessimism             -0.246     1.805    
                         clock uncertainty            0.327     2.132    
    SLICE_X48Y61         FDPE (Remov_fdpe_C_PRE)     -0.095     2.037    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[60]_P
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[50]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.189ns (29.059%)  route 0.461ns (70.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X41Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/Q
                         net (fo=15, routed)          0.269     1.943    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Q[0]
    SLICE_X42Y62         LUT5 (Prop_lut5_I3_O)        0.048     1.991 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[50]_LDC_i_2/O
                         net (fo=2, routed)           0.192     2.183    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[3]_10
    SLICE_X41Y62         FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[50]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.834     2.052    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X41Y62         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[50]_C/C
                         clock pessimism             -0.246     1.806    
                         clock uncertainty            0.327     2.133    
    SLICE_X41Y62         FDCE (Remov_fdce_C_CLR)     -0.158     1.975    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[50]_C
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[58]_P/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.209ns (28.733%)  route 0.518ns (71.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X42Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/Q
                         net (fo=20, routed)          0.329     2.026    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Q[1]
    SLICE_X46Y63         LUT5 (Prop_lut5_I1_O)        0.045     2.071 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[58]_LDC_i_1/O
                         net (fo=2, routed)           0.189     2.260    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[3]_3
    SLICE_X45Y63         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[58]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.831     2.049    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X45Y63         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[58]_P/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.327     2.130    
    SLICE_X45Y63         FDPE (Remov_fdpe_C_PRE)     -0.095     2.035    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[58]_P
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[43]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.184ns (26.263%)  route 0.517ns (73.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Clk_Out_2_All
    SLICE_X39Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[1]/Q
                         net (fo=12, routed)          0.325     1.999    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Q[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I3_O)        0.043     2.042 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Shift_In_Hv_7Byte_reg[43]_LDC_i_2/O
                         net (fo=2, routed)           0.192     2.233    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[3]_14
    SLICE_X38Y58         FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[43]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837     2.055    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X38Y58         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[43]_C/C
                         clock pessimism             -0.246     1.809    
                         clock uncertainty            0.327     2.136    
    SLICE_X38Y58         FDCE (Remov_fdce_C_CLR)     -0.140     1.996    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[43]_C
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[41]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.856%)  route 0.533ns (74.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Clk_Out_2_All
    SLICE_X39Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[2]/Q
                         net (fo=23, routed)          0.406     2.080    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Q[1]
    SLICE_X39Y56         LUT5 (Prop_lut5_I2_O)        0.045     2.125 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Shift_In_Hv_7Byte_reg[41]_LDC_i_2/O
                         net (fo=2, routed)           0.127     2.252    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[1]_4
    SLICE_X38Y56         FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[41]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.838     2.056    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X38Y56         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[41]_C/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.327     2.137    
    SLICE_X38Y56         FDCE (Remov_fdce_C_CLR)     -0.134     2.003    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[41]_C
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[43]_P/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.310%)  route 0.579ns (75.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Clk_Out_2_All
    SLICE_X39Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.141     1.674 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[1]/Q
                         net (fo=12, routed)          0.325     1.999    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Q[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I3_O)        0.045     2.044 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Shift_In_Hv_7Byte_reg[43]_LDC_i_1/O
                         net (fo=2, routed)           0.254     2.298    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[3]_13
    SLICE_X39Y58         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[43]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837     2.055    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X39Y58         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[43]_P/C
                         clock pessimism             -0.246     1.809    
                         clock uncertainty            0.327     2.136    
    SLICE_X39Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     2.041    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[43]_P
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[44]_P/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.124%)  route 0.585ns (75.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Clk_Out_2_All
    SLICE_X39Y66         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[3]/Q
                         net (fo=23, routed)          0.406     2.080    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Q[2]
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.045     2.125 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Shift_In_Hv_7Byte_reg[44]_LDC_i_1/O
                         net (fo=2, routed)           0.179     2.304    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[3]_11
    SLICE_X37Y59         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[44]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.838     2.056    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X37Y59         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[44]_P/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.327     2.137    
    SLICE_X37Y59         FDPE (Remov_fdpe_C_PRE)     -0.095     2.042    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[44]_P
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       21.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.183ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.484ns (14.324%)  route 2.895ns (85.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 31.708 - 25.000 ) 
    Source Clock Delay      (SCD):    7.255ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.457     7.255    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDPE (Prop_fdpe_C_Q)         0.379     7.634 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.881     9.515    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.105     9.620 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.014    10.634    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X1Y54          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347    31.708    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.519    32.228    
                         clock uncertainty           -0.119    32.109    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.292    31.817    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         31.817    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                 21.183    

Slack (MET) :             21.183ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.484ns (14.324%)  route 2.895ns (85.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 31.708 - 25.000 ) 
    Source Clock Delay      (SCD):    7.255ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.457     7.255    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDPE (Prop_fdpe_C_Q)         0.379     7.634 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.881     9.515    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.105     9.620 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.014    10.634    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X1Y54          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347    31.708    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.519    32.228    
                         clock uncertainty           -0.119    32.109    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.292    31.817    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         31.817    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                 21.183    

Slack (MET) :             21.183ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.484ns (14.324%)  route 2.895ns (85.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 31.708 - 25.000 ) 
    Source Clock Delay      (SCD):    7.255ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.457     7.255    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDPE (Prop_fdpe_C_Q)         0.379     7.634 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.881     9.515    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.105     9.620 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.014    10.634    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X1Y54          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347    31.708    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.519    32.228    
                         clock uncertainty           -0.119    32.109    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.292    31.817    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         31.817    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                 21.183    

Slack (MET) :             22.083ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.256ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.502    32.209    
                         clock uncertainty           -0.119    32.090    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.759    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         31.759    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                 22.083    

Slack (MET) :             22.083ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.256ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.502    32.209    
                         clock uncertainty           -0.119    32.090    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.759    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         31.759    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                 22.083    

Slack (MET) :             22.083ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.256ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.502    32.209    
                         clock uncertainty           -0.119    32.090    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.759    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         31.759    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                 22.083    

Slack (MET) :             22.083ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.256ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.502    32.209    
                         clock uncertainty           -0.119    32.090    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.759    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         31.759    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                 22.083    

Slack (MET) :             22.083ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.256ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.502    32.209    
                         clock uncertainty           -0.119    32.090    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.759    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         31.759    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                 22.083    

Slack (MET) :             22.083ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.256ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.502    32.209    
                         clock uncertainty           -0.119    32.090    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.759    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         31.759    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                 22.083    

Slack (MET) :             22.083ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.256ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766     5.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105     5.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[11]/C
                         clock pessimism              0.502    32.209    
                         clock uncertainty           -0.119    32.090    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.759    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[11]
  -------------------------------------------------------------------
                         required time                         31.759    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                 22.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.615%)  route 0.190ns (57.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.558     1.530    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y66         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.671 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.190     1.861    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/AR[0]
    SLICE_X59Y66         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.828     2.046    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/clk
    SLICE_X59Y66         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
                         clock pessimism             -0.480     1.566    
    SLICE_X59Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.474    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.615%)  route 0.190ns (57.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.558     1.530    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y66         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.671 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.190     1.861    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X59Y66         FDPE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.828     2.046    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X59Y66         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.480     1.566    
    SLICE_X59Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     1.471    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.385%)  route 0.197ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559     1.531    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y65         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDPE (Prop_fdpe_C_Q)         0.164     1.695 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.197     1.892    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y64         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.830     2.048    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y64         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X58Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.501    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.385%)  route 0.197ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559     1.531    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y65         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDPE (Prop_fdpe_C_Q)         0.164     1.695 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.197     1.892    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y64         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.830     2.048    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y64         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X58Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.501    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.385%)  route 0.197ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559     1.531    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y65         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDPE (Prop_fdpe_C_Q)         0.164     1.695 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.197     1.892    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y64         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.830     2.048    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y64         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X58Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.501    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.385%)  route 0.197ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559     1.531    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y65         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDPE (Prop_fdpe_C_Q)         0.164     1.695 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.197     1.892    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X58Y64         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.830     2.048    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y64         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X58Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.501    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.287%)  route 0.198ns (54.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559     1.531    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y65         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDPE (Prop_fdpe_C_Q)         0.164     1.695 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.198     1.893    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y65         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829     2.047    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y65         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.480     1.567    
    SLICE_X60Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.500    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.287%)  route 0.198ns (54.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559     1.531    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y65         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDPE (Prop_fdpe_C_Q)         0.164     1.695 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.198     1.893    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y65         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829     2.047    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y65         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.480     1.567    
    SLICE_X60Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.500    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.287%)  route 0.198ns (54.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559     1.531    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y65         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDPE (Prop_fdpe_C_Q)         0.164     1.695 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.198     1.893    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y65         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829     2.047    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y65         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.480     1.567    
    SLICE_X60Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.500    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.287%)  route 0.198ns (54.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.559     1.531    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y65         FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDPE (Prop_fdpe_C_Q)         0.164     1.695 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.198     1.893    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y65         FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.829     2.047    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y65         FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.480     1.567    
    SLICE_X60Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.500    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       20.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.518ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.484ns (14.324%)  route 2.895ns (85.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 31.708 - 25.000 ) 
    Source Clock Delay      (SCD):    7.407ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.918     5.178    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.105     5.283 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.457     7.407    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDPE (Prop_fdpe_C_Q)         0.379     7.786 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.881     9.667    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.105     9.772 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.014    10.786    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X1Y54          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347    31.708    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.157    31.865    
                         clock uncertainty           -0.269    31.596    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.292    31.304    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         31.304    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                 20.518    

Slack (MET) :             20.518ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.484ns (14.324%)  route 2.895ns (85.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 31.708 - 25.000 ) 
    Source Clock Delay      (SCD):    7.407ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.918     5.178    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.105     5.283 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.457     7.407    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDPE (Prop_fdpe_C_Q)         0.379     7.786 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.881     9.667    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.105     9.772 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.014    10.786    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X1Y54          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347    31.708    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.157    31.865    
                         clock uncertainty           -0.269    31.596    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.292    31.304    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         31.304    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                 20.518    

Slack (MET) :             20.518ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.484ns (14.324%)  route 2.895ns (85.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 31.708 - 25.000 ) 
    Source Clock Delay      (SCD):    7.407ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.918     5.178    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.105     5.283 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.457     7.407    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDPE (Prop_fdpe_C_Q)         0.379     7.786 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.881     9.667    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.105     9.772 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.014    10.786    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X1Y54          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347    31.708    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.157    31.865    
                         clock uncertainty           -0.269    31.596    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.292    31.304    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         31.304    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                 20.518    

Slack (MET) :             21.418ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.918     5.178    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.105     5.283 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.408    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.787 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.828    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.140    31.846    
                         clock uncertainty           -0.269    31.577    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.246    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         31.246    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                 21.418    

Slack (MET) :             21.418ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.918     5.178    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.105     5.283 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.408    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.787 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.828    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.140    31.846    
                         clock uncertainty           -0.269    31.577    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.246    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         31.246    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                 21.418    

Slack (MET) :             21.418ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.918     5.178    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.105     5.283 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.408    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.787 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.828    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.140    31.846    
                         clock uncertainty           -0.269    31.577    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.246    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         31.246    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                 21.418    

Slack (MET) :             21.418ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.918     5.178    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.105     5.283 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.408    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.787 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.828    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.140    31.846    
                         clock uncertainty           -0.269    31.577    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.246    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         31.246    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                 21.418    

Slack (MET) :             21.418ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.918     5.178    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.105     5.283 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.408    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.787 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.828    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.140    31.846    
                         clock uncertainty           -0.269    31.577    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.246    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         31.246    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                 21.418    

Slack (MET) :             21.418ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.918     5.178    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.105     5.283 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.408    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.787 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.828    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.140    31.846    
                         clock uncertainty           -0.269    31.577    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.246    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         31.246    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                 21.418    

Slack (MET) :             21.418ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 31.706 - 25.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.918     5.178    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.105     5.283 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458     7.408    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379     7.787 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041     9.828    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.581    29.682    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.766 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519    30.285    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.362 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345    31.706    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[11]/C
                         clock pessimism              0.140    31.846    
                         clock uncertainty           -0.269    31.577    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331    31.246    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[11]
  -------------------------------------------------------------------
                         required time                         31.246    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                 21.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.597%)  route 0.660ns (82.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.141     2.824 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.660     3.484    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X0Y54          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.490    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/C
                         clock pessimism             -0.450     3.040    
                         clock uncertainty            0.269     3.309    
    SLICE_X0Y54          FDCE (Remov_fdce_C_CLR)     -0.092     3.217    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.597%)  route 0.660ns (82.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.141     2.824 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.660     3.484    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X0Y54          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.490    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
                         clock pessimism             -0.450     3.040    
                         clock uncertainty            0.269     3.309    
    SLICE_X0Y54          FDCE (Remov_fdce_C_CLR)     -0.092     3.217    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.597%)  route 0.660ns (82.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.141     2.824 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.660     3.484    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X0Y54          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.490    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/C
                         clock pessimism             -0.450     3.040    
                         clock uncertainty            0.269     3.309    
    SLICE_X0Y54          FDCE (Remov_fdce_C_CLR)     -0.092     3.217    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (16.989%)  route 0.625ns (83.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.603     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDPE (Prop_fdpe_C_Q)         0.128     2.812 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.625     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y57          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.874     3.489    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.447     3.042    
                         clock uncertainty            0.269     3.311    
    SLICE_X3Y57          FDPE (Remov_fdpe_C_PRE)     -0.149     3.162    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (16.989%)  route 0.625ns (83.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.603     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDPE (Prop_fdpe_C_Q)         0.128     2.812 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.625     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y57          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.874     3.489    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.447     3.042    
                         clock uncertainty            0.269     3.311    
    SLICE_X3Y57          FDPE (Remov_fdpe_C_PRE)     -0.149     3.162    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (16.989%)  route 0.625ns (83.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.603     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDPE (Prop_fdpe_C_Q)         0.128     2.812 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.625     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y57          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.874     3.489    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.447     3.042    
                         clock uncertainty            0.269     3.311    
    SLICE_X3Y57          FDPE (Remov_fdpe_C_PRE)     -0.149     3.162    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (16.989%)  route 0.625ns (83.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.603     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDPE (Prop_fdpe_C_Q)         0.128     2.812 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.625     3.437    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y57          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.874     3.489    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.447     3.042    
                         clock uncertainty            0.269     3.311    
    SLICE_X3Y57          FDPE (Remov_fdpe_C_PRE)     -0.149     3.162    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.098%)  route 0.735ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.141     2.824 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.735     3.559    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X1Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.490    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.447     3.043    
                         clock uncertainty            0.269     3.312    
    SLICE_X1Y53          FDCE (Remov_fdce_C_CLR)     -0.092     3.220    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.098%)  route 0.735ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.141     2.824 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.735     3.559    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X1Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.490    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism             -0.447     3.043    
                         clock uncertainty            0.269     3.312    
    SLICE_X1Y53          FDCE (Remov_fdce_C_CLR)     -0.092     3.220    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.098%)  route 0.735ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     2.055    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.081 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.141     2.824 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.735     3.559    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X1Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.025     2.243    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056     2.299 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.586    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.615 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.490    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.447     3.043    
                         clock uncertainty            0.269     3.312    
    SLICE_X1Y53          FDCE (Remov_fdce_C_CLR)     -0.092     3.220    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        4.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[56]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.695ns  (logic 0.484ns (6.290%)  route 7.211ns (93.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 104.361 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.692    99.220    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Rst_n_Delay2_reg_rep__0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.105    99.325 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[56]_LDC_i_2/O
                         net (fo=2, routed)           0.519    99.843    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[56]_LDC_i_2_n_0
    SLICE_X42Y67         FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[56]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.261   104.361    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X42Y67         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[56]_C/C
                         clock pessimism              0.159   104.521    
                         clock uncertainty           -0.358   104.163    
    SLICE_X42Y67         FDCE (Recov_fdce_C_CLR)     -0.258   103.905    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[56]_C
  -------------------------------------------------------------------
                         required time                        103.905    
                         arrival time                         -99.843    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[53]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.364ns  (logic 0.484ns (6.573%)  route 6.880ns (93.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 104.362 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.448    98.976    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Rst_n_Delay2_reg_rep__0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.105    99.081 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[53]_LDC_i_1/O
                         net (fo=2, routed)           0.431    99.512    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[53]_LDC_i_1_n_0
    SLICE_X38Y67         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[53]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.262   104.362    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X38Y67         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[53]_P/C
                         clock pessimism              0.159   104.522    
                         clock uncertainty           -0.358   104.164    
    SLICE_X38Y67         FDPE (Recov_fdpe_C_PRE)     -0.292   103.872    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[53]_P
  -------------------------------------------------------------------
                         required time                        103.872    
                         arrival time                         -99.512    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[56]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.348ns  (logic 0.484ns (6.587%)  route 6.864ns (93.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 104.363 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.563    99.090    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Rst_n_Delay2_reg_rep__0
    SLICE_X37Y68         LUT4 (Prop_lut4_I3_O)        0.105    99.195 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[56]_LDC_i_1/O
                         net (fo=2, routed)           0.301    99.497    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[56]_LDC_i_1_n_0
    SLICE_X37Y68         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[56]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.263   104.363    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X37Y68         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[56]_P/C
                         clock pessimism              0.159   104.523    
                         clock uncertainty           -0.358   104.165    
    SLICE_X37Y68         FDPE (Recov_fdpe_C_PRE)     -0.292   103.873    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[56]_P
  -------------------------------------------------------------------
                         required time                        103.873    
                         arrival time                         -99.497    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[55]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.344ns  (logic 0.484ns (6.590%)  route 6.860ns (93.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 104.364 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.418    98.945    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Rst_n_Delay2_reg_rep__0
    SLICE_X33Y67         LUT3 (Prop_lut3_I0_O)        0.105    99.050 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[55]_LDC_i_1/O
                         net (fo=2, routed)           0.442    99.493    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[55]_LDC_i_1_n_0
    SLICE_X33Y68         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[55]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.264   104.364    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X33Y68         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[55]_P/C
                         clock pessimism              0.159   104.524    
                         clock uncertainty           -0.358   104.166    
    SLICE_X33Y68         FDPE (Recov_fdpe_C_PRE)     -0.292   103.874    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[55]_P
  -------------------------------------------------------------------
                         required time                        103.874    
                         arrival time                         -99.493    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[51]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.327ns  (logic 0.484ns (6.606%)  route 6.843ns (93.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 104.363 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.444    98.971    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Rst_n_Delay2_reg_rep__0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.105    99.076 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[51]_LDC_i_1/O
                         net (fo=2, routed)           0.399    99.475    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[51]_LDC_i_1_n_0
    SLICE_X38Y66         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[51]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.263   104.363    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X38Y66         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[51]_P/C
                         clock pessimism              0.159   104.523    
                         clock uncertainty           -0.358   104.165    
    SLICE_X38Y66         FDPE (Recov_fdpe_C_PRE)     -0.292   103.873    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[51]_P
  -------------------------------------------------------------------
                         required time                        103.873    
                         arrival time                         -99.475    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[53]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.220ns  (logic 0.484ns (6.704%)  route 6.736ns (93.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 104.362 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.448    98.976    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Rst_n_Delay2_reg_rep__0
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.105    99.081 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[53]_LDC_i_2/O
                         net (fo=2, routed)           0.288    99.369    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[53]_LDC_i_2_n_0
    SLICE_X39Y67         FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[53]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.262   104.362    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X39Y67         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[53]_C/C
                         clock pessimism              0.159   104.522    
                         clock uncertainty           -0.358   104.164    
    SLICE_X39Y67         FDCE (Recov_fdce_C_CLR)     -0.331   103.833    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[53]_C
  -------------------------------------------------------------------
                         required time                        103.833    
                         arrival time                         -99.369    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[55]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.177ns  (logic 0.484ns (6.744%)  route 6.693ns (93.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 104.365 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.422    98.949    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Rst_n_Delay2_reg_rep__0
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.105    99.054 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[55]_LDC_i_2/O
                         net (fo=2, routed)           0.271    99.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[55]_LDC_i_2_n_0
    SLICE_X31Y67         FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[55]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.265   104.365    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X31Y67         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[55]_C/C
                         clock pessimism              0.159   104.525    
                         clock uncertainty           -0.358   104.167    
    SLICE_X31Y67         FDCE (Recov_fdce_C_CLR)     -0.331   103.836    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[55]_C
  -------------------------------------------------------------------
                         required time                        103.836    
                         arrival time                         -99.325    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[51]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.169ns  (logic 0.484ns (6.751%)  route 6.685ns (93.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 104.364 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.301    98.829    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Rst_n_Delay2_reg_rep__0
    SLICE_X36Y65         LUT4 (Prop_lut4_I3_O)        0.105    98.934 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[51]_LDC_i_2/O
                         net (fo=2, routed)           0.384    99.318    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[51]_LDC_i_2_n_0
    SLICE_X36Y67         FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[51]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.264   104.364    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X36Y67         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[51]_C/C
                         clock pessimism              0.159   104.524    
                         clock uncertainty           -0.358   104.166    
    SLICE_X36Y67         FDCE (Recov_fdce_C_CLR)     -0.331   103.835    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[51]_C
  -------------------------------------------------------------------
                         required time                        103.835    
                         arrival time                         -99.318    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[52]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.183ns  (logic 0.484ns (6.738%)  route 6.699ns (93.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 104.361 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.161    98.689    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Rst_n_Delay2_reg_rep__0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.105    98.794 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[52]_LDC_i_1/O
                         net (fo=2, routed)           0.538    99.332    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[52]_LDC_i_1_n_0
    SLICE_X44Y67         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[52]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.261   104.361    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X44Y67         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[52]_P/C
                         clock pessimism              0.159   104.521    
                         clock uncertainty           -0.358   104.163    
    SLICE_X44Y67         FDPE (Recov_fdpe_C_PRE)     -0.292   103.871    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[52]_P
  -------------------------------------------------------------------
                         required time                        103.871    
                         arrival time                         -99.332    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[54]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.151ns  (logic 0.484ns (6.768%)  route 6.667ns (93.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 104.366 - 100.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 92.149 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=947, routed)         1.389    92.149    Clk_Out_2_All
    SLICE_X15Y94         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.379    92.528 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.264    98.792    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Rst_n_Delay2_reg_rep__0
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.105    98.897 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[54]_LDC_i_1/O
                         net (fo=2, routed)           0.403    99.300    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[54]_LDC_i_1_n_0
    SLICE_X33Y65         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[54]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.266   104.366    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X33Y65         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[54]_P/C
                         clock pessimism              0.159   104.526    
                         clock uncertainty           -0.358   104.168    
    SLICE_X33Y65         FDPE (Recov_fdpe_C_PRE)     -0.292   103.876    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[54]_P
  -------------------------------------------------------------------
                         required time                        103.876    
                         arrival time                         -99.300    
  -------------------------------------------------------------------
                         slack                                  4.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Set_Mask64_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[521]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.183ns (30.682%)  route 0.413ns (69.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.566     1.538    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X29Y86         FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[42]/Q
                         net (fo=4, routed)           0.227     1.906    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Sig_Set_Mask64[42]
    SLICE_X29Y87         LUT4 (Prop_lut4_I2_O)        0.042     1.948 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[521]_LDC_i_2/O
                         net (fo=2, routed)           0.186     2.134    Prepare_Register_Inst/Out_Mask_Code_reg[42]_0
    SLICE_X30Y87         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[521]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.836     2.054    Prepare_Register_Inst/clk_out2
    SLICE_X30Y87         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[521]_C/C
                         clock pessimism             -0.246     1.808    
                         clock uncertainty            0.358     2.165    
    SLICE_X30Y87         FDCE (Remov_fdce_C_CLR)     -0.129     2.036    Prepare_Register_Inst/Para616_Shiftreg_reg[521]_C
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[175]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[175]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.189ns (32.597%)  route 0.391ns (67.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.567     1.539    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X35Y91         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.141     1.680 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[175]/Q
                         net (fo=3, routed)           0.199     1.879    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[174]
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.048     1.927 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[175]_LDC_i_1/O
                         net (fo=2, routed)           0.192     2.119    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[175]
    SLICE_X37Y91         FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[175]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.838     2.056    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X37Y91         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[175]_P/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X37Y91         FDPE (Remov_fdpe_C_PRE)     -0.157     2.010    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[175]_P
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[192]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[192]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.226ns (35.143%)  route 0.417ns (64.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.567     1.539    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X35Y90         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[192]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.128     1.667 r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[192]/Q
                         net (fo=3, routed)           0.189     1.856    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[191]
    SLICE_X37Y89         LUT2 (Prop_lut2_I0_O)        0.098     1.954 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_LDC_i_2/O
                         net (fo=2, routed)           0.228     2.182    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[192]_0
    SLICE_X41Y88         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[192]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.836     2.054    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X41Y88         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[192]_C/C
                         clock pessimism             -0.246     1.808    
                         clock uncertainty            0.358     2.165    
    SLICE_X41Y88         FDCE (Remov_fdce_C_CLR)     -0.092     2.073    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[192]_C
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[138]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[138]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.187ns (32.138%)  route 0.395ns (67.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.567     1.539    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X39Y97         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDCE (Prop_fdce_C_Q)         0.141     1.680 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[138]/Q
                         net (fo=3, routed)           0.220     1.900    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[137]
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.046     1.946 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[138]_LDC_i_1/O
                         net (fo=2, routed)           0.175     2.121    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[138]
    SLICE_X35Y96         FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[138]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.839     2.057    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X35Y96         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[138]_P/C
                         clock pessimism             -0.246     1.811    
                         clock uncertainty            0.358     2.168    
    SLICE_X35Y96         FDPE (Remov_fdpe_C_PRE)     -0.157     2.011    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[138]_P
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[116]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1268]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.212ns (35.198%)  route 0.390ns (64.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.562     1.534    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X50Y101        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDCE (Prop_fdce_C_Q)         0.164     1.698 f  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[116]/Q
                         net (fo=3, routed)           0.203     1.901    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1280]_C_0[115]
    SLICE_X54Y101        LUT2 (Prop_lut2_I0_O)        0.048     1.949 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1268]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.136    Prepare_Probe_Register_Inst/Out_AnaProb_Thre_Fsb_reg[116]
    SLICE_X54Y101        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1268]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.830     2.049    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X54Y101        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1268]_P/C
                         clock pessimism             -0.246     1.803    
                         clock uncertainty            0.358     2.160    
    SLICE_X54Y101        FDPE (Remov_fdpe_C_PRE)     -0.137     2.023    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1268]_P
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[191]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[191]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.226ns (33.688%)  route 0.445ns (66.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.567     1.539    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X35Y91         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.128     1.667 r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[191]/Q
                         net (fo=3, routed)           0.257     1.924    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[190]
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.098     2.022 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[191]_LDC_i_2/O
                         net (fo=2, routed)           0.188     2.210    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[191]_0
    SLICE_X46Y89         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[191]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.833     2.051    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X46Y89         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[191]_C/C
                         clock pessimism             -0.246     1.805    
                         clock uncertainty            0.358     2.162    
    SLICE_X46Y89         FDCE (Remov_fdce_C_CLR)     -0.067     2.095    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[191]_C
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[94]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1246]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.229ns (39.019%)  route 0.358ns (60.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.561     1.533    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X49Y109        FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDCE (Prop_fdce_C_Q)         0.128     1.661 f  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[94]/Q
                         net (fo=3, routed)           0.229     1.890    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1280]_C_0[93]
    SLICE_X49Y114        LUT2 (Prop_lut2_I0_O)        0.101     1.991 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1246]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.120    Prepare_Probe_Register_Inst/Out_AnaProb_Thre_Fsb_reg[94]
    SLICE_X49Y115        FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1246]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.826     2.045    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X49Y115        FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1246]_P/C
                         clock pessimism             -0.246     1.799    
                         clock uncertainty            0.358     2.156    
    SLICE_X49Y115        FDPE (Remov_fdpe_C_PRE)     -0.157     1.999    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1246]_P
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[227]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.215ns (34.924%)  route 0.401ns (65.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.569     1.541    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X10Y85         FDCE                                         r  usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDCE (Prop_fdce_C_Q)         0.164     1.705 f  usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[4]/Q
                         net (fo=6, routed)           0.215     1.920    usb_command_interpreter_Inst/Para616_Shiftreg_reg[227]_C_0[3]
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.051     1.971 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[479]_LDC_i_1/O
                         net (fo=3, routed)           0.186     2.156    Prepare_Register_Inst/Out_DAC_Adj_Chn64_reg[4]
    SLICE_X8Y88          FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[227]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.842     2.060    Prepare_Register_Inst/clk_out2
    SLICE_X8Y88          FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[227]_P/C
                         clock pessimism             -0.246     1.814    
                         clock uncertainty            0.358     2.171    
    SLICE_X8Y88          FDPE (Remov_fdpe_C_PRE)     -0.136     2.035    Prepare_Register_Inst/Para616_Shiftreg_reg[227]_P
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[479]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.215ns (34.924%)  route 0.401ns (65.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.569     1.541    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X10Y85         FDCE                                         r  usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDCE (Prop_fdce_C_Q)         0.164     1.705 f  usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[4]/Q
                         net (fo=6, routed)           0.215     1.920    usb_command_interpreter_Inst/Para616_Shiftreg_reg[227]_C_0[3]
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.051     1.971 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[479]_LDC_i_1/O
                         net (fo=3, routed)           0.186     2.156    Prepare_Register_Inst/Out_DAC_Adj_Chn64_reg[4]
    SLICE_X8Y88          FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[479]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.842     2.060    Prepare_Register_Inst/clk_out2
    SLICE_X8Y88          FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[479]_P/C
                         clock pessimism             -0.246     1.814    
                         clock uncertainty            0.358     2.171    
    SLICE_X8Y88          FDPE (Remov_fdpe_C_PRE)     -0.136     2.035    Prepare_Register_Inst/Para616_Shiftreg_reg[479]_P
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Set_Mask64_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[516]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.187ns (30.025%)  route 0.436ns (69.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.572     1.544    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X13Y90         FDCE                                         r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDCE (Prop_fdce_C_Q)         0.141     1.685 r  usb_command_interpreter_Inst/Out_Set_Mask64_reg[37]/Q
                         net (fo=4, routed)           0.215     1.900    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Sig_Set_Mask64[37]
    SLICE_X13Y90         LUT4 (Prop_lut4_I2_O)        0.046     1.946 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[516]_LDC_i_2/O
                         net (fo=2, routed)           0.221     2.167    Prepare_Register_Inst/Out_Mask_Code_reg[37]_0
    SLICE_X14Y93         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[516]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.844     2.062    Prepare_Register_Inst/clk_out2
    SLICE_X14Y93         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[516]_C/C
                         clock pessimism             -0.246     1.816    
                         clock uncertainty            0.358     2.173    
    SLICE_X14Y93         FDCE (Remov_fdce_C_CLR)     -0.129     2.044    Prepare_Register_Inst/Para616_Shiftreg_reg[516]_C
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       20.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.792ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.379ns  (logic 0.484ns (14.324%)  route 2.895ns (85.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.830ns = ( 106.830 - 100.000 ) 
    Source Clock Delay      (SCD):    7.255ns = ( 82.255 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.457    82.255    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDPE (Prop_fdpe_C_Q)         0.379    82.634 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.881    84.515    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.105    84.620 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.014    85.634    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X1Y54          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347   106.831    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.157   106.987    
                         clock uncertainty           -0.269   106.718    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.292   106.426    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        106.426    
                         arrival time                         -85.634    
  -------------------------------------------------------------------
                         slack                                 20.792    

Slack (MET) :             20.792ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.379ns  (logic 0.484ns (14.324%)  route 2.895ns (85.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.830ns = ( 106.830 - 100.000 ) 
    Source Clock Delay      (SCD):    7.255ns = ( 82.255 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.457    82.255    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDPE (Prop_fdpe_C_Q)         0.379    82.634 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.881    84.515    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.105    84.620 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.014    85.634    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X1Y54          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347   106.831    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.157   106.987    
                         clock uncertainty           -0.269   106.718    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.292   106.426    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        106.426    
                         arrival time                         -85.634    
  -------------------------------------------------------------------
                         slack                                 20.792    

Slack (MET) :             20.792ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.379ns  (logic 0.484ns (14.324%)  route 2.895ns (85.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.830ns = ( 106.830 - 100.000 ) 
    Source Clock Delay      (SCD):    7.255ns = ( 82.255 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.457    82.255    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDPE (Prop_fdpe_C_Q)         0.379    82.634 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.881    84.515    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.105    84.620 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.014    85.634    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X1Y54          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.347   106.831    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.157   106.987    
                         clock uncertainty           -0.269   106.718    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.292   106.426    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        106.426    
                         arrival time                         -85.634    
  -------------------------------------------------------------------
                         slack                                 20.792    

Slack (MET) :             21.692ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.828ns = ( 106.828 - 100.000 ) 
    Source Clock Delay      (SCD):    7.256ns = ( 82.256 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458    82.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379    82.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041    84.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345   106.829    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.140   106.968    
                         clock uncertainty           -0.269   106.699    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331   106.368    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        106.368    
                         arrival time                         -84.676    
  -------------------------------------------------------------------
                         slack                                 21.692    

Slack (MET) :             21.692ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.828ns = ( 106.828 - 100.000 ) 
    Source Clock Delay      (SCD):    7.256ns = ( 82.256 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458    82.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379    82.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041    84.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345   106.829    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.140   106.968    
                         clock uncertainty           -0.269   106.699    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331   106.368    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        106.368    
                         arrival time                         -84.676    
  -------------------------------------------------------------------
                         slack                                 21.692    

Slack (MET) :             21.692ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.828ns = ( 106.828 - 100.000 ) 
    Source Clock Delay      (SCD):    7.256ns = ( 82.256 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458    82.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379    82.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041    84.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345   106.829    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.140   106.968    
                         clock uncertainty           -0.269   106.699    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331   106.368    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        106.368    
                         arrival time                         -84.676    
  -------------------------------------------------------------------
                         slack                                 21.692    

Slack (MET) :             21.692ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.828ns = ( 106.828 - 100.000 ) 
    Source Clock Delay      (SCD):    7.256ns = ( 82.256 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458    82.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379    82.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041    84.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345   106.829    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.140   106.968    
                         clock uncertainty           -0.269   106.699    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331   106.368    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        106.368    
                         arrival time                         -84.676    
  -------------------------------------------------------------------
                         slack                                 21.692    

Slack (MET) :             21.692ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.828ns = ( 106.828 - 100.000 ) 
    Source Clock Delay      (SCD):    7.256ns = ( 82.256 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458    82.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379    82.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041    84.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345   106.829    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.140   106.968    
                         clock uncertainty           -0.269   106.699    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331   106.368    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        106.368    
                         arrival time                         -84.676    
  -------------------------------------------------------------------
                         slack                                 21.692    

Slack (MET) :             21.692ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.828ns = ( 106.828 - 100.000 ) 
    Source Clock Delay      (SCD):    7.256ns = ( 82.256 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458    82.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379    82.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041    84.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345   106.829    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.140   106.968    
                         clock uncertainty           -0.269   106.699    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331   106.368    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        106.368    
                         arrival time                         -84.676    
  -------------------------------------------------------------------
                         slack                                 21.692    

Slack (MET) :             21.692ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.420ns  (logic 0.379ns (15.658%)  route 2.041ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.828ns = ( 106.828 - 100.000 ) 
    Source Clock Delay      (SCD):    7.256ns = ( 82.256 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.766    80.026    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    80.131 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.586    80.717    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.798 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.458    82.256    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.379    82.635 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.041    84.676    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X4Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.703   104.804    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.084   104.888 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.519   105.407    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.484 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.345   106.829    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X4Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[11]/C
                         clock pessimism              0.140   106.968    
                         clock uncertainty           -0.269   106.699    
    SLICE_X4Y53          FDCE (Recov_fdce_C_CLR)     -0.331   106.368    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[11]
  -------------------------------------------------------------------
                         required time                        106.368    
                         arrival time                         -84.676    
  -------------------------------------------------------------------
                         slack                                 21.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.597%)  route 0.660ns (82.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.141     2.759 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.660     3.419    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X0Y54          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.571    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]/C
                         clock pessimism             -0.450     3.121    
                         clock uncertainty            0.269     3.390    
    SLICE_X0Y54          FDCE (Remov_fdce_C_CLR)     -0.092     3.298    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.597%)  route 0.660ns (82.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.141     2.759 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.660     3.419    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X0Y54          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.571    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
                         clock pessimism             -0.450     3.121    
                         clock uncertainty            0.269     3.390    
    SLICE_X0Y54          FDCE (Remov_fdce_C_CLR)     -0.092     3.298    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.597%)  route 0.660ns (82.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.141     2.759 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.660     3.419    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X0Y54          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.571    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y54          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/C
                         clock pessimism             -0.450     3.121    
                         clock uncertainty            0.269     3.390    
    SLICE_X0Y54          FDCE (Remov_fdce_C_CLR)     -0.092     3.298    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (16.989%)  route 0.625ns (83.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.570ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.603     2.619    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDPE (Prop_fdpe_C_Q)         0.128     2.747 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.625     3.372    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y57          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.874     3.570    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.447     3.123    
                         clock uncertainty            0.269     3.392    
    SLICE_X3Y57          FDPE (Remov_fdpe_C_PRE)     -0.149     3.243    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (16.989%)  route 0.625ns (83.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.570ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.603     2.619    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDPE (Prop_fdpe_C_Q)         0.128     2.747 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.625     3.372    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y57          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.874     3.570    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.447     3.123    
                         clock uncertainty            0.269     3.392    
    SLICE_X3Y57          FDPE (Remov_fdpe_C_PRE)     -0.149     3.243    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (16.989%)  route 0.625ns (83.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.570ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.603     2.619    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDPE (Prop_fdpe_C_Q)         0.128     2.747 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.625     3.372    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y57          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.874     3.570    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.447     3.123    
                         clock uncertainty            0.269     3.392    
    SLICE_X3Y57          FDPE (Remov_fdpe_C_PRE)     -0.149     3.243    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (16.989%)  route 0.625ns (83.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.570ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.603     2.619    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y50          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDPE (Prop_fdpe_C_Q)         0.128     2.747 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.625     3.372    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y57          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.874     3.570    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y57          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.447     3.123    
                         clock uncertainty            0.269     3.392    
    SLICE_X3Y57          FDPE (Remov_fdpe_C_PRE)     -0.149     3.243    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.098%)  route 0.735ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.141     2.759 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.735     3.494    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X1Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.571    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.447     3.124    
                         clock uncertainty            0.269     3.393    
    SLICE_X1Y53          FDCE (Remov_fdce_C_CLR)     -0.092     3.301    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.098%)  route 0.735ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.141     2.759 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.735     3.494    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X1Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.571    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism             -0.447     3.124    
                         clock uncertainty            0.269     3.393    
    SLICE_X1Y53          FDCE (Remov_fdce_C_CLR)     -0.092     3.301    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.141ns (16.098%)  route 0.735ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.720     1.692    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.253     1.990    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.016 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.602     2.618    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y54          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.141     2.759 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.735     3.494    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X1Y53          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.106     2.324    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.056     2.380 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.287     2.667    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.696 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.875     3.571    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y53          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.447     3.124    
                         clock uncertainty            0.269     3.393    
    SLICE_X1Y53          FDCE (Remov_fdce_C_CLR)     -0.092     3.301    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       91.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.797ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[521]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 0.589ns (7.618%)  route 7.142ns (92.382%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 104.370 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         1.455    10.405    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X29Y87         LUT4 (Prop_lut4_I0_O)        0.105    10.510 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[521]_LDC_i_1/O
                         net (fo=2, routed)           1.847    12.357    Prepare_Register_Inst/Out_Mask_Code_reg[42]
    SLICE_X29Y88         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[521]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.270   104.370    Prepare_Register_Inst/clk_out2
    SLICE_X29Y88         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[521]_P/C
                         clock pessimism              0.225   104.596    
                         clock uncertainty           -0.149   104.446    
    SLICE_X29Y88         FDPE (Recov_fdpe_C_PRE)     -0.292   104.154    Prepare_Register_Inst/Para616_Shiftreg_reg[521]_P
  -------------------------------------------------------------------
                         required time                        104.154    
                         arrival time                         -12.357    
  -------------------------------------------------------------------
                         slack                                 91.797    

Slack (MET) :             91.984ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[496]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 0.589ns (7.799%)  route 6.963ns (92.201%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 104.378 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         1.847    10.797    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X13Y92         LUT4 (Prop_lut4_I0_O)        0.105    10.902 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[496]_LDC_i_1/O
                         net (fo=2, routed)           1.276    12.178    Prepare_Register_Inst/Out_Mask_Code_reg[17]
    SLICE_X13Y93         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[496]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.278   104.378    Prepare_Register_Inst/clk_out2
    SLICE_X13Y93         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[496]_P/C
                         clock pessimism              0.225   104.604    
                         clock uncertainty           -0.149   104.454    
    SLICE_X13Y93         FDPE (Recov_fdpe_C_PRE)     -0.292   104.162    Prepare_Register_Inst/Para616_Shiftreg_reg[496]_P
  -------------------------------------------------------------------
                         required time                        104.162    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                 91.984    

Slack (MET) :             92.132ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[486]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 0.589ns (7.956%)  route 6.814ns (92.044%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 104.377 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         1.150    10.099    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X9Y85          LUT4 (Prop_lut4_I0_O)        0.105    10.204 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[486]_LDC_i_1/O
                         net (fo=2, routed)           1.825    12.029    Prepare_Register_Inst/Out_Mask_Code_reg[7]
    SLICE_X9Y90          FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[486]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.277   104.377    Prepare_Register_Inst/clk_out2
    SLICE_X9Y90          FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[486]_P/C
                         clock pessimism              0.225   104.603    
                         clock uncertainty           -0.149   104.453    
    SLICE_X9Y90          FDPE (Recov_fdpe_C_PRE)     -0.292   104.161    Prepare_Register_Inst/Para616_Shiftreg_reg[486]_P
  -------------------------------------------------------------------
                         required time                        104.161    
                         arrival time                         -12.029    
  -------------------------------------------------------------------
                         slack                                 92.132    

Slack (MET) :             92.156ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[537]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 0.603ns (8.411%)  route 6.566ns (91.589%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 104.367 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.079    11.029    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X36Y86         LUT4 (Prop_lut4_I0_O)        0.119    11.148 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[537]_LDC_i_2/O
                         net (fo=2, routed)           0.647    11.795    Prepare_Register_Inst/Out_Mask_Code_reg[58]_0
    SLICE_X37Y86         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[537]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.267   104.367    Prepare_Register_Inst/clk_out2
    SLICE_X37Y86         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[537]_C/C
                         clock pessimism              0.225   104.593    
                         clock uncertainty           -0.149   104.443    
    SLICE_X37Y86         FDCE (Recov_fdce_C_CLR)     -0.493   103.950    Prepare_Register_Inst/Para616_Shiftreg_reg[537]_C
  -------------------------------------------------------------------
                         required time                        103.950    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                 92.156    

Slack (MET) :             92.261ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[528]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.602ns (8.437%)  route 6.534ns (91.563%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 104.367 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         1.837    10.786    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X32Y85         LUT4 (Prop_lut4_I0_O)        0.118    10.904 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[528]_LDC_i_2/O
                         net (fo=2, routed)           0.857    11.761    Prepare_Register_Inst/Out_Mask_Code_reg[49]_0
    SLICE_X34Y86         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[528]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.267   104.367    Prepare_Register_Inst/clk_out2
    SLICE_X34Y86         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[528]_C/C
                         clock pessimism              0.225   104.593    
                         clock uncertainty           -0.149   104.443    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.421   104.022    Prepare_Register_Inst/Para616_Shiftreg_reg[528]_C
  -------------------------------------------------------------------
                         required time                        104.022    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                 92.261    

Slack (MET) :             92.292ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[537]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 0.589ns (8.142%)  route 6.645ns (91.858%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 104.367 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.079    11.029    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X36Y86         LUT4 (Prop_lut4_I0_O)        0.105    11.134 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[537]_LDC_i_1/O
                         net (fo=2, routed)           0.726    11.859    Prepare_Register_Inst/Out_Mask_Code_reg[58]
    SLICE_X36Y86         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[537]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.267   104.367    Prepare_Register_Inst/clk_out2
    SLICE_X36Y86         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[537]_P/C
                         clock pessimism              0.225   104.593    
                         clock uncertainty           -0.149   104.443    
    SLICE_X36Y86         FDPE (Recov_fdpe_C_PRE)     -0.292   104.151    Prepare_Register_Inst/Para616_Shiftreg_reg[537]_P
  -------------------------------------------------------------------
                         required time                        104.151    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                 92.292    

Slack (MET) :             92.359ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[536]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.603ns (8.666%)  route 6.355ns (91.334%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 104.359 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         1.961    10.911    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X37Y85         LUT4 (Prop_lut4_I0_O)        0.119    11.030 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[536]_LDC_i_2/O
                         net (fo=2, routed)           0.554    11.583    Prepare_Register_Inst/Out_Mask_Code_reg[57]_0
    SLICE_X47Y85         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[536]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.259   104.359    Prepare_Register_Inst/clk_out2
    SLICE_X47Y85         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[536]_C/C
                         clock pessimism              0.225   104.585    
                         clock uncertainty           -0.149   104.435    
    SLICE_X47Y85         FDCE (Recov_fdce_C_CLR)     -0.493   103.942    Prepare_Register_Inst/Para616_Shiftreg_reg[536]_C
  -------------------------------------------------------------------
                         required time                        103.942    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                 92.359    

Slack (MET) :             92.395ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[536]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 0.589ns (8.265%)  route 6.538ns (91.735%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 104.363 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         1.961    10.911    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X37Y85         LUT4 (Prop_lut4_I0_O)        0.105    11.016 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[536]_LDC_i_1/O
                         net (fo=2, routed)           0.737    11.752    Prepare_Register_Inst/Out_Mask_Code_reg[57]
    SLICE_X41Y84         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[536]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.263   104.363    Prepare_Register_Inst/clk_out2
    SLICE_X41Y84         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[536]_P/C
                         clock pessimism              0.225   104.589    
                         clock uncertainty           -0.149   104.439    
    SLICE_X41Y84         FDPE (Recov_fdpe_C_PRE)     -0.292   104.147    Prepare_Register_Inst/Para616_Shiftreg_reg[536]_P
  -------------------------------------------------------------------
                         required time                        104.147    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                 92.395    

Slack (MET) :             92.408ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[498]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.589ns (8.265%)  route 6.537ns (91.735%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 104.375 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         1.799    10.748    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.105    10.853 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[498]_LDC_i_1/O
                         net (fo=2, routed)           0.899    11.752    Prepare_Register_Inst/Out_Mask_Code_reg[19]
    SLICE_X12Y88         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[498]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.275   104.375    Prepare_Register_Inst/clk_out2
    SLICE_X12Y88         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[498]_P/C
                         clock pessimism              0.225   104.601    
                         clock uncertainty           -0.149   104.451    
    SLICE_X12Y88         FDPE (Recov_fdpe_C_PRE)     -0.292   104.159    Prepare_Register_Inst/Para616_Shiftreg_reg[498]_P
  -------------------------------------------------------------------
                         required time                        104.159    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                 92.408    

Slack (MET) :             92.459ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[528]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.066ns  (logic 0.589ns (8.336%)  route 6.477ns (91.664%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 104.366 - 100.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=947, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.366     4.626    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/clk_out2
    SLICE_X35Y71         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.379     5.005 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q
                         net (fo=97, routed)          3.840     8.844    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[2]
    SLICE_X15Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.949 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         1.837    10.786    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X32Y85         LUT4 (Prop_lut4_I0_O)        0.105    10.891 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[528]_LDC_i_1/O
                         net (fo=2, routed)           0.800    11.691    Prepare_Register_Inst/Out_Mask_Code_reg[49]
    SLICE_X36Y85         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[528]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=947, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.266   104.366    Prepare_Register_Inst/clk_out2
    SLICE_X36Y85         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[528]_P/C
                         clock pessimism              0.225   104.592    
                         clock uncertainty           -0.149   104.442    
    SLICE_X36Y85         FDPE (Recov_fdpe_C_PRE)     -0.292   104.150    Prepare_Register_Inst/Para616_Shiftreg_reg[528]_P
  -------------------------------------------------------------------
                         required time                        104.150    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                 92.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.430%)  route 0.181ns (58.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.553     1.525    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y72         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDPE (Prop_fdpe_C_Q)         0.128     1.653 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.181     1.834    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X52Y73         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.817     2.035    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y73         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.251     1.784    
    SLICE_X52Y73         FDPE (Remov_fdpe_C_PRE)     -0.149     1.635    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.128%)  route 0.191ns (59.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.553     1.525    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y72         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDPE (Prop_fdpe_C_Q)         0.128     1.653 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.191     1.844    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X53Y72         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.819     2.037    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y72         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.251     1.786    
    SLICE_X53Y72         FDPE (Remov_fdpe_C_PRE)     -0.148     1.638    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.762%)  route 0.317ns (71.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.553     1.525    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y72         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDPE (Prop_fdpe_C_Q)         0.128     1.653 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.317     1.970    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X60Y73         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.820     2.038    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y73         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.251     1.787    
    SLICE_X60Y73         FDPE (Remov_fdpe_C_PRE)     -0.124     1.663    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.762%)  route 0.317ns (71.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.553     1.525    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y72         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDPE (Prop_fdpe_C_Q)         0.128     1.653 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.317     1.970    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X60Y73         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.820     2.038    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y73         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.251     1.787    
    SLICE_X60Y73         FDPE (Remov_fdpe_C_PRE)     -0.124     1.663    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.762%)  route 0.317ns (71.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.553     1.525    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y72         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDPE (Prop_fdpe_C_Q)         0.128     1.653 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.317     1.970    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X60Y73         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.820     2.038    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y73         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.251     1.787    
    SLICE_X60Y73         FDPE (Remov_fdpe_C_PRE)     -0.124     1.663    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.366%)  route 0.127ns (43.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.554     1.526    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y72         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.690 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.127     1.817    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X58Y73         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.820     2.038    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X58Y73         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.501     1.537    
    SLICE_X58Y73         FDPE (Remov_fdpe_C_PRE)     -0.071     1.466    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.366%)  route 0.127ns (43.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.554     1.526    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y72         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.690 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.127     1.817    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X58Y73         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.820     2.038    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X58Y73         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.501     1.537    
    SLICE_X58Y73         FDPE (Remov_fdpe_C_PRE)     -0.071     1.466    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.114%)  route 0.173ns (53.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.552     1.524    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y73         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDPE (Prop_fdpe_C_Q)         0.148     1.672 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.173     1.845    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X59Y73         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.820     2.038    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X59Y73         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.501     1.537    
    SLICE_X59Y73         FDPE (Remov_fdpe_C_PRE)     -0.148     1.389    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.114%)  route 0.173ns (53.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.552     1.524    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y73         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDPE (Prop_fdpe_C_Q)         0.148     1.672 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.173     1.845    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X59Y73         FDPE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.820     2.038    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X59Y73         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.501     1.537    
    SLICE_X59Y73         FDPE (Remov_fdpe_C_PRE)     -0.148     1.389    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.486%)  route 0.241ns (59.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=947, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.554     1.526    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y72         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.690 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.241     1.931    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X64Y72         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=947, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.825     2.043    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X64Y72         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X64Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.471    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.460    





