library IEEE;
use IEEE.std_logic_1164.all;

entity NAND_Gate is
Port (a,b: in std_logic;
		y: out std_logic
        );
end entity;

architecture NAND_Gate_Structure of NAND_Gate is
begin
  y <= not (a and b) after 1 ns;
end architecture;

library IEEE;
use IEEE.std_logic_1164.all;

entity Full_Adder is
Port ( a, b, cin: in std_logic;
		sum, cout : out std_logic
	  );
end Full_Adder;
 
architecture Full_Adder_Structure of Full_Adder is

component NAND_Gate Port (a,b: in std_logic; y: out std_logic); end component;
signal S1, S2, S3, S4, S5, S6, S7: std_logic;
 
begin
	NG_1 : NAND_Gate Port map(a,b,S1);
	NG_2 : NAND_Gate Port map(a,S1,S2);
	NG_3 : NAND_Gate Port map(b,S1,S3);
	NG_4 : NAND_Gate Port map(S2,S3,S4);
	NG_5 : NAND_Gate Port map(S4,cin,S5);
	NG_6 : NAND_Gate Port map(S4,S5,S6);
	NG_7 : NAND_Gate Port map(S5,cin,S7);
	NG_8 : NAND_Gate Port map(S6,S7,sum);
	NG_9 : NAND_Gate Port map(S1,S5,cout);
end architecture;

