{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718182944258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718182944258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 12:02:24 2024 " "Processing started: Wed Jun 12 12:02:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718182944258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718182944258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single-Cycle-Risc-V-Processor -c Single-Cycle-Risc-V-Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single-Cycle-Risc-V-Processor -c Single-Cycle-Risc-V-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718182944258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1718182944617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_8to1 " "Found entity 1: Mux_8to1" {  } { { "Mux_8to1.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Mux_8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file register_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_simple " "Found entity 1: Register_simple" {  } { { "Register_simple.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_rsten_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file register_rsten_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_rsten_neg " "Found entity 1: Register_rsten_neg" {  } { { "Register_rsten_neg.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_rsten_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_rsten.v 1 1 " "Found 1 design units, including 1 entities, in source file register_rsten.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_rsten " "Found entity 1: Register_rsten" {  } { { "Register_rsten.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_rsten.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file register_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_reset " "Found entity 1: Register_reset" {  } { { "Register_reset.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_en.v 1 1 " "Found 1 design units, including 1 entities, in source file register_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_en " "Found entity 1: Register_en" {  } { { "Register_en.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_32to1 " "Found entity 1: Mux_32to1" {  } { { "Mux_32to1.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Mux_32to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16to1 " "Found entity 1: Mux_16to1" {  } { { "Mux_16to1.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Mux_16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "Mux_4to1.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "Mux_2to1.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inst_Memory " "Found entity 1: Inst_Memory" {  } { { "Instruction_memory.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexto7seg " "Found entity 1: hexto7seg" {  } { { "hexto7seg.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/hexto7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4to16 " "Found entity 1: Decoder_4to16" {  } { { "Decoder_4to16.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "Decoder_2to4.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMPUTER_MODULE " "Found entity 1: COMPUTER_MODULE" {  } { { "COMPUTER_MODULE.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/COMPUTER_MODULE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5to32.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_5to32 " "Found entity 1: Decoder_5to32" {  } { { "Decoder_5to32.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Decoder_5to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182944702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182944702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC " "Elaborating entity \"DE1_SOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718182944738 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SOC.v(20) " "Output port \"LEDR\" at DE1_SOC.v(20) has no driver" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718182944739 "|DE1_SOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexto7seg hexto7seg:hex_0 " "Elaborating entity \"hexto7seg\" for hierarchy \"hexto7seg:hex_0\"" {  } { { "DE1_SOC.v" "hex_0" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPUTER_MODULE COMPUTER_MODULE:my_computer " "Elaborating entity \"COMPUTER_MODULE\" for hierarchy \"COMPUTER_MODULE:my_computer\"" {  } { { "DE1_SOC.v" "my_computer" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath COMPUTER_MODULE:my_computer\|datapath:my_datapath " "Elaborating entity \"datapath\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\"" {  } { { "COMPUTER_MODULE.v" "my_datapath" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/COMPUTER_MODULE.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Mux_4to1:pc_mux " "Elaborating entity \"Mux_4to1\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Mux_4to1:pc_mux\"" {  } { { "datapath.v" "pc_mux" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_reset COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Register_reset:reg_PC " "Elaborating entity \"Register_reset\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Register_reset:reg_PC\"" {  } { { "datapath.v" "reg_PC" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inst_Memory COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Inst_Memory:inst_mem " "Elaborating entity \"Inst_Memory\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Inst_Memory:inst_mem\"" {  } { { "datapath.v" "inst_mem" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944752 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "120 0 127 Instruction_memory.v(9) " "Verilog HDL warning at Instruction_memory.v(9): number of words (120) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "Instruction_memory.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Instruction_memory.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1718182944754 "|DE1_SOC|COMPUTER_MODULE:my_computer|datapath:my_datapath|Inst_Memory:inst_mem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem Instruction_memory.v(8) " "Verilog HDL warning at Instruction_memory.v(8): initial value for variable mem should be constant" {  } { { "Instruction_memory.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Instruction_memory.v" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1718182944754 "|DE1_SOC|COMPUTER_MODULE:my_computer|datapath:my_datapath|Inst_Memory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 Instruction_memory.v(6) " "Net \"mem\" at Instruction_memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Instruction_memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1718182944757 "|DE1_SOC|COMPUTER_MODULE:my_computer|datapath:my_datapath|Inst_Memory:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Adder:pc_adder_4 " "Elaborating entity \"Adder\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Adder:pc_adder_4\"" {  } { { "datapath.v" "pc_adder_4" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Register_file:reg_file " "Elaborating entity \"Register_file\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Register_file:reg_file\"" {  } { { "datapath.v" "reg_file" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_rsten_neg COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Register_file:reg_file\|Register_rsten_neg:registers\[0\].Reg " "Elaborating entity \"Register_rsten_neg\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Register_file:reg_file\|Register_rsten_neg:registers\[0\].Reg\"" {  } { { "Register_file.v" "registers\[0\].Reg" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_file.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_5to32 COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Register_file:reg_file\|Decoder_5to32:dec " "Elaborating entity \"Decoder_5to32\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Register_file:reg_file\|Decoder_5to32:dec\"" {  } { { "Register_file.v" "dec" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_file.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32to1 COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Register_file:reg_file\|Mux_32to1:mux_0 " "Elaborating entity \"Mux_32to1\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Register_file:reg_file\|Mux_32to1:mux_0\"" {  } { { "Register_file.v" "mux_0" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/Register_file.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Extender:extender " "Elaborating entity \"Extender\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Extender:extender\"" {  } { { "datapath.v" "extender" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Mux_2to1:mux_shamt " "Elaborating entity \"Mux_2to1\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Mux_2to1:mux_shamt\"" {  } { { "datapath.v" "mux_shamt" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter COMPUTER_MODULE:my_computer\|datapath:my_datapath\|shifter:srcAShifter " "Elaborating entity \"shifter\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|shifter:srcAShifter\"" {  } { { "datapath.v" "srcAShifter" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 shifter.v(20) " "Verilog HDL assignment warning at shifter.v(20): truncated value with size 64 to match size of target (32)" {  } { { "shifter.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/shifter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718182944812 "|COMPUTER_MODULE|datapath:my_datapath|shifter:srcAShifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Mux_2to1:mux_srcB " "Elaborating entity \"Mux_2to1\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Mux_2to1:mux_srcB\"" {  } { { "datapath.v" "mux_srcB" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU COMPUTER_MODULE:my_computer\|datapath:my_datapath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|ALU:alu\"" {  } { { "datapath.v" "alu" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Memory:data_mem " "Elaborating entity \"Memory\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Memory:data_mem\"" {  } { { "datapath.v" "data_mem" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_8to1 COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Mux_8to1:rslt_mux " "Elaborating entity \"Mux_8to1\" for hierarchy \"COMPUTER_MODULE:my_computer\|datapath:my_datapath\|Mux_8to1:rslt_mux\"" {  } { { "datapath.v" "rslt_mux" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/datapath.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller COMPUTER_MODULE:my_computer\|controller:my_controller " "Elaborating entity \"controller\" for hierarchy \"COMPUTER_MODULE:my_computer\|controller:my_controller\"" {  } { { "COMPUTER_MODULE.v" "my_controller" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/COMPUTER_MODULE.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182944839 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182945833 "|DE1_SOC|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718182945833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1718182945935 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1176 " "1176 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1718182946100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718182946248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182946248 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182946308 "|DE1_SOC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182946308 "|DE1_SOC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182946308 "|DE1_SOC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182946308 "|DE1_SOC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182946308 "|DE1_SOC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182946308 "|DE1_SOC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182946308 "|DE1_SOC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182946308 "|DE1_SOC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182946308 "|DE1_SOC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182946308 "|DE1_SOC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182946308 "|DE1_SOC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOC.v" "" { Text "D:/Ders/EE446/EE446_RISCV_Group28/SingleCycleRiscVProcessor/hdl/DE1_SOC.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182946308 "|DE1_SOC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1718182946308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718182946309 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718182946309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718182946309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718182946309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718182946347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 12:02:26 2024 " "Processing ended: Wed Jun 12 12:02:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718182946347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718182946347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718182946347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718182946347 ""}
