
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.964572                       # Number of seconds simulated
sim_ticks                                3964571927500                       # Number of ticks simulated
final_tick                               3964571927500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2001671                       # Simulator instruction rate (inst/s)
host_op_rate                                  2115868                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              752927004                       # Simulator tick rate (ticks/s)
host_mem_usage                                 880740                       # Number of bytes of host memory used
host_seconds                                  5265.55                       # Real time elapsed on the host
sim_insts                                 10539889266                       # Number of instructions simulated
sim_ops                                   11141202213                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu4.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu5.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu6.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu7.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           356                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu4.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu5.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu6.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu7.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          356                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu4.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu5.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu6.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu7.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             89                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            5                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu4.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu5.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu6.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu7.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total               90                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            5                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu4.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu5.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu6.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu7.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total           90                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            5                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu4.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu5.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu6.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu7.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total              90                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.ide       314880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker        97024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker        81408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst        5984356                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       58011888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker        61696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker        60864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        2022368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       20732667                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker        72064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker        70528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst      162598900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       71893591                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker        73152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker        76928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      321846584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data      124085315                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker        60672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker        59328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst      482986772                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data      179007351                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker        35264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker        21632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst      640882336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data      221128571                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker        42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker        47232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst      802547840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data      279487451                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker        58880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker        59264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst      961966216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data      336538780                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4673014618                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      5984356                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      2022368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    162598900                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst    321846584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst    482986772                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst    640882336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst    802547840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst    961966216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    3380835372                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    129540864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide     16358912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data        18064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu4.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu5.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu6.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu7.data           40                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       145918204                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.ide         4920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker         1516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         1272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst          101959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          907063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker          964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker          951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           31757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          323979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker         1126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker         1102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst        40046395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data        13625245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker         1143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker         1202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst        80046401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data        26944661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker          948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker          927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst       120065453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data        40303230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker          551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker          338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst       160037059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data        53462870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker          669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker          738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst       200068850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data        66876650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker          920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker          926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst       240065524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data        80269991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1123197300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2024076                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide       255608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data           4522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu4.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu5.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu6.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu7.data             10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2284300                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.ide          79423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker        24473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        20534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           1509458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          14632573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        15562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        15352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            510110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5229484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        18177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        17790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          41012978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          18134011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker        18451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        19404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          81180665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          31298540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker        15304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker        14965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst         121825705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          45151748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker         8895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker         5456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst         161652342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          55776153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker        10800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker        11914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst         202429885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          70496249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker        14852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker        14948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst         242640626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          84886537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1178693363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1509458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       510110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     41012978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     81180665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst    121825705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst    161652342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst    202429885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst    242640626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        852761769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        32674616                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       4126274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data             4556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data               14                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data               14                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data               14                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu4.data               14                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu5.data               14                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu6.data               14                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu7.data               10                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36805538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        32674616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       4205698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        24473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        20534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1509458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         14637129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        15562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        15352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           510110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5229498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        18177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        17790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         41012978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         18134025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker        18451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        19404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         81180665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         31298554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker        15304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker        14965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst        121825705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         45151761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker         8895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker         5456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst        161652342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         55776167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker        10800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker        11914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst        202429885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         70496263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker        14852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker        14948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst        242640626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         84886547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1215498901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   3832186130000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    132385760000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        258946546560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        258946546560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         85763059560                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         85763059560                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2303512371750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2303512371750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2648221977870                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2648221977870                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971741                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971741                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq         1159223594                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp        1159223612                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             58035                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            58035                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          8299615                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFReq               18                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFResp              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          573289                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        310974                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         884263                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4871928                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4871928                       # Transaction distribution
system.tol2bus.trans_dist::LoadLockedReq           18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondReq            18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondResp           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     12581648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     11778987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       389752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1061436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6059496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5483303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       206172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       653416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     85433674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     31606840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       243880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       707266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side    164030998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     57665643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       188032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       539424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side    246439108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     86122004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side       225418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       712290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side    322159892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side    109264484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side       108560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       396366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side    404783678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side    137677056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side       249018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       695748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side    485022084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side    165099596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side       207686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       582408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            2338375363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    402071416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    441153139                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       779504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      2122872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    193893072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197048056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       412344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1306832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    333506468                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    231511259                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       487760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1414532                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    447868136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    260754201                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       376064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1078848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side    684848516                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    382353072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side       450836                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side      1424580                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side    707626384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    305243194                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side       217120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       792732                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side    951218416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side    423681689                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side       498036                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side      1391496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side   1118478648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    507316518                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side       415372                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side      1164816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7602905928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          267874                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         53285886                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.004961                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070263                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              53021511     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::48                264375      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           53285886                       # Request fanout histogram
system.membus.trans_dist::ReadReq          1121609627                       # Transaction distribution
system.membus.trans_dist::ReadResp         1121609645                       # Transaction distribution
system.membus.trans_dist::WriteReq              58035                       # Transaction distribution
system.membus.trans_dist::WriteResp             58035                       # Transaction distribution
system.membus.trans_dist::Writeback           2024076                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                18                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               18                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       255608                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       255608                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           600575                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         306437                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          317042                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1916065                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1655860                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            18                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             18                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            18                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       528750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       528750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       167094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.nvmem.port          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        68354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2249902327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total   2250137953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2250666703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16920000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16920000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       198170                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.nvmem.port          356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio       136708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4802259030                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   4802594264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4819514264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           6454499                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 6454499    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6454499                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      6                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      370688                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           318                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  3739                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   16358912                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         4579                       # Number of DMA write transactions.
system.l2.tags.replacements                   2994738                       # number of replacements
system.l2.tags.tagsinuse                 32083.821702                       # Cycle average of tags in use
system.l2.tags.total_refs                    29849564                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2994738                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.967337                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3163942500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17091.626765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     5.072853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     1.795771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      4276.510140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      3959.537102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.744387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.483110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       539.505540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      2987.190145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.401479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.752998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       242.311545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       399.028263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.898311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.495341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        81.404092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       188.040463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     2.037002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.467951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst       152.278394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       314.419970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     3.330850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     0.254441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       377.896623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       218.365900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     1.646350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     1.669538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       481.432237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       284.973552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     0.535915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.459024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst       198.201550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       269.054100                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.521595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.130509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.120835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.016464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.091162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.007395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.012177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.002484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.005739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.004647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.009595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.011532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.006664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.014692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.008697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.006049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.008211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979121                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            89                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31519                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11857                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13962                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002716                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.961884                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 409532468                       # Number of tag accesses
system.l2.tags.data_accesses                409532468                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker        389586                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker        126729                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst             6188860                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data             2428796                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker        264250                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker         71310                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst             2997979                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data             1184122                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker        284291                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker         88903                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst             2670430                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data             1184917                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker        201603                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker         54523                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst             1969086                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              978156                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker        262510                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker         68428                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst             3154089                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data             1482892                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker        164618                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker         35260                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst             1042875                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data              660142                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker        286998                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker         92560                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst             2322977                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data             1070221                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker        216691                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker         64544                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst             2445506                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data             1180282                       # number of ReadReq hits
system.l2.ReadReq_hits::total                35634134                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          8299615                       # number of Writeback hits
system.l2.Writeback_hits::total               8299615                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data             5322                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data             7965                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data             4754                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             7524                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data             4243                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data             3646                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data             4761                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data             5255                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                43470                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data           1080                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            597                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            656                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            598                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            496                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data            229                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data            375                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data            506                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               4537                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            821990                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data            308906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data            284763                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data            246360                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data            413309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data            154557                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data            285674                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data            369548                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2885107                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker         389586                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker         126729                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst              6188860                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data              3250786                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker         264250                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker          71310                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst              2997979                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data              1493028                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker         284291                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker          88903                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst              2670430                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data              1469680                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker         201603                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker          54523                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst              1969086                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data              1224516                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker         262510                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker          68428                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst              3154089                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data              1896201                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker         164618                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker          35260                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst              1042875                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data               814699                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker         286998                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker          92560                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst              2322977                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data              1355895                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker         216691                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker          64544                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst              2445506                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data              1549830                       # number of demand (read+write) hits
system.l2.demand_hits::total                 38519241                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        389586                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker        126729                       # number of overall hits
system.l2.overall_hits::cpu0.inst             6188860                       # number of overall hits
system.l2.overall_hits::cpu0.data             3250786                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker        264250                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker         71310                       # number of overall hits
system.l2.overall_hits::cpu1.inst             2997979                       # number of overall hits
system.l2.overall_hits::cpu1.data             1493028                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker        284291                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker         88903                       # number of overall hits
system.l2.overall_hits::cpu2.inst             2670430                       # number of overall hits
system.l2.overall_hits::cpu2.data             1469680                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker        201603                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker         54523                       # number of overall hits
system.l2.overall_hits::cpu3.inst             1969086                       # number of overall hits
system.l2.overall_hits::cpu3.data             1224516                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker        262510                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker         68428                       # number of overall hits
system.l2.overall_hits::cpu4.inst             3154089                       # number of overall hits
system.l2.overall_hits::cpu4.data             1896201                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker        164618                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker         35260                       # number of overall hits
system.l2.overall_hits::cpu5.inst             1042875                       # number of overall hits
system.l2.overall_hits::cpu5.data              814699                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker        286998                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker         92560                       # number of overall hits
system.l2.overall_hits::cpu6.inst             2322977                       # number of overall hits
system.l2.overall_hits::cpu6.data             1355895                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker        216691                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker         64544                       # number of overall hits
system.l2.overall_hits::cpu7.inst             2445506                       # number of overall hits
system.l2.overall_hits::cpu7.data             1549830                       # number of overall hits
system.l2.overall_hits::total                38519241                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker         1516                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker         1272                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst             92942                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data            400320                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker          964                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker          951                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst             31589                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             98279                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker         1126                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker         1102                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst             40222                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data            104385                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker         1143                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker         1202                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst             27683                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             92920                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker          948                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker          927                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst             45416                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data            115967                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker          551                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker          338                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst             12235                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data             35554                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker          669                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker          738                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst             37874                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             77292                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker          920                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker          926                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst             28402                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data             86598                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1342971                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data          48713                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          25709                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          27569                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          26031                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          33896                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data          14122                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          22666                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          27425                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             226131                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data         3853                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         3954                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         2708                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data         2415                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data         2374                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          807                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data         1742                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data         2302                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            20155                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          521135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data          234263                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data          193821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data          186097                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data          191504                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data           90339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data          129524                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data          179933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1726616                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker         1516                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker         1272                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst              92942                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             921455                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker          964                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker          951                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst              31589                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data             332542                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker         1126                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker         1102                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst              40222                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             298206                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker         1143                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker         1202                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst              27683                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data             279017                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker          948                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker          927                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst              45416                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data             307471                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker          551                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker          338                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst              12235                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data             125893                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker          669                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker          738                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst              37874                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data             206816                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker          920                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker          926                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst              28402                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data             266531                       # number of demand (read+write) misses
system.l2.demand_misses::total                3069587                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker         1516                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker         1272                       # number of overall misses
system.l2.overall_misses::cpu0.inst             92942                       # number of overall misses
system.l2.overall_misses::cpu0.data            921455                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker          964                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker          951                       # number of overall misses
system.l2.overall_misses::cpu1.inst             31589                       # number of overall misses
system.l2.overall_misses::cpu1.data            332542                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker         1126                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker         1102                       # number of overall misses
system.l2.overall_misses::cpu2.inst             40222                       # number of overall misses
system.l2.overall_misses::cpu2.data            298206                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker         1143                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker         1202                       # number of overall misses
system.l2.overall_misses::cpu3.inst             27683                       # number of overall misses
system.l2.overall_misses::cpu3.data            279017                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker          948                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker          927                       # number of overall misses
system.l2.overall_misses::cpu4.inst             45416                       # number of overall misses
system.l2.overall_misses::cpu4.data            307471                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker          551                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker          338                       # number of overall misses
system.l2.overall_misses::cpu5.inst             12235                       # number of overall misses
system.l2.overall_misses::cpu5.data            125893                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker          669                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker          738                       # number of overall misses
system.l2.overall_misses::cpu6.inst             37874                       # number of overall misses
system.l2.overall_misses::cpu6.data            206816                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker          920                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker          926                       # number of overall misses
system.l2.overall_misses::cpu7.inst             28402                       # number of overall misses
system.l2.overall_misses::cpu7.data            266531                       # number of overall misses
system.l2.overall_misses::total               3069587                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker       391102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker       128001                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst         6281802                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data         2829116                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker       265214                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker        72261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst         3029568                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data         1282401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker       285417                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker        90005                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst         2710652                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data         1289302                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker       202746                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker        55725                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst         1996769                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data         1071076                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker       263458                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker        69355                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst         3199505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data         1598859                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker       165169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker        35598                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst         1055110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data          695696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker       287667                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker        93298                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst         2360851                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data         1147513                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker       217611                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker        65470                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst         2473908                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data         1266880                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            36977105                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      8299615                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           8299615                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        54035                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        33674                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        32323                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        33555                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        38139                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data        17768                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        27427                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        32680                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           269601                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data         4933                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         4551                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         3364                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data         3013                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data         2870                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data         1036                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data         2117                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data         2808                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          24692                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data       1343125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        543169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data        478584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data        432457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data        604813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data        244896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data        415198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data        549481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4611723                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       391102                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker       128001                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst          6281802                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          4172241                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker       265214                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker        72261                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst          3029568                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data          1825570                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker       285417                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker        90005                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst          2710652                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data          1767886                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker       202746                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker        55725                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst          1996769                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data          1503533                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker       263458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker        69355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst          3199505                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data          2203672                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker       165169                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker        35598                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst          1055110                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data           940592                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker       287667                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker        93298                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst          2360851                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data          1562711                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker       217611                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker        65470                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst          2473908                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data          1816361                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             41588828                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       391102                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker       128001                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst         6281802                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         4172241                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker       265214                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker        72261                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst         3029568                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data         1825570                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker       285417                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker        90005                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst         2710652                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data         1767886                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker       202746                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker        55725                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst         1996769                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data         1503533                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker       263458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker        69355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst         3199505                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data         2203672                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker       165169                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker        35598                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst         1055110                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data          940592                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker       287667                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker        93298                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst         2360851                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data         1562711                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker       217611                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker        65470                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst         2473908                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data         1816361                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            41588828                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.003876                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.009937                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.014795                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.141500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.003635                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.013161                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.010427                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.076637                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.003945                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.012244                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.014838                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.080962                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.005638                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.021570                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.013864                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.086754                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.003598                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.013366                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.014195                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.072531                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.003336                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.009495                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.011596                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.051106                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.002326                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.007910                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.016043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.067356                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.004228                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.014144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.011481                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.068355                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.036319                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.901508                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.763467                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.852922                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.775771                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.888749                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.794800                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.826412                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.839198                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.838762                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.781066                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.868820                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.804994                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.801527                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.827178                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.778958                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.822863                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.819801                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.816256                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.388002                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.431289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.404988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.430325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.316633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.368887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.311957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.327460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.374397                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.003876                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.009937                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.014795                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.220854                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.003635                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.013161                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.010427                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.182158                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.003945                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.012244                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.014838                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.168679                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.005638                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.021570                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.013864                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.185574                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.003598                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.013366                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.014195                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.139527                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.003336                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.009495                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.011596                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.133844                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.002326                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.007910                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.016043                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.132344                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.004228                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.014144                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.011481                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.146739                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073808                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.003876                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.009937                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.014795                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.220854                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.003635                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.013161                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.010427                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.182158                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.003945                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.012244                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.014838                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.168679                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.005638                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.021570                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.013864                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.185574                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.003598                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.013366                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.014195                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.139527                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.003336                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.009495                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.011596                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.133844                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.002326                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.007910                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.016043                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.132344                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.004228                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.014144                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.011481                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.146739                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073808                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2024076                       # number of writebacks
system.l2.writebacks::total                   2024076                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                54501                       # Transaction distribution
system.iobus.trans_dist::ReadResp               54501                       # Transaction distribution
system.iobus.trans_dist::WriteReq              293421                       # Transaction distribution
system.iobus.trans_dist::WriteResp              37813                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       255608                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        59424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        63608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       167094                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       528750                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       528750                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  695844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        75106                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        36553                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       198170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side     16753400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     16753400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 16951570                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                   275031931                       # DTB read hits
system.cpu0.dtb.read_misses                    261283                       # DTB read misses
system.cpu0.dtb.write_hits                  174353150                       # DTB write hits
system.cpu0.dtb.write_misses                    35787                       # DTB write misses
system.cpu0.dtb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                  122537                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                 18339                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     5522                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses               275293214                       # DTB read accesses
system.cpu0.dtb.write_accesses              174388937                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        449385081                       # DTB hits
system.cpu0.dtb.misses                         297070                       # DTB misses
system.cpu0.dtb.accesses                    449682151                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                  1472611986                       # ITB inst hits
system.cpu0.itb.inst_misses                    101773                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   72442                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses              1472713759                       # ITB inst accesses
system.cpu0.itb.hits                       1472611986                       # DTB hits
system.cpu0.itb.misses                         101773                       # DTB misses
system.cpu0.itb.accesses                   1472713759                       # DTB accesses
system.cpu0.numCycles                      7929150078                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                 1445046944                       # Number of instructions committed
system.cpu0.committedOps                   1595124412                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses           1446071387                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              11010338                       # Number of float alu accesses
system.cpu0.num_func_calls                   96186699                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts    142672685                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                  1446071387                       # number of integer instructions
system.cpu0.num_fp_insts                     11010338                       # number of float instructions
system.cpu0.num_int_register_reads         2396932844                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1015351407                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            22610396                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           14781087                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          4787919698                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          658577994                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    454401659                       # number of memory refs
system.cpu0.num_load_insts                  276845895                       # Number of load instructions
system.cpu0.num_store_insts                 177555764                       # Number of store instructions
system.cpu0.num_idle_cycles              6306350031.929383                       # Number of idle cycles
system.cpu0.num_busy_cycles              1622800046.070617                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.204663                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.795337                       # Percentage of idle cycles
system.cpu0.Branches                        237775412                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 4824      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1132867765     70.75%     70.75% # Class of executed instruction
system.cpu0.op_class::IntMult                 7001364      0.44%     71.19% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     71.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd            1536703      0.10%     71.28% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     71.28% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp             638350      0.04%     71.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt              93169      0.01%     71.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                 18      0.00%     71.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc           2627817      0.16%     71.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult            856750      0.05%     71.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc        1194555      0.07%     71.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     71.62% # Class of executed instruction
system.cpu0.op_class::MemRead               276845895     17.29%     88.91% # Class of executed instruction
system.cpu0.op_class::MemWrite              177555764     11.09%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1601222974                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    6222                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements          6281281                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.769667                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1466365120                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          6281281                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           233.450011                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      12135494000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.769667                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999550                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999550                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       2951671614                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      2951671614                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst   1466413104                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1466413104                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst   1466413104                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1466413104                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst   1466413104                       # number of overall hits
system.cpu0.icache.overall_hits::total     1466413104                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      6281802                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      6281802                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      6281802                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       6281802                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      6281802                       # number of overall misses
system.cpu0.icache.overall_misses::total      6281802                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst   1472694906                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1472694906                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst   1472694906                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1472694906                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst   1472694906                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1472694906                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.004266                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004266                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.004266                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004266                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.004266                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004266                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          4216835                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          961.297544                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          442468877                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4216835                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           104.929142                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         40045500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   961.297544                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.938767                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.938767                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1017                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          573                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          268                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.993164                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        903518219                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       903518219                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data    269002669                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      269002669                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data    171100592                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     171100592                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data      1477080                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      1477080                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1744551                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1744551                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data      1698900                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1698900                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    440103261                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       440103261                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    441580341                       # number of overall hits
system.cpu0.dcache.overall_hits::total      441580341                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2364388                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2364388                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data      1483758                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1483758                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       615326                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       615326                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        24806                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        24806                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        56101                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        56101                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      3848146                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3848146                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      4463472                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4463472                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data    271367057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    271367057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data    172584350                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    172584350                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data      2092406                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      2092406                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1769357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1769357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1755001                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1755001                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    443951407                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    443951407                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    446043813                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    446043813                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.008713                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008713                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.008597                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008597                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.294076                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.294076                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.014020                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.014020                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.031966                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.031966                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.008668                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008668                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.010007                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010007                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      2507275                       # number of writebacks
system.cpu0.dcache.writebacks::total          2507275                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                   147410680                       # DTB read hits
system.cpu1.dtb.read_misses                    162253                       # DTB read misses
system.cpu1.dtb.write_hits                   87693933                       # DTB write hits
system.cpu1.dtb.write_misses                    21456                       # DTB write misses
system.cpu1.dtb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                   76200                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  9735                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                     3500                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses               147572933                       # DTB read accesses
system.cpu1.dtb.write_accesses               87715389                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                        235104613                       # DTB hits
system.cpu1.dtb.misses                         183709                       # DTB misses
system.cpu1.dtb.accesses                    235288322                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                  1282171523                       # ITB inst hits
system.cpu1.itb.inst_misses                     54789                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                   40768                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses              1282226312                       # ITB inst accesses
system.cpu1.itb.hits                       1282171523                       # DTB hits
system.cpu1.itb.misses                          54789                       # DTB misses
system.cpu1.itb.accesses                   1282226312                       # DTB accesses
system.cpu1.numCycles                      7925413699                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                 1274712635                       # Number of instructions committed
system.cpu1.committedOps                   1342130399                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses           1219042370                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses               3716792                       # Number of float alu accesses
system.cpu1.num_func_calls                   93771303                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts    132284905                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                  1219042370                       # number of integer instructions
system.cpu1.num_fp_insts                      3716792                       # number of float instructions
system.cpu1.num_int_register_reads         1788357529                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         844998391                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads             7757324                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            5132674                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads          4019175108                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          672437667                       # number of times the CC registers were written
system.cpu1.num_mem_refs                    237194335                       # number of memory refs
system.cpu1.num_load_insts                  148105720                       # Number of load instructions
system.cpu1.num_store_insts                  89088615                       # Number of store instructions
system.cpu1.num_idle_cycles              6576406215.830313                       # Number of idle cycles
system.cpu1.num_busy_cycles              1349007483.169688                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.170213                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.829787                       # Percentage of idle cycles
system.cpu1.Branches                        215508278                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 1332      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu               1096423583     81.67%     81.67% # Class of executed instruction
system.cpu1.op_class::IntMult                 6659856      0.50%     82.16% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     82.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd             463565      0.03%     82.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     82.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp             132718      0.01%     82.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 28      0.00%     82.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  3      0.00%     82.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc            826883      0.06%     82.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult            364024      0.03%     82.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc         470687      0.04%     82.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     82.33% # Class of executed instruction
system.cpu1.op_class::MemRead               148105720     11.03%     93.36% # Class of executed instruction
system.cpu1.op_class::MemWrite               89088615      6.64%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1342537014                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    6095                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements          3029055                       # number of replacements
system.cpu1.icache.tags.tagsinuse          500.654846                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1279165106                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          3029055                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           422.298409                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     211020494500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   500.654846                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.977841                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.977841                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2567465154                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2567465154                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst   1279188225                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1279188225                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst   1279188225                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1279188225                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst   1279188225                       # number of overall hits
system.cpu1.icache.overall_hits::total     1279188225                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst      3029568                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      3029568                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst      3029568                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       3029568                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst      3029568                       # number of overall misses
system.cpu1.icache.overall_misses::total      3029568                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst   1282217793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1282217793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst   1282217793                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1282217793                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst   1282217793                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1282217793                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002363                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002363                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002363                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002363                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002363                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002363                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements          1897657                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          920.819755                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          233078793                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1897657                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           122.824511                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     232120360500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   920.819755                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.899238                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899238                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          902                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          902                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        472622753                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       472622753                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data    144890141                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      144890141                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     86290207                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      86290207                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data       466851                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       466851                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       716327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       716327                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       667520                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       667520                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data    231180348                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       231180348                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data    231647199                       # number of overall hits
system.cpu1.dcache.overall_hits::total      231647199                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      1188975                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1188975                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       689566                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       689566                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data       284239                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       284239                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        15894                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        15894                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        59087                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        59087                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1878541                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1878541                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      2162780                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2162780                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data    146079116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    146079116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     86979773                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     86979773                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       751090                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       751090                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       732221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       732221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       726607                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       726607                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data    233058889                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    233058889                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data    233809979                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    233809979                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.008139                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008139                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.007928                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007928                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.378435                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.378435                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.021707                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.021707                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.081319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.081319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.008060                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008060                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.009250                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009250                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       993325                       # number of writebacks
system.cpu1.dcache.writebacks::total           993325                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                   147498249                       # DTB read hits
system.cpu2.dtb.read_misses                    176052                       # DTB read misses
system.cpu2.dtb.write_hits                   87686921                       # DTB write hits
system.cpu2.dtb.write_misses                    21010                       # DTB write misses
system.cpu2.dtb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                   74237                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  9021                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     3357                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses               147674301                       # DTB read accesses
system.cpu2.dtb.write_accesses               87707931                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                        235185170                       # DTB hits
system.cpu2.dtb.misses                         197062                       # DTB misses
system.cpu2.dtb.accesses                    235382232                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                  1274101969                       # ITB inst hits
system.cpu2.itb.inst_misses                     64222                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                   43406                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses              1274166191                       # ITB inst accesses
system.cpu2.itb.hits                       1274101969                       # DTB hits
system.cpu2.itb.misses                          64222                       # DTB misses
system.cpu2.itb.accesses                   1274166191                       # DTB accesses
system.cpu2.numCycles                      7923869851                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                 1304438133                       # Number of instructions committed
system.cpu2.committedOps                   1371506925                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses           1236098560                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses               3789159                       # Number of float alu accesses
system.cpu2.num_func_calls                   93308504                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts    144040696                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                  1236098560                       # number of integer instructions
system.cpu2.num_fp_insts                      3789159                       # number of float instructions
system.cpu2.num_int_register_reads         1827623006                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         851843645                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads             7889388                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes            5210504                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads          4106905011                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          707869725                       # number of times the CC registers were written
system.cpu2.num_mem_refs                    250332289                       # number of memory refs
system.cpu2.num_load_insts                  161415740                       # Number of load instructions
system.cpu2.num_store_insts                  88916549                       # Number of store instructions
system.cpu2.num_idle_cycles              6543548465.839347                       # Number of idle cycles
system.cpu2.num_busy_cycles              1380321385.160653                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.174198                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.825802                       # Percentage of idle cycles
system.cpu2.Branches                        227326504                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                 1364      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu               1112825897     81.11%     81.11% # Class of executed instruction
system.cpu2.op_class::IntMult                 6513530      0.47%     81.59% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     81.59% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd             469984      0.03%     81.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     81.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp             134695      0.01%     81.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  2      0.00%     81.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  1      0.00%     81.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc            838270      0.06%     81.69% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult            369597      0.03%     81.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc         477949      0.03%     81.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     81.75% # Class of executed instruction
system.cpu2.op_class::MemRead               161415740     11.77%     93.52% # Class of executed instruction
system.cpu2.op_class::MemWrite               88916549      6.48%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                1371963578                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    3041                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements          2710140                       # number of replacements
system.cpu2.icache.tags.tagsinuse          496.753325                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1271167145                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2710140                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           469.041136                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2925321261500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   496.753325                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.970221                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.970221                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2551024238                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2551024238                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst   1271446141                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1271446141                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst   1271446141                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1271446141                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst   1271446141                       # number of overall hits
system.cpu2.icache.overall_hits::total     1271446141                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst      2710652                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2710652                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst      2710652                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2710652                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst      2710652                       # number of overall misses
system.cpu2.icache.overall_misses::total      2710652                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst   1274156793                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1274156793                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst   1274156793                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1274156793                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst   1274156793                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1274156793                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.002127                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002127                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.002127                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002127                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.002127                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002127                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements          1790138                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          614.100262                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          233361546                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1790138                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           130.359529                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2964335380500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   614.100262                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.599707                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.599707                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          726                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          726                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        472653416                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       472653416                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data    145176063                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      145176063                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     86467014                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      86467014                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data       422887                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       422887                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       647492                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       647492                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       615316                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       615316                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data    231643077                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       231643077                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data    232065964                       # number of overall hits
system.cpu2.dcache.overall_hits::total      232065964                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data      1180610                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1180610                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       577842                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       577842                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data       224269                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       224269                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        12285                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        12285                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        39530                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        39530                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1758452                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1758452                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1982721                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1982721                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data    146356673                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    146356673                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     87044856                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     87044856                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data       647156                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       647156                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       659777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       659777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       654846                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       654846                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data    233401529                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    233401529                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data    234048685                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    234048685                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.008067                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008067                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.006638                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006638                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.346546                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.346546                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.018620                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018620                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.060365                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.060365                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.007534                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007534                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.008471                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008471                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       856846                       # number of writebacks
system.cpu2.dcache.writebacks::total           856846                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                   133221941                       # DTB read hits
system.cpu3.dtb.read_misses                    133895                       # DTB read misses
system.cpu3.dtb.write_hits                   75776196                       # DTB write hits
system.cpu3.dtb.write_misses                    17383                       # DTB write misses
system.cpu3.dtb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   69408                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  8879                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                     3351                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses               133355836                       # DTB read accesses
system.cpu3.dtb.write_accesses               75793579                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                        208998137                       # DTB hits
system.cpu3.dtb.misses                         151278                       # DTB misses
system.cpu3.dtb.accesses                    209149415                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                  1217464887                       # ITB inst hits
system.cpu3.itb.inst_misses                     49882                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                   36947                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses              1217514769                       # ITB inst accesses
system.cpu3.itb.hits                       1217464887                       # DTB hits
system.cpu3.itb.misses                          49882                       # DTB misses
system.cpu3.itb.accesses                   1217514769                       # DTB accesses
system.cpu3.numCycles                      7928564881                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                 1292532177                       # Number of instructions committed
system.cpu3.committedOps                   1344867185                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses           1203671137                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses               3769315                       # Number of float alu accesses
system.cpu3.num_func_calls                   89796541                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts    150135275                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                  1203671137                       # number of integer instructions
system.cpu3.num_fp_insts                      3769315                       # number of float instructions
system.cpu3.num_int_register_reads         1779511775                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         825812824                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads             7869233                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes            5208820                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads          4031795162                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          720782055                       # number of times the CC registers were written
system.cpu3.num_mem_refs                    237010503                       # number of memory refs
system.cpu3.num_load_insts                  160335626                       # Number of load instructions
system.cpu3.num_store_insts                  76674877                       # Number of store instructions
system.cpu3.num_idle_cycles              6578795997.560200                       # Number of idle cycles
system.cpu3.num_busy_cycles              1349768883.439800                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.170241                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.829759                       # Percentage of idle cycles
system.cpu3.Branches                        228691898                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                 1209      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu               1099413501     81.73%     81.73% # Class of executed instruction
system.cpu3.op_class::IntMult                 6440173      0.48%     82.21% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     82.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd             470104      0.03%     82.25% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     82.25% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp             134582      0.01%     82.26% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  6      0.00%     82.26% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  3      0.00%     82.26% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc            836205      0.06%     82.32% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult            369426      0.03%     82.34% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc         477786      0.04%     82.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     82.38% # Class of executed instruction
system.cpu3.op_class::MemRead               160335626     11.92%     94.30% # Class of executed instruction
system.cpu3.op_class::MemWrite               76674877      5.70%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                1345153498                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    2894                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements          1996257                       # number of replacements
system.cpu3.icache.tags.tagsinuse          471.729364                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1215431986                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1996257                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           608.855466                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3028833328500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   471.729364                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.921346                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.921346                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       2437006533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      2437006533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst   1215508113                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1215508113                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst   1215508113                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1215508113                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst   1215508113                       # number of overall hits
system.cpu3.icache.overall_hits::total     1215508113                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst      1996769                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1996769                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst      1996769                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1996769                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst      1996769                       # number of overall misses
system.cpu3.icache.overall_misses::total      1996769                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst   1217504882                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1217504882                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst   1217504882                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1217504882                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst   1217504882                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1217504882                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001640                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001640                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001640                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001640                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001640                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001640                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements          1535290                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          425.312214                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          207418849                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1535290                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           135.100762                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3029987675000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   425.312214                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.415344                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.415344                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          926                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          914                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        419946971                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       419946971                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data    131263901                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      131263901                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     74735204                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      74735204                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data       347198                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       347198                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       512129                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       512129                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data       479272                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       479272                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data    205999105                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       205999105                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data    206346303                       # number of overall hits
system.cpu3.dcache.overall_hits::total      206346303                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       975926                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       975926                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       533155                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       533155                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data       236529                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       236529                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         9933                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         9933                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        38685                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        38685                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1509081                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1509081                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1745610                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1745610                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data    132239827                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    132239827                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     75268359                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     75268359                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       583727                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       583727                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       522062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       522062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       517957                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       517957                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data    207508186                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    207508186                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data    208091913                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    208091913                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.007380                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007380                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.007083                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.007083                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.405205                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.405205                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.019026                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.019026                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.074688                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.074688                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.007272                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007272                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.008389                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008389                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       723909                       # number of writebacks
system.cpu3.dcache.writebacks::total           723909                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                   154462709                       # DTB read hits
system.cpu4.dtb.read_misses                    177369                       # DTB read misses
system.cpu4.dtb.write_hits                   90321122                       # DTB write hits
system.cpu4.dtb.write_misses                    22433                       # DTB write misses
system.cpu4.dtb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                   68505                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                 10667                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                     3042                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses               154640078                       # DTB read accesses
system.cpu4.dtb.write_accesses               90343555                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                        244783831                       # DTB hits
system.cpu4.dtb.misses                         199802                       # DTB misses
system.cpu4.dtb.accesses                    244983633                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                  1312749514                       # ITB inst hits
system.cpu4.itb.inst_misses                     59414                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                   38895                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses              1312808928                       # ITB inst accesses
system.cpu4.itb.hits                       1312749514                       # DTB hits
system.cpu4.itb.misses                          59414                       # DTB misses
system.cpu4.itb.accesses                   1312808928                       # DTB accesses
system.cpu4.numCycles                      7928630036                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                 1423317847                       # Number of instructions committed
system.cpu4.committedOps                   1492056869                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses           1323873701                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses               3735149                       # Number of float alu accesses
system.cpu4.num_func_calls                   94161501                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts    176072947                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                  1323873701                       # number of integer instructions
system.cpu4.num_fp_insts                      3735149                       # number of float instructions
system.cpu4.num_int_register_reads         1993592552                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         902373153                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads             7766859                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes            5131751                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads          4467966922                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          808092511                       # number of times the CC registers were written
system.cpu4.num_mem_refs                    286813045                       # number of memory refs
system.cpu4.num_load_insts                  195165212                       # Number of load instructions
system.cpu4.num_store_insts                  91647833                       # Number of store instructions
system.cpu4.num_idle_cycles              6427160325.235194                       # Number of idle cycles
system.cpu4.num_busy_cycles              1501469710.764806                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.189373                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.810627                       # Percentage of idle cycles
system.cpu4.Branches                        259648984                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                 1774      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu               1196742854     80.18%     80.18% # Class of executed instruction
system.cpu4.op_class::IntMult                 6737828      0.45%     80.63% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     80.63% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd             462621      0.03%     80.66% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     80.66% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp             132564      0.01%     80.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                 19      0.00%     80.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                 12      0.00%     80.67% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc            825435      0.06%     80.73% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult            363665      0.02%     80.75% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc         470368      0.03%     80.78% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     80.78% # Class of executed instruction
system.cpu4.op_class::MemRead               195165212     13.08%     93.86% # Class of executed instruction
system.cpu4.op_class::MemWrite               91647833      6.14%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                1492550185                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    3127                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements          3198993                       # number of replacements
system.cpu4.icache.tags.tagsinuse          490.759132                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs         1309437368                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          3198993                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           409.327988                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3028946636000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   490.759132                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.958514                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.958514                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          373                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses       2628789867                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses      2628789867                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst   1309595676                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total     1309595676                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst   1309595676                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total      1309595676                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst   1309595676                       # number of overall hits
system.cpu4.icache.overall_hits::total     1309595676                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst      3199505                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      3199505                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst      3199505                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       3199505                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst      3199505                       # number of overall misses
system.cpu4.icache.overall_misses::total      3199505                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst   1312795181                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total   1312795181                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst   1312795181                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total   1312795181                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst   1312795181                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total   1312795181                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.002437                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.002437                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.002437                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.002437                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.002437                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.002437                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements          2270206                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          715.896016                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          242492461                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          2270206                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           106.815179                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3029344446000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   715.896016                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.699117                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.699117                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          802                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        492306934                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       492306934                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data    151570843                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      151570843                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data     88829316                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      88829316                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data       551251                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total       551251                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       769042                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       769042                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data       734173                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       734173                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data    240400159                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       240400159                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data    240951410                       # number of overall hits
system.cpu4.dcache.overall_hits::total      240951410                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data      1463604                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      1463604                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       729458                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       729458                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data       258551                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total       258551                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data        12512                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        12512                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        41680                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        41680                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data      2193062                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       2193062                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data      2451613                       # number of overall misses
system.cpu4.dcache.overall_misses::total      2451613                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data    153034447                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    153034447                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data     89558774                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     89558774                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data       809802                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total       809802                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       781554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       781554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       775853                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       775853                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data    242593221                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    242593221                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data    243403023                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    243403023                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.009564                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009564                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.008145                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.008145                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.319277                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.319277                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.016009                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.016009                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.053722                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.053722                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.009040                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.009040                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.010072                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.010072                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks      1087534                       # number of writebacks
system.cpu4.dcache.writebacks::total          1087534                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                   146237422                       # DTB read hits
system.cpu5.dtb.read_misses                     96036                       # DTB read misses
system.cpu5.dtb.write_hits                   66201740                       # DTB write hits
system.cpu5.dtb.write_misses                    11786                       # DTB write misses
system.cpu5.dtb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                   47651                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                  5662                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                     1729                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses               146333458                       # DTB read accesses
system.cpu5.dtb.write_accesses               66213526                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                        212439162                       # DTB hits
system.cpu5.dtb.misses                         107822                       # DTB misses
system.cpu5.dtb.accesses                    212546984                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                  1217970618                       # ITB inst hits
system.cpu5.itb.inst_misses                     28825                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                   23115                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses              1217999443                       # ITB inst accesses
system.cpu5.itb.hits                       1217970618                       # DTB hits
system.cpu5.itb.misses                          28825                       # DTB misses
system.cpu5.itb.accesses                   1217999443                       # DTB accesses
system.cpu5.numCycles                      7929145524                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                 1366749067                       # Number of instructions committed
system.cpu5.committedOps                   1435054660                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses           1261928495                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses               3708133                       # Number of float alu accesses
system.cpu5.num_func_calls                   92411763                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts    187047110                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                  1261928495                       # number of integer instructions
system.cpu5.num_fp_insts                      3708133                       # number of float instructions
system.cpu5.num_int_register_reads         1866699692                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         855595398                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads             7748196                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes            5126378                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads          4285632670                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          819656963                       # number of times the CC registers were written
system.cpu5.num_mem_refs                    266584182                       # number of memory refs
system.cpu5.num_load_insts                  199822850                       # Number of load instructions
system.cpu5.num_store_insts                  66761332                       # Number of store instructions
system.cpu5.num_idle_cycles              6482816065.371543                       # Number of idle cycles
system.cpu5.num_busy_cycles              1446329458.628458                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.182407                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.817593                       # Percentage of idle cycles
system.cpu5.Branches                        274640497                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                  721      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu               1159860316     80.81%     80.81% # Class of executed instruction
system.cpu5.op_class::IntMult                 6540418      0.46%     81.27% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     81.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd             462810      0.03%     81.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     81.30% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp             132674      0.01%     81.31% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  4      0.00%     81.31% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  2      0.00%     81.31% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc            821785      0.06%     81.37% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult            363706      0.03%     81.39% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc         470550      0.03%     81.43% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     81.43% # Class of executed instruction
system.cpu5.op_class::MemRead               199822850     13.92%     95.35% # Class of executed instruction
system.cpu5.op_class::MemWrite               66761332      4.65%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                1435237168                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    1668                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements          1054598                       # number of replacements
system.cpu5.icache.tags.tagsinuse          490.100012                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs         1216833303                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs          1054598                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1153.836157                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3029190185500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   490.100012                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.957227                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.957227                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       2437043690                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      2437043690                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst   1216939180                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total     1216939180                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst   1216939180                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total      1216939180                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst   1216939180                       # number of overall hits
system.cpu5.icache.overall_hits::total     1216939180                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst      1055110                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total      1055110                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst      1055110                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total       1055110                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst      1055110                       # number of overall misses
system.cpu5.icache.overall_misses::total      1055110                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst   1217994290                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total   1217994290                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst   1217994290                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total   1217994290                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst   1217994290                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total   1217994290                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000866                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000866                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000866                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000866                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000866                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000866                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           954724                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          688.608224                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          211461425                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           954724                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           221.489588                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3029394756500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   688.608224                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.672469                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.672469                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          757                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        426107384                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       426107384                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data    145112966                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      145112966                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data     65680908                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      65680908                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data       209639                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total       209639                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       230926                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       230926                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data       216064                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       216064                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data    210793874                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       210793874                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data    211003513                       # number of overall hits
system.cpu5.dcache.overall_hits::total      211003513                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       640856                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       640856                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       296046                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       296046                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data       129471                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total       129471                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data         3580                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         3580                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data        16502                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        16502                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       936902                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        936902                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data      1066373                       # number of overall misses
system.cpu5.dcache.overall_misses::total      1066373                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data    145753822                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    145753822                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data     65976954                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     65976954                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data       339110                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total       339110                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       234506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       234506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data       232566                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       232566                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data    211730776                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    211730776                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data    212069886                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    212069886                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.004397                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.004397                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.004487                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.004487                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.381796                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.381796                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.015266                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.015266                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.070956                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.070956                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.004425                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.004425                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.005028                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005028                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       401934                       # number of writebacks
system.cpu5.dcache.writebacks::total           401934                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                   131134953                       # DTB read hits
system.cpu6.dtb.read_misses                    173250                       # DTB read misses
system.cpu6.dtb.write_hits                   80625330                       # DTB write hits
system.cpu6.dtb.write_misses                    18882                       # DTB write misses
system.cpu6.dtb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                   70248                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  8987                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                     2385                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses               131308203                       # DTB read accesses
system.cpu6.dtb.write_accesses               80644212                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                        211760283                       # DTB hits
system.cpu6.dtb.misses                         192132                       # DTB misses
system.cpu6.dtb.accesses                    211952415                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                  1000379797                       # ITB inst hits
system.cpu6.itb.inst_misses                     65237                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                   42932                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses              1000445034                       # ITB inst accesses
system.cpu6.itb.hits                       1000379797                       # DTB hits
system.cpu6.itb.misses                          65237                       # DTB misses
system.cpu6.itb.accesses                   1000445034                       # DTB accesses
system.cpu6.numCycles                      7923867348                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                 1188380553                       # Number of instructions committed
system.cpu6.committedOps                   1258891315                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses           1095717169                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses               3716865                       # Number of float alu accesses
system.cpu6.num_func_calls                   70659314                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts    168429463                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                  1095717169                       # number of integer instructions
system.cpu6.num_fp_insts                      3716865                       # number of float instructions
system.cpu6.num_int_register_reads         1706351127                       # number of times the integer registers were read
system.cpu6.num_int_register_writes         733628211                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads             7753066                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes            5132936                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads          3762312374                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes          715643541                       # number of times the CC registers were written
system.cpu6.num_mem_refs                    280184223                       # number of memory refs
system.cpu6.num_load_insts                  198362465                       # Number of load instructions
system.cpu6.num_store_insts                  81821758                       # Number of store instructions
system.cpu6.num_idle_cycles              6653727260.309082                       # Number of idle cycles
system.cpu6.num_busy_cycles              1270140087.690918                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.160293                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.839707                       # Percentage of idle cycles
system.cpu6.Branches                        234833535                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                 1204      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                971179842     77.13%     77.13% # Class of executed instruction
system.cpu6.op_class::IntMult                 5538999      0.44%     77.57% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     77.57% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd             463189      0.04%     77.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     77.61% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp             132643      0.01%     77.62% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     77.62% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     77.62% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc            823306      0.07%     77.68% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult            363747      0.03%     77.71% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc         470624      0.04%     77.75% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     77.75% # Class of executed instruction
system.cpu6.op_class::MemRead               198362465     15.75%     93.50% # Class of executed instruction
system.cpu6.op_class::MemWrite               81821758      6.50%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                1259157777                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    2693                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements          2360339                       # number of replacements
system.cpu6.icache.tags.tagsinuse          488.870752                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          998049927                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          2360339                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           422.841773                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     372482301500                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   488.870752                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.954826                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.954826                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       2003233503                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      2003233503                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst    998075475                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      998075475                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst    998075475                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       998075475                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst    998075475                       # number of overall hits
system.cpu6.icache.overall_hits::total      998075475                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst      2360851                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      2360851                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst      2360851                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       2360851                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst      2360851                       # number of overall misses
system.cpu6.icache.overall_misses::total      2360851                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst   1000436326                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   1000436326                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst   1000436326                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   1000436326                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst   1000436326                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   1000436326                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.002360                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.002360                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.002360                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.002360                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.002360                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.002360                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements          1606603                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          611.433569                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          210186173                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          1606603                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           130.826454                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3032252759000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   611.433569                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.597103                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.597103                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          885                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          754                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.864258                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        425572023                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       425572023                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data    129106071                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      129106071                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data     79558761                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      79558761                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data       366728                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total       366728                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       573852                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       573852                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data       551635                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       551635                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data    208664832                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       208664832                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data    209031560                       # number of overall hits
system.cpu6.dcache.overall_hits::total      209031560                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data      1049654                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      1049654                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       500995                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       500995                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data       194815                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total       194815                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data         7982                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         7982                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        26751                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        26751                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data      1550649                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       1550649                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data      1745464                       # number of overall misses
system.cpu6.dcache.overall_misses::total      1745464                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data    130155725                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    130155725                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data     80059756                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     80059756                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data       561543                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       561543                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       581834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       581834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       578386                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       578386                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data    210215481                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    210215481                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data    210777024                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    210777024                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.008065                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008065                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.006258                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.006258                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.346928                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.346928                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.013719                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.013719                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.046251                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.046251                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.007376                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.007376                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.008281                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008281                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       754976                       # number of writebacks
system.cpu6.dcache.writebacks::total           754976                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                   120952163                       # DTB read hits
system.cpu7.dtb.read_misses                    144788                       # DTB read misses
system.cpu7.dtb.write_hits                   73740689                       # DTB write hits
system.cpu7.dtb.write_misses                    19335                       # DTB write misses
system.cpu7.dtb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                   68408                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                  9458                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                     3865                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses               121096951                       # DTB read accesses
system.cpu7.dtb.write_accesses               73760024                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                        194692852                       # DTB hits
system.cpu7.dtb.misses                         164123                       # DTB misses
system.cpu7.dtb.accesses                    194856975                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                  1011887984                       # ITB inst hits
system.cpu7.itb.inst_misses                     54857                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                        3362                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                   57790                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                   39047                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses              1011942841                       # ITB inst accesses
system.cpu7.itb.hits                       1011887984                       # DTB hits
system.cpu7.itb.misses                          54857                       # DTB misses
system.cpu7.itb.accesses                   1011942841                       # DTB accesses
system.cpu7.numCycles                      7923865564                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                 1244711910                       # Number of instructions committed
system.cpu7.committedOps                   1301570448                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses           1123868970                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses               3389023                       # Number of float alu accesses
system.cpu7.num_func_calls                   72167976                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts    183143658                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                  1123868970                       # number of integer instructions
system.cpu7.num_fp_insts                      3389023                       # number of float instructions
system.cpu7.num_int_register_reads         1747921033                       # number of times the integer registers were read
system.cpu7.num_int_register_writes         747878224                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads             7026390                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes            4639548                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads          3899745089                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes          765709681                       # number of times the CC registers were written
system.cpu7.num_mem_refs                    276292550                       # number of memory refs
system.cpu7.num_load_insts                  201491782                       # Number of load instructions
system.cpu7.num_store_insts                  74800768                       # Number of store instructions
system.cpu7.num_idle_cycles              6615899283.681655                       # Number of idle cycles
system.cpu7.num_busy_cycles              1307966280.318344                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.165067                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.834933                       # Percentage of idle cycles
system.cpu7.Branches                        247756734                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                 1616      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu               1018021151     78.19%     78.20% # Class of executed instruction
system.cpu7.op_class::IntMult                 5548527      0.43%     78.62% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     78.62% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd             418285      0.03%     78.65% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     78.65% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp             119627      0.01%     78.66% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  4      0.00%     78.66% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  2      0.00%     78.66% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc            746320      0.06%     78.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult            328521      0.03%     78.75% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc         424698      0.03%     78.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     78.78% # Class of executed instruction
system.cpu7.op_class::MemRead               201491782     15.48%     94.25% # Class of executed instruction
system.cpu7.op_class::MemWrite               74800768      5.75%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                1301901301                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    3236                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements          2473396                       # number of replacements
system.cpu7.icache.tags.tagsinuse          486.014753                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs         1008922890                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          2473396                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           407.909971                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3029847612500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   486.014753                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.949248                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.949248                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses       2026338618                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses      2026338618                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst   1009458447                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total     1009458447                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst   1009458447                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total      1009458447                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst   1009458447                       # number of overall hits
system.cpu7.icache.overall_hits::total     1009458447                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst      2473908                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      2473908                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst      2473908                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       2473908                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst      2473908                       # number of overall misses
system.cpu7.icache.overall_misses::total      2473908                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst   1011932355                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total   1011932355                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst   1011932355                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total   1011932355                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst   1011932355                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total   1011932355                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.002445                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.002445                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.002445                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.002445                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.002445                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.002445                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements          1840483                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          675.923186                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          189955953                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          1840483                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           103.209838                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3049880905500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   675.923186                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.660081                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.660081                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          984                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          893                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        391628728                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       391628728                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data    118660396                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      118660396                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data     72490119                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      72490119                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data       424017                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total       424017                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data       621923                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       621923                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data       594959                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       594959                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data    191150515                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       191150515                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data    191574532                       # number of overall hits
system.cpu7.dcache.overall_hits::total      191574532                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data      1090716                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      1090716                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data       634397                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       634397                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data       278418                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total       278418                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data        10765                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        10765                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        32638                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        32638                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data      1725113                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       1725113                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data      2003531                       # number of overall misses
system.cpu7.dcache.overall_misses::total      2003531                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data    119751112                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    119751112                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data     73124516                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     73124516                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data       702435                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total       702435                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data       632688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       632688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data       627597                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       627597                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data    192875628                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    192875628                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data    193578063                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    193578063                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.009108                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009108                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.008676                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.008676                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.396361                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.396361                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.017015                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.017015                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.052005                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.052005                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.008944                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008944                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.010350                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.010350                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       973816                       # number of writebacks
system.cpu7.dcache.writebacks::total           973816                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements               264110                       # number of replacements
system.iocache.tags.tagsinuse               14.467744                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               264110                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         372782058509                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    14.467744                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.904234                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.904234                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              2379375                       # Number of tag accesses
system.iocache.tags.data_accesses             2379375                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide       255608                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total       255608                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide         8767                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             8767                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide         8767                       # number of demand (read+write) misses
system.iocache.demand_misses::total              8767                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide         8767                       # number of overall misses
system.iocache.overall_misses::total             8767                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide         8767                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           8767                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide       255608                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       255608                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide         8767                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            8767                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide         8767                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           8767                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                     255608                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005611                       # Number of seconds simulated
sim_ticks                                  5610747500                       # Number of ticks simulated
final_tick                               3970182675000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              324723572                       # Simulator instruction rate (inst/s)
host_op_rate                                343381176                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              172104524                       # Simulator tick rate (ticks/s)
host_mem_usage                                 888932                       # Number of bytes of host memory used
host_seconds                                    32.60                       # Real time elapsed on the host
sim_insts                                 10586246683                       # Number of instructions simulated
sim_ops                                   11194502740                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.dtb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst          20416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         128192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          15424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          81664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          51776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         162624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data         107840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst          45440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data         245568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst            704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data          50432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data          51456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             969408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        20416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        15424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst        45440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       139904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          139904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst             319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            2003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            2541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data            1685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst             710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data            3837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data             788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data             804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2186                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2186                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker        34220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        45627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           3638731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          22847580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker       136880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        68440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2749010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          14554923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        57033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        22813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            365014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           9228004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker        34220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        22813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            273760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          28984373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker        45627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst            182507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          19220255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker        22813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker        57033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           8098743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          43767430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker        34220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst            125473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           8988464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           9170971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             172776978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      3638731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2749010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       365014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       273760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst       182507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      8098743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst       125473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15433238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        24935002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24935002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        24935002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        34220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        45627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          3638731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         22847580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker       136880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        68440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2749010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         14554923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        57033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        22813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           365014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          9228004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker        34220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        22813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           273760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         28984373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker        45627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst           182507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         19220255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker        22813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker        57033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          8098743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         43767430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker        34220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst           125473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          8988464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          9170971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            197711980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     5418900000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       187200000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        259312709760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        259312709760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         85884332760                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         85884332760                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2306769651750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2306769651750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2651966694270                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2651966694270                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971741                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971741                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq             330707                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            330707                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               169                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              169                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            68039                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7395                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44143                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44143                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        15600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        22974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side         1656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         2782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        23970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         2822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         4010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         8091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side         2086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side         2794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        22766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        33832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side         2804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side         4190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        20458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        24042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side         2992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side         4480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       281274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       262996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side         7080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        20418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         7278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         7929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side         2040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side         2648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         7848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         7819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side         2058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side         2736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                837381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       499200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       793550                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side         3312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side         5564                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       767040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       452532                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side         5644                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side         8020                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       274560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       227932                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side         4172                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side         5588                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       728512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1188968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side         5608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side         8380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       654656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       767476                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side         5984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      9000768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      9912376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        14160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        40836                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       232896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       213148                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side         4080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side         5296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       251136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       211676                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side         4116                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side         5472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               26311618                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           452443                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                452443    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             452443                       # Request fanout histogram
system.membus.trans_dist::ReadReq                8384                       # Transaction distribution
system.membus.trans_dist::ReadResp               8384                       # Transaction distribution
system.membus.trans_dist::WriteReq                169                       # Transaction distribution
system.membus.trans_dist::WriteResp               169                       # Transaction distribution
system.membus.trans_dist::Writeback              2186                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7630                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2194                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2752                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9773                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6861                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        47968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        48502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1109312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1110186                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1110186                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             30069                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   30069    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               30069                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.l2.tags.replacements                     13993                       # number of replacements
system.l2.tags.tagsinuse                 31562.726102                       # Cycle average of tags in use
system.l2.tags.total_refs                    12406569                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45425                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    273.122047                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14637.881827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker    28.593021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker    22.472970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1862.446361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1437.725053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker    16.135120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     9.769723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst      1168.035065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      1283.274277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.466173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.779008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       436.549784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      1083.687750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.010783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     1.278953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       305.441120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      1050.854098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     2.607923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst       267.511899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       543.558839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     3.357882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     0.421824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       950.276936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data      2339.275243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     2.734578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst      1108.413248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data      1679.438831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst       625.456589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       690.271224                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.446713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.056837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.043876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.035646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.039162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.013322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.033072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.009321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.032070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.008164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.016588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.029000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.071389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.033826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.051252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.019087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.021065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963218                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            94                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          977                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4534                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11951                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13822                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002869                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.956360                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3447210                       # Number of tag accesses
system.l2.tags.data_accesses                  3447210                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker           633                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker           356                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst                7481                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                3923                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker          1956                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker          1405                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst               11744                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                2732                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker          1364                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker          1041                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                4258                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                1201                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker          1938                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker          1393                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst               11359                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                5446                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker          1596                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker          1133                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst               10213                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                3901                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker          5644                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker          1551                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst              139927                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data               66731                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker          1319                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker          1020                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                3628                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                1172                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker          1350                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker          1029                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                3924                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                1140                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  303508                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            68039                       # number of Writeback hits
system.l2.Writeback_hits::total                 68039                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data               95                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data               12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data              115                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data               20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data              114                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data               12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data               10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  380                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data             10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data              7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data             35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data              4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 63                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               427                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data               150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              3099                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data              1284                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data             27390                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33755                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker            633                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker            356                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst                 7481                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 5299                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker           1956                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker           1405                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                11744                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 3159                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker           1364                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker           1041                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 4258                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 1351                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker           1938                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker           1393                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                11359                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 8545                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker           1596                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker           1133                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                10213                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                 5185                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker           5644                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker           1551                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst               139927                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                94121                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker           1319                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker           1020                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                 3628                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                 1183                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker           1350                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker           1029                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                 3924                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                 1158                       # number of demand (read+write) hits
system.l2.demand_hits::total                   337263                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker           633                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker           356                       # number of overall hits
system.l2.overall_hits::cpu0.inst                7481                       # number of overall hits
system.l2.overall_hits::cpu0.data                5299                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker          1956                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker          1405                       # number of overall hits
system.l2.overall_hits::cpu1.inst               11744                       # number of overall hits
system.l2.overall_hits::cpu1.data                3159                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker          1364                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker          1041                       # number of overall hits
system.l2.overall_hits::cpu2.inst                4258                       # number of overall hits
system.l2.overall_hits::cpu2.data                1351                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker          1938                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker          1393                       # number of overall hits
system.l2.overall_hits::cpu3.inst               11359                       # number of overall hits
system.l2.overall_hits::cpu3.data                8545                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker          1596                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker          1133                       # number of overall hits
system.l2.overall_hits::cpu4.inst               10213                       # number of overall hits
system.l2.overall_hits::cpu4.data                5185                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker          5644                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker          1551                       # number of overall hits
system.l2.overall_hits::cpu5.inst              139927                       # number of overall hits
system.l2.overall_hits::cpu5.data               94121                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker          1319                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker          1020                       # number of overall hits
system.l2.overall_hits::cpu6.inst                3628                       # number of overall hits
system.l2.overall_hits::cpu6.data                1183                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker          1350                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker          1029                       # number of overall hits
system.l2.overall_hits::cpu7.inst                3924                       # number of overall hits
system.l2.overall_hits::cpu7.data                1158                       # number of overall hits
system.l2.overall_hits::total                  337263                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst               319                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               449                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker           12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               241                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               864                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data               562                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data               887                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                16                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data               729                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst               710                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data              2340                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data               528                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data               523                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8286                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data            247                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data             38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data             14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data            124                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data            239                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data           1367                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data             10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data             15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2054                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               83                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1583                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             247                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data            1701                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data            1995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7476                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                319                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               2032                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker           12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                241                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1278                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                809                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               2588                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 16                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               1724                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                710                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data               4335                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                788                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                804                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15762                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu0.inst               319                       # number of overall misses
system.l2.overall_misses::cpu0.data              2032                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker           12                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker            6                       # number of overall misses
system.l2.overall_misses::cpu1.inst               241                       # number of overall misses
system.l2.overall_misses::cpu1.data              1278                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker            5                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker            2                       # number of overall misses
system.l2.overall_misses::cpu2.inst                32                       # number of overall misses
system.l2.overall_misses::cpu2.data               809                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker            2                       # number of overall misses
system.l2.overall_misses::cpu3.inst                24                       # number of overall misses
system.l2.overall_misses::cpu3.data              2588                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu4.inst                16                       # number of overall misses
system.l2.overall_misses::cpu4.data              1724                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker            5                       # number of overall misses
system.l2.overall_misses::cpu5.inst               710                       # number of overall misses
system.l2.overall_misses::cpu5.data              4335                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::cpu6.inst                11                       # number of overall misses
system.l2.overall_misses::cpu6.data               788                       # number of overall misses
system.l2.overall_misses::cpu7.data               804                       # number of overall misses
system.l2.overall_misses::total                 15762                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker          636                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker          360                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst            7800                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            4372                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker         1968                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker         1411                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst           11985                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data            3596                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker         1369                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker         1043                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            4290                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data            1763                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker         1941                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker         1395                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst           11383                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data            6333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker         1600                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker         1133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst           10229                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data            4630                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker         5646                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker         1556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst          140637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data           69071                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker         1322                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker         1020                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst            3639                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data            1700                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker         1350                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker         1029                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst            3924                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data            1663                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              311794                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        68039                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             68039                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          342                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data          239                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data          259                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data         1481                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2434                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          2959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          4800                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data          2279                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data         29385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           271                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41231                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker          636                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker          360                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst             7800                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             7331                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker         1968                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker         1411                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            11985                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             4437                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker         1369                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker         1043                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             4290                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             2160                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker         1941                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker         1395                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst            11383                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            11133                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker         1600                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker         1133                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst            10229                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data             6909                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker         5646                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker         1556                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst           140637                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            98456                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker         1322                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker         1020                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst             3639                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data             1971                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker         1350                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker         1029                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst             3924                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data             1962                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               353025                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker          636                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker          360                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst            7800                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            7331                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker         1968                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker         1411                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           11985                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            4437                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker         1369                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker         1043                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            4290                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            2160                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker         1941                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker         1395                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst           11383                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           11133                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker         1600                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker         1133                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst           10229                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data            6909                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker         5646                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker         1556                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst          140637                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           98456                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker         1322                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker         1020                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst            3639                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data            1971                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker         1350                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker         1029                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst            3924                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data            1962                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              353025                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.004717                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.011111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.040897                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.102699                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.006098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.004252                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.020108                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.240267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.003652                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.001918                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.007459                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.318775                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.001546                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.001434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.002108                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.140060                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.002500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.001564                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.157451                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.000354                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.003213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.005048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.033878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.002269                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.003023                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.310588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.314492                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.026575                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.722222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.760000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.518828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.922780                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.923025                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.454545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.843878                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.764706                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.469697                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.568493                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.534978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.492271                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.622166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.354375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.436595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.067892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.959410                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.939799                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.181320                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.004717                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.011111                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.040897                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.277179                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.006098                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.004252                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.020108                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.288032                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.003652                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.001918                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.007459                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.374537                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.001546                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.001434                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.002108                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.232462                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.002500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.001564                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.249530                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.000354                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.003213                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.005048                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.044030                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.002269                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.003023                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.399797                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.409786                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044648                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.004717                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.011111                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.040897                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.277179                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.006098                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.004252                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.020108                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.288032                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.003652                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.001918                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.007459                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.374537                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.001546                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.001434                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.002108                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.232462                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.002500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.001564                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.249530                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.000354                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.003213                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.005048                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.044030                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.002269                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.003023                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.399797                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.409786                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044648                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2186                       # number of writebacks
system.l2.writebacks::total                      2186                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                   12                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  12                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  85                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 85                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          194                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          194                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      194                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     1012153                       # DTB read hits
system.cpu0.dtb.read_misses                       615                       # DTB read misses
system.cpu0.dtb.write_hits                     732545                       # DTB write hits
system.cpu0.dtb.write_misses                      179                       # DTB write misses
system.cpu0.dtb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                     652                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                    63                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                       30                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 1012768                       # DTB read accesses
system.cpu0.dtb.write_accesses                 732724                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          1744698                       # DTB hits
system.cpu0.dtb.misses                            794                       # DTB misses
system.cpu0.dtb.accesses                      1745492                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                     4485080                       # ITB inst hits
system.cpu0.itb.inst_misses                       431                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                     359                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                 4485511                       # ITB inst accesses
system.cpu0.itb.hits                          4485080                       # DTB hits
system.cpu0.itb.misses                            431                       # DTB misses
system.cpu0.itb.accesses                      4485511                       # DTB accesses
system.cpu0.numCycles                        10738796                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    4287006                       # Number of instructions committed
system.cpu0.committedOps                      5057508                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              4679182                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                240912                       # Number of float alu accesses
system.cpu0.num_func_calls                     387859                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       212626                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     4679182                       # number of integer instructions
system.cpu0.num_fp_insts                       240912                       # number of float instructions
system.cpu0.num_int_register_reads            8734807                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           3530029                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads              442551                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes             290105                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            15185723                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            1103942                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      1745663                       # number of memory refs
system.cpu0.num_load_insts                    1008795                       # Number of load instructions
system.cpu0.num_store_insts                    736868                       # Number of store instructions
system.cpu0.num_idle_cycles              5708879.136203                       # Number of idle cycles
system.cpu0.num_busy_cycles              5029916.863797                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.468387                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.531613                       # Percentage of idle cycles
system.cpu0.Branches                           625720                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    5      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                  3129327     61.85%     61.85% # Class of executed instruction
system.cpu0.op_class::IntMult                   30615      0.61%     62.46% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd              40058      0.79%     63.25% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     63.25% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp              21767      0.43%     63.68% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt               5841      0.12%     63.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     63.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             62444      1.23%     65.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult             11241      0.22%     65.25% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc          12401      0.25%     65.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     65.50% # Class of executed instruction
system.cpu0.op_class::MemRead                 1008795     19.94%     85.44% # Class of executed instruction
system.cpu0.op_class::MemWrite                 736868     14.56%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   5059362                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             7800                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4525569                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8312                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           544.462103                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8978570                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8978570                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      4477585                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4477585                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      4477585                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4477585                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      4477585                       # number of overall hits
system.cpu0.icache.overall_hits::total        4477585                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         7800                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7800                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         7800                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7800                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         7800                       # number of overall misses
system.cpu0.icache.overall_misses::total         7800                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst      4485385                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4485385                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      4485385                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4485385                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      4485385                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4485385                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001739                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001739                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001739                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001739                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001739                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001739                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             7577                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          932.392392                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4430312                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             8385                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           528.361598                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   932.392392                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.910539                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.910539                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          808                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          600                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          208                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3498998                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3498998                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1002407                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1002407                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       726027                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726027                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data         1909                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1909                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         2738                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2738                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         2610                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2610                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1728434                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1728434                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1730343                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1730343                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         3773                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3773                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         3793                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3793                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data         1743                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1743                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data           42                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          132                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          132                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         7566                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7566                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         9309                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9309                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1006180                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1006180                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       729820                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       729820                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data         3652                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         3652                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         2780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         2742                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2742                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1736000                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1736000                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1739652                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1739652                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.003750                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003750                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.005197                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005197                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.477273                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.477273                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.015108                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.015108                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.048140                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048140                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.004358                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004358                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.005351                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005351                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3744                       # number of writebacks
system.cpu0.dcache.writebacks::total             3744                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                      807412                       # DTB read hits
system.cpu1.dtb.read_misses                       991                       # DTB read misses
system.cpu1.dtb.write_hits                     492588                       # DTB write hits
system.cpu1.dtb.write_misses                       84                       # DTB write misses
system.cpu1.dtb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                     843                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    96                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                  808403                       # DTB read accesses
system.cpu1.dtb.write_accesses                 492672                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          1300000                       # DTB hits
system.cpu1.dtb.misses                           1075                       # DTB misses
system.cpu1.dtb.accesses                      1301075                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                     5919306                       # ITB inst hits
system.cpu1.itb.inst_misses                       719                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                     670                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                 5920025                       # ITB inst accesses
system.cpu1.itb.hits                          5919306                       # DTB hits
system.cpu1.itb.misses                            719                       # DTB misses
system.cpu1.itb.accesses                      5920025                       # DTB accesses
system.cpu1.numCycles                        14957749                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    5661294                       # Number of instructions committed
system.cpu1.committedOps                      6374379                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              5739984                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                350491                       # Number of float alu accesses
system.cpu1.num_func_calls                     296522                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       452553                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     5739984                       # number of integer instructions
system.cpu1.num_fp_insts                       350491                       # number of float instructions
system.cpu1.num_int_register_reads           10877713                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           4503554                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads              696920                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             455718                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            19126828                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            3083760                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      1331001                       # number of memory refs
system.cpu1.num_load_insts                     835662                       # Number of load instructions
system.cpu1.num_store_insts                    495339                       # Number of store instructions
system.cpu1.num_idle_cycles              6116115.188429                       # Number of idle cycles
system.cpu1.num_busy_cycles              8841633.811571                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.591107                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.408893                       # Percentage of idle cycles
system.cpu1.Branches                           735175                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  4701952     73.76%     73.76% # Class of executed instruction
system.cpu1.op_class::IntMult                  109191      1.71%     75.47% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     75.47% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd              56118      0.88%     76.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     76.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp              26806      0.42%     76.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt               6090      0.10%     76.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     76.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc             92027      1.44%     78.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             24176      0.38%     78.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc          27428      0.43%     79.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     79.12% # Class of executed instruction
system.cpu1.op_class::MemRead                  835662     13.11%     92.23% # Class of executed instruction
system.cpu1.op_class::MemWrite                 495339      7.77%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   6374789                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            11985                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5931159                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12497                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           474.606626                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          493                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11852035                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11852035                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      5908040                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5908040                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      5908040                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5908040                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      5908040                       # number of overall hits
system.cpu1.icache.overall_hits::total        5908040                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        11985                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11985                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        11985                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11985                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        11985                       # number of overall misses
system.cpu1.icache.overall_misses::total        11985                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst      5920025                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5920025                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      5920025                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5920025                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      5920025                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5920025                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002024                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002024                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002024                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002024                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002024                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002024                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             4397                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          940.925271                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1397935                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5352                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           261.198617                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   940.925271                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.918872                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.918872                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          955                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          676                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.932617                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2607632                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2607632                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       801265                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         801265                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       489126                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        489126                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data          924                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          924                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1701                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1701                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1664                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1664                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1290391                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1290391                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1291315                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1291315                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         4181                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4181                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1678                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data          154                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          154                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          170                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          193                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          193                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         5859                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5859                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         6013                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6013                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data       805446                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       805446                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       490804                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       490804                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data         1078                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1078                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1857                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1857                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1296250                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1296250                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1297328                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1297328                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.005191                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005191                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.003419                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003419                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.142857                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.142857                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.090861                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.090861                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.103931                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.103931                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.004520                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004520                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.004635                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004635                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1550                       # number of writebacks
system.cpu1.dcache.writebacks::total             1550                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                      774037                       # DTB read hits
system.cpu2.dtb.read_misses                       672                       # DTB read misses
system.cpu2.dtb.write_hits                     452057                       # DTB write hits
system.cpu2.dtb.write_misses                       49                       # DTB write misses
system.cpu2.dtb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                     688                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                    81                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                  774709                       # DTB read accesses
system.cpu2.dtb.write_accesses                 452106                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          1226094                       # DTB hits
system.cpu2.dtb.misses                            721                       # DTB misses
system.cpu2.dtb.accesses                      1226815                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                     5811028                       # ITB inst hits
system.cpu2.itb.inst_misses                       528                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                     504                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                 5811556                       # ITB inst accesses
system.cpu2.itb.hits                          5811028                       # DTB hits
system.cpu2.itb.misses                            528                       # DTB misses
system.cpu2.itb.accesses                      5811556                       # DTB accesses
system.cpu2.numCycles                        16498542                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    5557743                       # Number of instructions committed
system.cpu2.committedOps                      6226907                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              5614193                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                355066                       # Number of float alu accesses
system.cpu2.num_func_calls                     290348                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       432895                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     5614193                       # number of integer instructions
system.cpu2.num_fp_insts                       355066                       # number of float instructions
system.cpu2.num_int_register_reads           10655740                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           4434527                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads              707170                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes             462083                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            18688608                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            3043218                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      1254712                       # number of memory refs
system.cpu2.num_load_insts                     801891                       # Number of load instructions
system.cpu2.num_store_insts                    452821                       # Number of store instructions
system.cpu2.num_idle_cycles              6970186.096700                       # Number of idle cycles
system.cpu2.num_busy_cycles              9528355.903300                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.577527                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.422473                       # Percentage of idle cycles
system.cpu2.Branches                           706416                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  4624188     74.26%     74.26% # Class of executed instruction
system.cpu2.op_class::IntMult                  112275      1.80%     76.06% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     76.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd              57016      0.92%     76.98% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     76.98% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp              27137      0.44%     77.42% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt               6141      0.10%     77.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     77.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc             93047      1.49%     79.01% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult             24544      0.39%     79.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc          27894      0.45%     79.85% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     79.85% # Class of executed instruction
system.cpu2.op_class::MemRead                  801891     12.88%     92.73% # Class of executed instruction
system.cpu2.op_class::MemWrite                 452821      7.27%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   6226955                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             4290                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            6086262                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4802                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1267.443149                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          464                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         11627402                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        11627402                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      5807266                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5807266                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      5807266                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5807266                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      5807266                       # number of overall hits
system.cpu2.icache.overall_hits::total        5807266                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         4290                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4290                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         4290                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4290                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         4290                       # number of overall misses
system.cpu2.icache.overall_misses::total         4290                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst      5811556                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5811556                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      5811556                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5811556                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      5811556                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5811556                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000738                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000738                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000738                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000738                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000738                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000738                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements             1942                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          828.129013                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1294190                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2858                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           452.830651                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   828.129013                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.808720                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.808720                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          916                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          657                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2456684                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2456684                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       771659                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         771659                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       450653                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        450653                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data          310                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          310                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data          206                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          206                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data          182                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          182                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1222312                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1222312                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1222622                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1222622                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         2305                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2305                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         1095                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1095                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data           73                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           73                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          152                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          170                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         3400                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          3400                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         3473                       # number of overall misses
system.cpu2.dcache.overall_misses::total         3473                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data       773964                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       773964                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       451748                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       451748                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data          383                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          383                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data          358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1225712                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1225712                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1226095                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1226095                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.002978                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002978                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.002424                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002424                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.190601                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.190601                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.424581                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.424581                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.482955                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.482955                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.002774                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.002774                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.002833                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.002833                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          487                       # number of writebacks
system.cpu2.dcache.writebacks::total              487                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                      875098                       # DTB read hits
system.cpu3.dtb.read_misses                      1008                       # DTB read misses
system.cpu3.dtb.write_hits                     581758                       # DTB write hits
system.cpu3.dtb.write_misses                      160                       # DTB write misses
system.cpu3.dtb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                    1127                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                   126                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                       46                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                  876106                       # DTB read accesses
system.cpu3.dtb.write_accesses                 581918                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          1456856                       # DTB hits
system.cpu3.dtb.misses                           1168                       # DTB misses
system.cpu3.dtb.accesses                      1458024                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                     6209961                       # ITB inst hits
system.cpu3.itb.inst_misses                       725                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                     701                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                 6210686                       # ITB inst accesses
system.cpu3.itb.hits                          6209961                       # DTB hits
system.cpu3.itb.misses                            725                       # DTB misses
system.cpu3.itb.accesses                      6210686                       # DTB accesses
system.cpu3.numCycles                        11803394                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    5949299                       # Number of instructions committed
system.cpu3.committedOps                      6772879                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              6108830                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                358862                       # Number of float alu accesses
system.cpu3.num_func_calls                     309658                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       477127                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     6108830                       # number of integer instructions
system.cpu3.num_fp_insts                       358862                       # number of float instructions
system.cpu3.num_int_register_reads           11576166                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           4767282                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads              713683                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes             465733                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            20318686                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            3200453                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      1488467                       # number of memory refs
system.cpu3.num_load_insts                     903925                       # Number of load instructions
system.cpu3.num_store_insts                    584542                       # Number of store instructions
system.cpu3.num_idle_cycles              4404370.397733                       # Number of idle cycles
system.cpu3.num_busy_cycles              7399023.602267                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.626856                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.373144                       # Percentage of idle cycles
system.cpu3.Branches                           773932                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                   15      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  4935878     72.87%     72.87% # Class of executed instruction
system.cpu3.op_class::IntMult                  111935      1.65%     74.52% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     74.52% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd              57356      0.85%     75.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     75.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp              27316      0.40%     75.77% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt               6171      0.09%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     75.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc             93825      1.39%     77.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult             24753      0.37%     77.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc          28193      0.42%     78.03% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     78.03% # Class of executed instruction
system.cpu3.op_class::MemRead                  903925     13.34%     91.37% # Class of executed instruction
system.cpu3.op_class::MemWrite                 584542      8.63%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   6773909                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            11383                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6275430                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            11895                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           527.568726                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          387                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         12432755                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        12432755                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      6199303                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        6199303                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      6199303                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         6199303                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      6199303                       # number of overall hits
system.cpu3.icache.overall_hits::total        6199303                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        11383                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        11383                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        11383                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         11383                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        11383                       # number of overall misses
system.cpu3.icache.overall_misses::total        11383                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst      6210686                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      6210686                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      6210686                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      6210686                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      6210686                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      6210686                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001833                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001833                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001833                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001833                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001833                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001833                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             9991                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          858.847878                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1471106                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            10938                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           134.494972                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   858.847878                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.838719                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.838719                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          947                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          646                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.924805                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2928492                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2928492                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       861813                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         861813                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       573112                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        573112                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data         4085                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         4085                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         2613                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2613                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         2429                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2429                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1434925                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1434925                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1439010                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1439010                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         5027                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5027                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         5975                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5975                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data         2379                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         2379                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          175                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          175                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          342                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          342                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        11002                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11002                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        13381                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13381                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data       866840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       866840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       579087                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       579087                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data         6464                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         6464                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         2788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         2771                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2771                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1445927                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1445927                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1452391                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1452391                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.005799                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.005799                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.010318                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.010318                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.368038                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.368038                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.062769                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.062769                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.123421                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.123421                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.007609                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007609                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.009213                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009213                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         5984                       # number of writebacks
system.cpu3.dcache.writebacks::total             5984                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                      860022                       # DTB read hits
system.cpu4.dtb.read_misses                      1072                       # DTB read misses
system.cpu4.dtb.write_hits                     537162                       # DTB write hits
system.cpu4.dtb.write_misses                      143                       # DTB write misses
system.cpu4.dtb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                     962                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                   122                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                       25                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                  861094                       # DTB read accesses
system.cpu4.dtb.write_accesses                 537305                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          1397184                       # DTB hits
system.cpu4.dtb.misses                           1215                       # DTB misses
system.cpu4.dtb.accesses                      1398399                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                     6158364                       # ITB inst hits
system.cpu4.itb.inst_misses                       765                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                     631                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                 6159129                       # ITB inst accesses
system.cpu4.itb.hits                          6158364                       # DTB hits
system.cpu4.itb.misses                            765                       # DTB misses
system.cpu4.itb.accesses                      6159129                       # DTB accesses
system.cpu4.numCycles                        11738446                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    5901693                       # Number of instructions committed
system.cpu4.committedOps                      6676119                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              6015904                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                353299                       # Number of float alu accesses
system.cpu4.num_func_calls                     310307                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       470792                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     6015904                       # number of integer instructions
system.cpu4.num_fp_insts                       353299                       # number of float instructions
system.cpu4.num_int_register_reads           11374716                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           4720907                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads              703204                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes             459585                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            20038658                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            3175925                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      1430984                       # number of memory refs
system.cpu4.num_load_insts                     889971                       # Number of load instructions
system.cpu4.num_store_insts                    541013                       # Number of store instructions
system.cpu4.num_idle_cycles              4485481.731668                       # Number of idle cycles
system.cpu4.num_busy_cycles              7252964.268332                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.617881                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.382119                       # Percentage of idle cycles
system.cpu4.Branches                           767990                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    5      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                  4899126     73.37%     73.37% # Class of executed instruction
system.cpu4.op_class::IntMult                  113005      1.69%     75.06% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     75.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd              56601      0.85%     75.91% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     75.91% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp              26981      0.40%     76.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt               6105      0.09%     76.40% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     76.40% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc             92633      1.39%     77.79% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult             24411      0.37%     78.15% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc          27770      0.42%     78.57% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu4.op_class::MemRead                  889971     13.33%     91.90% # Class of executed instruction
system.cpu4.op_class::MemWrite                 541013      8.10%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   6677621                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            10229                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            6307103                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            10741                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           587.198864                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         12328277                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        12328277                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      6148795                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        6148795                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      6148795                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         6148795                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      6148795                       # number of overall hits
system.cpu4.icache.overall_hits::total        6148795                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst        10229                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        10229                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst        10229                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         10229                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst        10229                       # number of overall misses
system.cpu4.icache.overall_misses::total        10229                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst      6159024                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      6159024                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      6159024                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      6159024                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      6159024                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      6159024                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.001661                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.001661                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.001661                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.001661                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.001661                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.001661                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements             6812                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          839.597909                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1466178                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             7722                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           189.870241                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   839.597909                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.819920                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.819920                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          910                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          603                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          2805508                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         2805508                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       850144                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         850144                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       530918                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        530918                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data         1895                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         1895                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         2470                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2470                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         2244                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         2244                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      1381062                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1381062                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      1382957                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1382957                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         4759                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         4759                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         3708                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3708                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data         1523                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total         1523                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          186                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          364                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          364                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data         8467                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          8467                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data         9990                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9990                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data       854903                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       854903                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       534626                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       534626                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data         3418                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         3418                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         2656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         2656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         2608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         2608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      1389529                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1389529                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      1392947                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1392947                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.005567                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.005567                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.006936                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.006936                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.445582                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.445582                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.070030                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.070030                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.139571                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.139571                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.006093                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006093                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.007172                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.007172                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2904                       # number of writebacks
system.cpu4.dcache.writebacks::total             2904                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     1931818                       # DTB read hits
system.cpu5.dtb.read_misses                      5169                       # DTB read misses
system.cpu5.dtb.write_hits                    1577896                       # DTB write hits
system.cpu5.dtb.write_misses                      804                       # DTB write misses
system.cpu5.dtb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                    1818                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                   463                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      142                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 1936987                       # DTB read accesses
system.cpu5.dtb.write_accesses                1578700                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          3509714                       # DTB hits
system.cpu5.dtb.misses                           5973                       # DTB misses
system.cpu5.dtb.accesses                      3515687                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                     8197323                       # ITB inst hits
system.cpu5.itb.inst_misses                      1848                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                    1023                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                 8199171                       # ITB inst accesses
system.cpu5.itb.hits                          8197323                       # DTB hits
system.cpu5.itb.misses                           1848                       # DTB misses
system.cpu5.itb.accesses                      8199171                       # DTB accesses
system.cpu5.numCycles                        11221600                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                    7873161                       # Number of instructions committed
system.cpu5.committedOps                      9729609                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              8498801                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                  4771                       # Number of float alu accesses
system.cpu5.num_func_calls                     330083                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      1089170                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     8498801                       # number of integer instructions
system.cpu5.num_fp_insts                         4771                       # number of float instructions
system.cpu5.num_int_register_reads           15057384                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           5778273                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                3683                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes               1100                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            28786346                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes            3970960                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      3586356                       # number of memory refs
system.cpu5.num_load_insts                    1960438                       # Number of load instructions
system.cpu5.num_store_insts                   1625918                       # Number of store instructions
system.cpu5.num_idle_cycles              1165898.097048                       # Number of idle cycles
system.cpu5.num_busy_cycles              10055701.902952                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.896102                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.103898                       # Percentage of idle cycles
system.cpu5.Branches                          1477571                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                  107      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                  6151665     63.14%     63.14% # Class of executed instruction
system.cpu5.op_class::IntMult                    4735      0.05%     63.19% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  2      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  4      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  2      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc               403      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     63.19% # Class of executed instruction
system.cpu5.op_class::MemRead                 1960438     20.12%     83.31% # Class of executed instruction
system.cpu5.op_class::MemWrite                1625918     16.69%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                   9743274                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     105                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           140637                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            8163768                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           141149                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            57.837944                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         16537693                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        16537693                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      8057891                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        8057891                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      8057891                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         8057891                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      8057891                       # number of overall hits
system.cpu5.icache.overall_hits::total        8057891                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       140637                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       140637                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       140637                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        140637                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       140637                       # number of overall misses
system.cpu5.icache.overall_misses::total       140637                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst      8198528                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      8198528                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      8198528                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      8198528                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      8198528                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      8198528                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.017154                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.017154                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.017154                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.017154                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.017154                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.017154                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           101001                       # number of replacements
system.cpu5.dcache.tags.tagsinuse         1016.490441                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            3454605                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           102025                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            33.860377                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data  1016.490441                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.992666                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.992666                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          7131662                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         7131662                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      1806632                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1806632                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      1510088                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1510088                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data        23475                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        23475                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data        34970                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        34970                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        34459                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        34459                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      3316720                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         3316720                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      3340195                       # number of overall hits
system.cpu5.dcache.overall_hits::total        3340195                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        56012                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        56012                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        33115                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        33115                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data        14852                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        14852                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          408                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          408                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          723                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          723                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        89127                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         89127                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       103979                       # number of overall misses
system.cpu5.dcache.overall_misses::total       103979                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data      1862644                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1862644                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      1543203                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1543203                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data        38327                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        38327                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data        35378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        35378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        35182                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        35182                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      3405847                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      3405847                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      3444174                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      3444174                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.030071                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.030071                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.021459                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.021459                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.387508                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.387508                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.011533                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.011533                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.020550                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.020550                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.026169                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.026169                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.030190                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.030190                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        52684                       # number of writebacks
system.cpu5.dcache.writebacks::total            52684                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                      775709                       # DTB read hits
system.cpu6.dtb.read_misses                       629                       # DTB read misses
system.cpu6.dtb.write_hits                     449923                       # DTB write hits
system.cpu6.dtb.write_misses                       39                       # DTB write misses
system.cpu6.dtb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                     635                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                    84                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                  776338                       # DTB read accesses
system.cpu6.dtb.write_accesses                 449962                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                          1225632                       # DTB hits
system.cpu6.dtb.misses                            668                       # DTB misses
system.cpu6.dtb.accesses                      1226300                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                     5814238                       # ITB inst hits
system.cpu6.itb.inst_misses                       512                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                     487                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                 5814750                       # ITB inst accesses
system.cpu6.itb.hits                          5814238                       # DTB hits
system.cpu6.itb.misses                            512                       # DTB misses
system.cpu6.itb.accesses                      5814750                       # DTB accesses
system.cpu6.numCycles                        16500697                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    5563112                       # Number of instructions committed
system.cpu6.committedOps                      6230549                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              5618888                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                353158                       # Number of float alu accesses
system.cpu6.num_func_calls                     291231                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       433447                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     5618888                       # number of integer instructions
system.cpu6.num_fp_insts                       353158                       # number of float instructions
system.cpu6.num_int_register_reads           10644816                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           4438985                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads              702690                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes             459370                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads            18699558                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes            3045723                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      1254486                       # number of memory refs
system.cpu6.num_load_insts                     803833                       # Number of load instructions
system.cpu6.num_store_insts                    450653                       # Number of store instructions
system.cpu6.num_idle_cycles              6968939.369053                       # Number of idle cycles
system.cpu6.num_busy_cycles              9531757.630947                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.577658                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.422342                       # Percentage of idle cycles
system.cpu6.Branches                           707577                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                  4628427     74.29%     74.29% # Class of executed instruction
system.cpu6.op_class::IntMult                  113300      1.82%     76.10% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     76.10% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd              56567      0.91%     77.01% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     77.01% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp              26982      0.43%     77.45% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt               6111      0.10%     77.54% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     77.54% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc             92583      1.49%     79.03% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult             24393      0.39%     79.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc          27726      0.44%     79.87% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     79.87% # Class of executed instruction
system.cpu6.op_class::MemRead                  803833     12.90%     92.77% # Class of executed instruction
system.cpu6.op_class::MemWrite                 450653      7.23%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   6230575                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             3639                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            5836659                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4151                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1406.085040                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          160                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         11633139                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        11633139                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      5811111                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        5811111                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      5811111                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         5811111                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      5811111                       # number of overall hits
system.cpu6.icache.overall_hits::total        5811111                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         3639                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         3639                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         3639                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          3639                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         3639                       # number of overall misses
system.cpu6.icache.overall_misses::total         3639                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst      5814750                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      5814750                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      5814750                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      5814750                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      5814750                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      5814750                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000626                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000626                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000626                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000626                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000626                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000626                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements             1950                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          914.734602                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            1272038                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             2889                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           440.303911                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   914.734602                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.893296                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.893296                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          939                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          529                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          161                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.916992                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          2455575                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         2455575                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       773336                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         773336                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       448539                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        448539                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data          293                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          293                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data          179                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data          159                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          159                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      1221875                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1221875                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      1222168                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1222168                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         2315                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2315                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         1097                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1097                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data           64                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           64                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          147                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data          164                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data         3412                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3412                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data         3476                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3476                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data       775651                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       775651                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data       449636                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       449636                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data          357                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          357                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data          326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data          323                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          323                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      1225287                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1225287                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      1225644                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1225644                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.002985                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.002985                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.002440                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.002440                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.179272                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.179272                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.450920                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.450920                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.507740                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.507740                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.002785                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.002785                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.002836                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.002836                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          341                       # number of writebacks
system.cpu6.dcache.writebacks::total              341                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                      775308                       # DTB read hits
system.cpu7.dtb.read_misses                       648                       # DTB read misses
system.cpu7.dtb.write_hits                     451065                       # DTB write hits
system.cpu7.dtb.write_misses                       47                       # DTB write misses
system.cpu7.dtb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                     663                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                    79                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                  775956                       # DTB read accesses
system.cpu7.dtb.write_accesses                 451112                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                          1226373                       # DTB hits
system.cpu7.dtb.misses                            695                       # DTB misses
system.cpu7.dtb.accesses                      1227068                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                     5815088                       # ITB inst hits
system.cpu7.itb.inst_misses                       518                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                          33                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                     551                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                     494                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                 5815606                       # ITB inst accesses
system.cpu7.itb.hits                          5815088                       # DTB hits
system.cpu7.itb.misses                            518                       # DTB misses
system.cpu7.itb.accesses                      5815606                       # DTB accesses
system.cpu7.numCycles                        16503034                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                    5564109                       # Number of instructions committed
system.cpu7.committedOps                      6232577                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              5620173                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                354429                       # Number of float alu accesses
system.cpu7.num_func_calls                     291087                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       433350                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     5620173                       # number of integer instructions
system.cpu7.num_fp_insts                       354429                       # number of float instructions
system.cpu7.num_int_register_reads           10657121                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           4439127                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads              706222                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes             461021                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads            18705455                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes            3046117                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      1255284                       # number of memory refs
system.cpu7.num_load_insts                     803259                       # Number of load instructions
system.cpu7.num_store_insts                    452025                       # Number of store instructions
system.cpu7.num_idle_cycles              6967158.610118                       # Number of idle cycles
system.cpu7.num_busy_cycles              9535875.389882                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.577826                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.422174                       # Percentage of idle cycles
system.cpu7.Branches                           707459                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                  4629508     74.28%     74.28% # Class of executed instruction
system.cpu7.op_class::IntMult                  112703      1.81%     76.09% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     76.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd              56791      0.91%     77.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     77.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp              27001      0.43%     77.43% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt               6075      0.10%     77.53% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     77.53% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc             92725      1.49%     79.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult             24508      0.39%     79.41% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc          28015      0.45%     79.86% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     79.86% # Class of executed instruction
system.cpu7.op_class::MemRead                  803259     12.89%     92.75% # Class of executed instruction
system.cpu7.op_class::MemWrite                 452025      7.25%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   6232610                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             3924                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            6347239                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             4436                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1430.847385                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         11635136                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        11635136                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      5811682                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        5811682                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      5811682                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         5811682                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      5811682                       # number of overall hits
system.cpu7.icache.overall_hits::total        5811682                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         3924                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         3924                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         3924                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          3924                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         3924                       # number of overall misses
system.cpu7.icache.overall_misses::total         3924                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst      5815606                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      5815606                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      5815606                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      5815606                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      5815606                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      5815606                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000675                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000675                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000675                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000675                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000675                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000675                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements             2037                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          968.586368                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            4151930                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             2978                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          1394.200806                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   968.586368                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.945885                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.945885                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          941                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          524                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.918945                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          2457082                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         2457082                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       772977                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         772977                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       449696                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        449696                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data          302                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          302                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data          189                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          189                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data          166                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      1222673                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1222673                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      1222975                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1222975                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         2262                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2262                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         1077                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1077                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data           72                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           72                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          150                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data          169                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data         3339                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          3339                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data         3411                       # number of overall misses
system.cpu7.dcache.overall_misses::total         3411                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data       775239                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       775239                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       450773                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       450773                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data          374                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          374                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data          339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data          335                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          335                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      1226012                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1226012                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      1226386                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1226386                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.002918                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.002918                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.002389                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.002389                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.192513                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.192513                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.442478                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.442478                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.504478                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.504478                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.002723                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.002723                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.002781                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.002781                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          345                       # number of writebacks
system.cpu7.dcache.writebacks::total              345                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
