#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 27 21:34:52 2024
# Process ID: 39948
# Current directory: D:/Code/Verilog/cjl/pipeline_cpu_optimize.runs/data_ram_synth_1
# Command line: vivado.exe -log data_ram.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram.tcl
# Log file: D:/Code/Verilog/cjl/pipeline_cpu_optimize.runs/data_ram_synth_1/data_ram.vds
# Journal file: D:/Code/Verilog/cjl/pipeline_cpu_optimize.runs/data_ram_synth_1\vivado.jou
#-----------------------------------------------------------
source data_ram.tcl -notrace
