Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct  8 10:01:25 2023
| Host         : DESKTOP-1PFU4II running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.324ns  (logic 5.326ns (39.975%)  route 7.998ns (60.025%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.588     3.054    btn_IBUF
    SLICE_X0Y124         LUT3 (Prop_lut3_I2_O)        0.150     3.204 r  led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           6.410     9.614    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.709    13.324 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.324    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.683ns  (logic 5.365ns (42.300%)  route 7.318ns (57.700%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.588     3.054    btn_IBUF
    SLICE_X0Y124         LUT3 (Prop_lut3_I2_O)        0.150     3.204 r  led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.730     8.935    led_OBUF[1]
    T9                   OBUF (Prop_obuf_I_O)         3.748    12.683 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.683    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.514ns  (logic 5.116ns (44.435%)  route 6.398ns (55.565%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  btn_IBUF_inst/O
                         net (fo=2, routed)           1.588     3.054    btn_IBUF
    SLICE_X0Y124         LUT3 (Prop_lut3_I2_O)        0.124     3.178 r  led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.810     7.989    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    11.514 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.514    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.151ns  (logic 5.130ns (46.009%)  route 6.020ns (53.991%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  btn_IBUF_inst/O
                         net (fo=2, routed)           1.588     3.054    btn_IBUF
    SLICE_X0Y124         LUT3 (Prop_lut3_I2_O)        0.124     3.178 r  led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.433     7.611    led_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    11.151 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.151    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.275ns  (logic 1.564ns (47.768%)  route 1.710ns (52.232%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.335     0.614    sw_IBUF[1]
    SLICE_X0Y124         LUT3 (Prop_lut3_I1_O)        0.045     0.659 r  led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.376     2.035    led_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.240     3.275 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.275    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.633ns  (logic 1.550ns (42.671%)  route 2.083ns (57.329%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.335     0.614    sw_IBUF[1]
    SLICE_X0Y124         LUT3 (Prop_lut3_I1_O)        0.045     0.659 r  led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.748     2.407    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.633 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.633    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.045ns  (logic 1.636ns (40.440%)  route 2.409ns (59.560%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.335     0.614    sw_IBUF[1]
    SLICE_X0Y124         LUT3 (Prop_lut3_I1_O)        0.048     0.662 r  led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.074     2.736    led_OBUF[1]
    T9                   OBUF (Prop_obuf_I_O)         1.309     4.045 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.045    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.533ns  (logic 1.598ns (35.241%)  route 2.936ns (64.759%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.335     0.614    sw_IBUF[1]
    SLICE_X0Y124         LUT3 (Prop_lut3_I1_O)        0.048     0.662 r  led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.601     3.263    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.270     4.533 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.533    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





