# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/CID\ Lab\ 7 {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:01 on Apr 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:00:01 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/CID\ Lab\ 7 {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/counter_w_autoreset.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:01 on Apr 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/counter_w_autoreset.v 
# -- Compiling module counter_W_autoreset
# 
# Top level modules:
# 	counter_W_autoreset
# End time: 18:00:01 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/CID\ Lab\ 7 {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/comp_ae.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:01 on Apr 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/comp_ae.v 
# -- Compiling module comp_ae
# 
# Top level modules:
# 	comp_ae
# End time: 18:00:01 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/thema/Documents/Laborator\ CID\ -\ Mihai\ Antonescu/CID\ Lab\ 7 {C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:02 on Apr 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7" C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:00:02 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 18:00:03 on Apr 14,2020
# Loading work.tb
# Loading work.top
# Loading work.counter_W_autoreset
# Loading work.comp_ae
# ** Warning: (vsim-3015) C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/top.v(6): [PCDPC] - Port size (8) does not match connection size (32) for port 'autoreset_limit'. The port definition is at: C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/counter_w_autoreset.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/numarator File: C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/counter_w_autoreset.v
# ** Warning: (vsim-3015) C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/top.v(6): [PCDPC] - Port size (8) does not match connection size (1) for port 'value'. The port definition is at: C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/counter_w_autoreset.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/numarator File: C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/counter_w_autoreset.v
# ** Warning: (vsim-3015) C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/top.v(11): [PCDPC] - Port size (8) does not match connection size (1) for port 'in0'. The port definition is at: C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/comp_ae.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/comparator File: C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/comp_ae.v
# ** Warning: (vsim-3015) C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/top.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'in1'. The port definition is at: C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/comp_ae.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/comparator File: C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/comp_ae.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/tb.v(38)
#    Time: 1195 ps  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID Lab 7/tb.v line 38
# End time: 18:00:29 on Apr 14,2020, Elapsed time: 0:00:26
# Errors: 0, Warnings: 4
