m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vaddress_registor
!s110 1624511261
!i10b 1
!s100 03QzNSI3XcBLXIUPIm3SK2
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IA1ZJ1GZNWJI8Z^0S0n3ih3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches
w1624507881
8C:/OtherActivities/FPGA/Processor_design/Processor/address_registor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/address_registor.v
!i122 155
L0 1 18
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1624511260.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/address_registor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/address_registor.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
valu
!s110 1624511299
!i10b 1
!s100 FiDP7Tkn<HPdf_93ZMW7Z2
R0
I3H9dd?zk5f9`lgMk=Ioi?1
R1
R2
w1624511296
8C:/OtherActivities/FPGA/Processor_design/Processor/alu.v
FC:/OtherActivities/FPGA/Processor_design/Processor/alu.v
!i122 158
L0 6 47
R3
r1
!s85 0
31
!s108 1624511298.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/alu.v|
!i113 1
R4
R5
vcounter
!s110 1624511326
!i10b 1
!s100 Do@EPbl<G>?LSO16JH;nh3
R0
IW`E:@Gd=nPdA]`SPe8[<90
R1
R2
w1624511324
8C:/OtherActivities/FPGA/Processor_design/Processor/counter.v
FC:/OtherActivities/FPGA/Processor_design/Processor/counter.v
!i122 161
L0 1 301
R3
r1
!s85 0
31
!s108 1624511326.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/counter.v|
!i113 1
R4
R5
vdata_registor
!s110 1624511317
!i10b 1
!s100 kk=Z`XDXIIKgPGeo_;zch1
R0
I_RaaeZWAa<dY[E3=4gF:O3
R1
R2
w1624511315
8C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v
!i122 160
L0 1 22
R3
r1
!s85 0
31
!s108 1624511317.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v|
!i113 1
R4
R5
vins_registor
!s110 1624511310
!i10b 1
!s100 hAQUFHPH1o7`3]:67F^Pe2
R0
I`5KdHOcdm5J^ZJD;<TSeN2
R1
R2
w1624511307
8C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v
!i122 159
L0 1 29
R3
r1
!s85 0
31
!s108 1624511309.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v|
!i113 1
R4
R5
vmux
!s110 1624511282
!i10b 1
!s100 46eOXal?4UBDTMLlG23fV3
R0
INNG9gIaA<SLHADa^^T45b3
R1
R2
w1624511280
8C:/OtherActivities/FPGA/Processor_design/Processor/mux.v
FC:/OtherActivities/FPGA/Processor_design/Processor/mux.v
!i122 157
L0 1 50
R3
r1
!s85 0
31
!s108 1624511282.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/mux.v|
!i113 1
R4
R5
vprocessor
!s110 1624512339
!i10b 1
!s100 ^IYG`SSXT3EEADGAhH6]M0
R0
IfG[Y3;[YI5XK3NWI>ZzHR1
R1
R2
w1624512324
8C:/OtherActivities/FPGA/Processor_design/Processor/processor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/processor.v
!i122 164
L0 1 164
R3
r1
!s85 0
31
!s108 1624512338.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/processor.v|
!i113 1
R4
R5
vram
!s110 1624511227
!i10b 1
!s100 SMc@HHLDoFPi3_HS:IeCF2
R0
I3=6DN>:gPm?QR7^ZjhXC]0
R1
R2
w1624511224
8C:/OtherActivities/FPGA/Processor_design/Processor/ram.v
FC:/OtherActivities/FPGA/Processor_design/Processor/ram.v
!i122 152
L0 1 172
R3
r1
!s85 0
31
!s108 1624511227.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/ram.v|
!i113 1
R4
R5
vregistor_no_inc
!s110 1624511215
!i10b 1
!s100 MALHaQ758f<^;ai:zIoS53
R0
I2W9dD@Dk?D?Eme_loRM782
R1
R2
w1624511213
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v
!i122 151
L0 1 21
R3
r1
!s85 0
31
!s108 1624511215.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v|
!i113 1
R4
R5
vregistor_unit
!s110 1624511365
!i10b 1
!s100 zGHh7_z@CM5K@mga]Q9>E2
R0
IciKk997;]e<d7e`:FJ>1?2
R1
R2
w1624511362
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v
!i122 163
L0 1 217
R3
r1
!s85 0
31
!s108 1624511364.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v|
!i113 1
R4
R5
vregistor_with_inc
!s110 1624511270
!i10b 1
!s100 P9XRTB;SLlNh0d]9:M4B12
R0
I;m:iPQUPU:j^XBKjXYSFN3
R1
R2
w1624511268
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v
!i122 156
L0 1 28
R3
r1
!s85 0
31
!s108 1624511269.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v|
!i113 1
R4
R5
vstate_machine
!s110 1624511256
!i10b 1
!s100 k=N5LH_ld4Oaon3zl:Rf82
R0
IH7eRZeSPOD7`WlP>9nJ^b1
R1
R2
w1624511254
8C:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v
FC:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v
!i122 154
L0 1 872
R3
r1
!s85 0
31
!s108 1624511255.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v|
!i113 1
R4
R5
vtest_bench_alu
Z6 !s110 1623989689
!i10b 1
!s100 CMVOlU3J8IQQkU`1JPXNW0
R0
IjznMKVkgIfl1?7SV[>giX2
R1
R2
w1623602008
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_alu.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_alu.v
!i122 75
L0 3 79
R3
r1
!s85 0
31
Z7 !s108 1623989689.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_alu.v|
!i113 1
R4
R5
vtest_bench_counter
R6
!i10b 1
!s100 F2eTQaE_:NZfgXQOa43_O0
R0
IEa<GGkfZ=4MbbVS4?ZWJR3
R1
R2
w1623487127
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_counter.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_counter.v
!i122 76
L0 3 72
R3
r1
!s85 0
31
R7
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_counter.v|
!i113 1
R4
R5
vtest_bench_registors
R6
!i10b 1
!s100 0iMl3XSgeao_YCa2O_z<^3
R0
IM[2gIbjPkRkFi@AfIVf>b2
R1
R2
w1623573260
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_registers.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_registers.v
!i122 77
L0 3 99
R3
r1
!s85 0
31
R7
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_registers.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_registers.v|
!i113 1
R4
R5
vtest_bench_SM
R6
!i10b 1
!s100 Q<Vd<]4zG<l7bI?TzHLF=3
R0
Iz4f;2EG2XCNNlcm@dZGeT1
R1
R2
w1623738160
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v
!i122 78
L0 3 36
R3
r1
!s85 0
31
R7
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v|
!i113 1
R4
R5
ntest_bench_@s@m
vtest_bench_top_module
R6
!i10b 1
!s100 oS8F=H4OX`cK;EMbabb:33
R0
IK19E^iKzIe4ba?O9Y]l>B3
R1
R2
w1623813649
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_top_module.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_top_module.v
!i122 79
L0 3 44
R3
r1
!s85 0
31
R7
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_top_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_top_module.v|
!i113 1
R4
R5
vtop_module
!s110 1624511348
!i10b 1
!s100 I@gj0T39lT8iFhc42`P2n0
R0
IdBFfMhM:kN78MXO3aDX;P0
R1
R2
w1624511345
8C:/OtherActivities/FPGA/Processor_design/Processor/top_module.v
FC:/OtherActivities/FPGA/Processor_design/Processor/top_module.v
!i122 162
L0 1 120
R3
r1
!s85 0
31
!s108 1624511347.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/top_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/top_module.v|
!i113 1
R4
R5
