//
// File created by:  irun
// Do not modify this file
//
+prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0
+rdcycle=1
+incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim
+define+SYN+prog0
+access+r
+nc64bit
-SDF_FILE
/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn/top_syn.sdf
-ACCESS
+r
-MESSAGES
-XLMODE
./INCA_libs/irun.lnx8664.15.20.nc
-RUNMODE
-CDSLIB
./INCA_libs/irun.lnx8664.15.20.nc/cds.lib
-HDLVAR
./INCA_libs/irun.lnx8664.15.20.nc/hdl.var
-WORK
worklib
-HASXLMODE
