{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639070534694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639070534699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 19:22:14 2021 " "Processing started: Thu Dec 09 19:22:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639070534699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070534699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_filters -c Digital_filters " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_filters -c Digital_filters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070534699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639070535115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639070535115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/models/iir_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/models/iir_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_filter " "Found entity 1: IIR_filter" {  } { { "src/models/IIR_filter.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/IIR_filter.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070543733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070543733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/models/cic_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/models/cic_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_filter " "Found entity 1: CIC_filter" {  } { { "src/models/CIC_filter.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/CIC_filter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070543735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070543735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "src/testbenches/tb.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/testbenches/tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070543737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070543737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/models/fir_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/models/fir_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_filter " "Found entity 1: FIR_filter" {  } { { "src/models/FIR_filter.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/FIR_filter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070543739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070543739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/nco15bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/nco15bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco15bit " "Found entity 1: nco15bit" {  } { { "nco15bit/synthesis/nco15bit.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/nco15bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070543740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070543740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "nco15bit/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070543932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070543932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "nco15bit/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070543989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070543989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "nco15bit/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070544045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070544045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "nco15bit/synthesis/submodules/asj_dxx_g.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070544101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070544101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "nco15bit/synthesis/submodules/asj_dxx.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070544158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070544158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "nco15bit/synthesis/submodules/asj_gal.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070544216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070544216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "nco15bit/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070544286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070544286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "nco15bit/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070544343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070544343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco15bit/synthesis/submodules/nco15bit_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/nco15bit_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco15bit_nco_ii_0 " "Found entity 1: nco15bit_nco_ii_0" {  } { { "nco15bit/synthesis/submodules/nco15bit_nco_ii_0.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/nco15bit_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070544346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070544346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/models/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/models/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070544348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070544348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639070544383 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ARDUINO_IO top.sv(20) " "Output port \"ARDUINO_IO\" at top.sv(20) has no driver" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639070544385 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST top.sv(15) " "Output port \"ADC_CONVST\" at top.sv(15) has no driver" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639070544385 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK top.sv(16) " "Output port \"ADC_SCK\" at top.sv(16) has no driver" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639070544385 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI top.sv(17) " "Output port \"ADC_SDI\" at top.sv(17) has no driver" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639070544385 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_filter FIR_filter:fir " "Elaborating entity \"FIR_filter\" for hierarchy \"FIR_filter:fir\"" {  } { { "src/models/top.sv" "fir" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070544392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC_filter CIC_filter:cic " "Elaborating entity \"CIC_filter\" for hierarchy \"CIC_filter:cic\"" {  } { { "src/models/top.sv" "cic" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070544442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIR_filter IIR_filter:iir " "Elaborating entity \"IIR_filter\" for hierarchy \"IIR_filter:iir\"" {  } { { "src/models/top.sv" "iir" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070544527 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "Digital_filter_stp " "Analysis and Synthesis generated Signal Tap or debug node instance \"Digital_filter_stp\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070546263 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639070546358 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.09.19:22:29 Progress: Loading sld24136505/alt_sld_fab_wrapper_hw.tcl " "2021.12.09.19:22:29 Progress: Loading sld24136505/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070549943 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070553918 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070554046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070558852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070559111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070559373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070559650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070559654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070559655 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639070560319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24136505/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24136505/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld24136505/alt_sld_fab.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070560505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070560505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070560575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070560575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070560577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070560577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070560633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070560633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070560709 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070560709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070560709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070560766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070560766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070561979 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "CIC_filter:cic\|first_comb_mem_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"CIC_filter:cic\|first_comb_mem_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639070562115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639070562115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 40 " "Parameter WIDTH set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639070562115 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639070562115 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639070562115 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639070562115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CIC_filter:cic\|altshift_taps:first_comb_mem_rtl_0 " "Elaborated megafunction instantiation \"CIC_filter:cic\|altshift_taps:first_comb_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070562217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CIC_filter:cic\|altshift_taps:first_comb_mem_rtl_0 " "Instantiated megafunction \"CIC_filter:cic\|altshift_taps:first_comb_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639070562217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639070562217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 40 " "Parameter \"WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639070562217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639070562217 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639070562217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gev.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gev.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gev " "Found entity 1: shift_taps_gev" {  } { { "db/shift_taps_gev.tdf" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/shift_taps_gev.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070562261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070562261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oic1 " "Found entity 1: altsyncram_oic1" {  } { { "db/altsyncram_oic1.tdf" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/altsyncram_oic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070562310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070562310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/cntr_ejf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070562360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070562360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23h " "Found entity 1: cntr_23h" {  } { { "db/cntr_23h.tdf" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/cntr_23h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639070562398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070562398 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639070562525 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[0\] GND " "Pin \"ARDUINO_IO\[0\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[1\] GND " "Pin \"ARDUINO_IO\[1\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[2\] GND " "Pin \"ARDUINO_IO\[2\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[3\] GND " "Pin \"ARDUINO_IO\[3\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[4\] GND " "Pin \"ARDUINO_IO\[4\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[5\] GND " "Pin \"ARDUINO_IO\[5\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[6\] GND " "Pin \"ARDUINO_IO\[6\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[7\] GND " "Pin \"ARDUINO_IO\[7\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[8\] GND " "Pin \"ARDUINO_IO\[8\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[9\] GND " "Pin \"ARDUINO_IO\[9\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[10\] GND " "Pin \"ARDUINO_IO\[10\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[11\] GND " "Pin \"ARDUINO_IO\[11\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[12\] GND " "Pin \"ARDUINO_IO\[12\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[13\] GND " "Pin \"ARDUINO_IO\[13\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[14\] GND " "Pin \"ARDUINO_IO\[14\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ARDUINO_IO\[15\] GND " "Pin \"ARDUINO_IO\[15\]\" is stuck at GND" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639070562739 "|top|ARDUINO_IO[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639070562739 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639070563042 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco15bit 22 " "Ignored 22 assignments for entity \"nco15bit\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639070563083 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639070563083 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639070563083 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1639070563083 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco15bit_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco15bit_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1639070563083 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "Digital_filter_stp 33 " "Successfully connected in-system debug instance \"Digital_filter_stp\" to all 33 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1639070564092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639070564153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639070564153 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639070564335 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639070564335 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639070564335 "|top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639070564335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1600 " "Implemented 1600 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639070564339 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639070564339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1428 " "Implemented 1428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639070564339 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639070564339 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "26 " "Implemented 26 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1639070564339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639070564339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639070564359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 19:22:44 2021 " "Processing ended: Thu Dec 09 19:22:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639070564359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639070564359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639070564359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639070564359 ""}
