# âš¡ Adi Abekasis | ASIC Test & Characterization Engineer

Electrical & Computer Engineer with **~4 years of hands-on experience** in **ASIC test, characterization, Qualification and Reliability Silicon validation**.  
Strong background in **memory subsystems, reliability testing, and data-driven analysis**, combining **hardware insight** with **automation and analytics skills**.

This GitHub serves as a **professional engineering portfolio**, highlighting selected projects that reflect **real-world silicon challenges**, test methodologies, and post-silicon workflows.

---

## ðŸ§© Professional Focus

- **ASIC Test Engineering**
  - Post-silicon validation & bring-up
  - Functional, stress, and corner testing
  - Debugging at block and SoC level

- **Characterization & Reliability**
  - ELFR, LTOL, HTOL, Aging test temperature sweeps (Cold / Room / Hot)
  - Margin analysis & failure trend tracking
  - Data consistency across long-term stress tests

- **Memory & Controllers**
  - Experience with memory controllers in complex systems
  - Pattern-based testing and behavioral analysis
  - Understanding of timing, voltage, and environmental sensitivities

---

## ðŸ”¬ Engineering Skill Set

### Test & Validation
- Test flow development & execution
- Failure reproduction and root-cause analysis
- Cross-temperature and cross-condition comparison
- Data correlation between test intervals

### Data & Automation
- Python-based analysis pipelines
- Test result preprocessing & aggregation
- Statistical evaluation of large test datasets
- Visualization for engineering decision support

### Systems Thinking
- Translating silicon behavior into measurable metrics
- Identifying weak points under stress conditions
- Bridging between test results and design intent

---

## ðŸ“ Selected Project Domains

### ðŸ”¹ Post-HTOL Test Data Analysis
**Predictive and analytical work on long-duration stress tests**
- Multi-readout analysis (early â†’ late life behavior)
- Feature extraction from test logs
- Predicting and identifying degradation trends across temperatures

ðŸ“‚ `post_htol_analysis/`

---

### ðŸ”¹ ASIC Test Data Processing & Modeling
**Engineering-oriented data analysis**
- Cleaning and structuring raw tester outputs
- Correlation between test phases
- Preparing data for characterization insights

ðŸ“‚ `asic_test_data_pipeline/`

---

### ðŸ”¹ Academic & Algorithmic Foundations
**Strong theoretical base supporting practical work**
- Signal processing & statistics
- Optimization and decision models
- Applied machine learning for engineering data

ðŸ“‚ `engineering_foundations/`

---

## ðŸ§  Engineering Philosophy

- **Data over assumptions** â€“ conclusions backed by measurements
- **Reproducibility matters** â€“ deterministic, traceable workflows
- **Understand the silicon** â€“ not just pass/fail, but *why*
- **Production mindset** â€“ scalable, maintainable solutions

---

## ðŸ› ï¸ Tools & Technologies

- **Languages:** Python, VB, VBA, MATLAB, JMP-JSL  
- **Analysis:** pandas, numpy, matplotlib, scikit-learn  
- **Test & Validation:** Pattern analysis, stress testing methodologies  
- **Environment:** Linux, Git, Jupyter, Visual Studio  

---

## ðŸ“¬ Contact

- **LinkedIn:** [_(Adi_Abekasis)_ ](https://www.linkedin.com/in/adi-abekasis-0bab98226?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app)
- **My CV Site:** [Adi Abekasis](https://adi-resume-web.netlify.app/)
- **Email:** adiabekasis2@gmail.com 

> This GitHub reflects ongoing professional growth in ASIC test and characterization.  
> Repositories evolve as new challenges and silicon learnings emerge.
