Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab tb_eyeriss_wrapper -debug all -s tb_eyeriss_wrapper 
Multi-threading is on. Using 18 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.true_dpbram_config_default
Compiling module work.GLB_addr_decoder(BANK_NUM=3,BANK...
Compiling module work.ifmap_load_ctrl
Compiling module work.wght_load_ctrl
Compiling module work.psum_load_ctrl
Compiling module work.psum_store_ctrl
Compiling module work.psum_selection_decoder(NUM_COLS=...
Compiling module work.TOP_ctrl(NUM_COLS=13,BANK_DEPTH=...
Compiling module work.true_dpbram(RAM_WIDTH=32,RAM_DEP...
Compiling module work.true_dpbram(RAM_WIDTH=32,RAM_DEP...
Compiling module work.true_dpbram(RAM_WIDTH=32,RAM_DEP...
Compiling module work.GLB
Compiling module work.MC(DATA_BITWIDTH=37)
Compiling module work.GIN_BUS(PACKET_IN_BITWIDTH=41,PA...
Compiling module work.MC(DATA_BITWIDTH=36)
Compiling module work.GIN_BUS(PACKET_IN_BITWIDTH=40,PA...
Compiling module work.MC(DATA_BITWIDTH=32,ID_BITWIDTH=...
Compiling module work.GIN_BUS(ID_BITWIDTH=5,PACKET_IN_...
Compiling module work.MC(DATA_BITWIDTH=32)
Compiling module work.GIN_BUS(PACKET_IN_BITWIDTH=36,PA...
Compiling module work.fifo(QUEUE_PTR_BANDWIDTH=4,ELE_B...
Compiling module work.fifo(QUEUE_PTR_BANDWIDTH=8,ELE_B...
Compiling module work.fifo(ELE_BANDWIDTH=32)
Compiling module work.PE_control(DATA_BITWIDTH=32,PSUM...
Compiling module work.RF(DATA_BITWIDTH=32,ADDR_BITWIDT...
Compiling module work.rams_dist(DATA_BITWIDTH=32,ADDR_...
Compiling module work.PE_datapath(DATA_BITWIDTH=32,WGH...
Compiling module work.PE_top(DATA_BITWIDTH=32,IFMAP_BU...
Compiling module work.PE_array(NUM_COLS=13,DATA_BITWID...
Compiling module work.eyeriss_wrapper
Compiling module work.tb_eyeriss_wrapper
Built simulation snapshot tb_eyeriss_wrapper
