0.6
2019.2
Nov  6 2019
21:57:16
E:/Vivado/Math/Math/solution3/sim/verilog/distFix.autotb.v,1589881946,systemVerilog,,,,apatb_distFix_top,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Vivado/Math/Math/solution3/sim/verilog/distFix.v,1589879416,systemVerilog,,,,distFix,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Vivado/Math/Math/solution3/sim/verilog/distFix_mac_muladcud.v,1589879418,systemVerilog,,,,distFix_mac_muladcud;distFix_mac_muladcud_DSP48_1,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Vivado/Math/Math/solution3/sim/verilog/distFix_mul_mul_1bkb.v,1589879418,systemVerilog,,,,distFix_mul_mul_1bkb;distFix_mul_mul_1bkb_DSP48_0,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Vivado/Math/Math/solution3/sim/verilog/sqrt_fixed_35_13_s.v,1589879414,systemVerilog,,,,sqrt_fixed_35_13_s,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
