# t_set_validbits a_set_validbits [program ID] [state] => [val]
table_add t_set_validbits a_set_validbits [program ID] 1 => 0xC0[9x00s] # first two bits turned on, representing ethernet and arp headers
table_add t_set_validbits a_set_validbits [program ID] 0 => 0x80[9x00s] # only first bit turned on, representing the ethernet header

### table init_meta_egress

## stages.p4: stage1()

## match.p4
# field to examine is ingress_port
# t1_stdmeta_exact set_meta_stdmeta [program ID] => [stdmeta_ID]
table_add t1_stdmeta_exact set_meta_stdmeta [program ID] => 1 # STDMETA_INGRESS_PORT
table_add t_test test_action [PPORT] => 1 # TEST COMMENT
table_add tset_context set_program [PPORT] => [program ID] [VIRT_PORT_0]
