PPA Report for pl_reg_divider
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 8
IO Count: 10
Cell Count: 38

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 680.74 MHz
Reg-to-Reg Critical Path Delay: 1.254 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
