<root><simulation><result_generated_time />2023-05-16 18:12:21<layer><layer_spec />{'B': 1, 'K': 486, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />54867456<total_data_size_element />{'W': 1119744, 'I': 112896, 'O': 23814}<total_data_reuse />{'W': 49, 'I': 486.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />9/31</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [12, 1, 1], 'I': [294, 1, 1], 'O': [98, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7)]], [[('FY', 3)], [('C', 2), ('K', 2)]], [], []]<I />[[[], [('K', 2)]], [[('FY', 3), ('OY', 7)], [('OX', 7), ('C', 2)]], [], []]<O />[[[('FY', 3)], [('C', 2)]], [[('OY', 7)], [('OX', 7), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('K', 9)], [('C', 64), ('K', 9), ('FX', 3), ('C', 2)], []]<I />[[('K', 3), ('K', 9), ('C', 64), ('K', 9)], [('FX', 3), ('C', 2)], []]<O />[[('K', 3), ('K', 9), ('C', 64)], [('K', 9), ('FX', 3), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [49.0, 1, 1, 1], 'I': [4.67, 104.14, 1.0, 1.0], 'O': [6.0, 64, 6, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [216, 8957952, 8957952], 'I': [512, 903168, 903168], 'O': [216, 190512, 190512], 'O_partial': [216, 190512, 0], 'O_final': [0, 0, 190512]}<actual_mem_utilization_individual />{'W': [0.42, 0.27, 0.0], 'I': [1.0, 0.03, 0.0], 'O': [0.42, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.42, 0.3, 0.0], 'I': [1.0, 0.3, 0.0], 'O': [0.42, 0.3, 0.0]}<effective_mem_size_bit />{'W': [72, 139968, 8957952], 'I': [512, 451584, 903168], 'O': [216, 190512, 190512], 'O_partial': [216, 190512, 0], 'O_final': [0, 0, 190512]}<total_unit_count />{'W': [588, 12, 1, 1], 'I': [588, 294, 1, 1], 'O': [588, 98, 1, 1]}<unique_unit_count />{'W': [12, 12, 1, 1], 'I': [126, 294, 1, 1], 'O': [98, 98, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [4.666666666666667, 1.0, 1.0, 1.0], 'O': [6.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1119744, 1119744], [1119744, 1119744], [1119744, 0]]<I />[[435456, 112896], [112896, 112896], [112896, 0]]<O />[[(9120762, 9144576), (142884, 119070)], [(119070, 142884), (23814, 0)], [(0, 23814), (0, 0)]]<O_partial />[[(9120762, 9144576), (142884, 119070)], [(119070, 142884), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (23814, 0)], [(0, 23814), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[139968, 139968], [17496, 17496], [4374, 0]]<I />[[54432, 14112], [1764, 1764], [441, 0]]<O />[[(1140095, 1143072), (17860, 14884)], [(1860, 2233), (372, 0)], [(0, 93), (0, 0)]]<O_partial />[([1140095, 1143072], [17860, 14884]), ([1860, 2233], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [372, 0]), ([0, 93], [0, 0])]</mem_access_count_word><mac_count><active />54867456<idle />40684032</mac_count></basic_info><energy><total_energy />121986189.5<mem_energy_breakdown><W />[98.1, 3467.5, 5825.5]<I />[23.4, 349.6, 587.3]<O />[811.2, 442.5, 123.9]</mem_energy_breakdown><MAC_energy><active_MAC />119940258.8<idle_MAC />2034201.6<total />121974460.39999999</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.476<utilization_without_data_loading />0.5742<utilization_spatial />0.5742<utilization_temporal_with_data_loading />0.8289<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />112578<latency_cycle_without_data_loading />93312<ideal_computing_cycle />93312<data_loading><load_cycle_total />19266<load_cycle_individual />{'W': [6, 17496, 0], 'I': [294, 1764, 0]}<load_cycle_combined />{'W': 17496, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-93311], [-82920, -76010], [-93312, -93312]], 'I': [[-93311], [-8600, -7170], [-93312, -93312]], 'O': [[-93312], [-93150, -91098], [-92940, -93219]]}<mem_stall_cycle_shared />{'W': [[-93311], [-82920, 0], [0, 0]], 'I': [[-93311], [-8600, 0], [0, 0]], 'O': [[-93312], [-93150, -91098], [-92940, -93219]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [216, 8957952, 8957952], 'I': [512, 903168, 903168], 'O': [216, 190512, 190512], 'O_partial': [216, 190512, 0], 'O_final': [0, 0, 190512]}<data_size_each_level_total />{'W': [2592, 8957952, 8957952], 'I': [150528, 903168, 903168], 'O': [21168, 190512, 190512]}<loop_cycles_each_level />{'W': [27, 93312, 93312], 'I': [15552, 93312, 93312], 'O': [1728, 93312, 93312]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [64, 6, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [96.0, 96.0], [96.0, 96.0]], 'I': [[3.4, 0.0], [9.7, 9.7], [9.7, 9.7]], 'O': [[8.0, 0.1], [12.2, 2.0], [2.0, 2.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [96.0, 96.0], [96.0, 96.0]], 'I': [[3.4, 0.3], [87.1, 9.7], [9.7, 9.7]], 'O': [[8.0, 8.0], [784.0, 12.2], [12.2, 2.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [96.0, 96.0], [96.0, 0]], 'I': [[3.4, 0.3], [87.1, 9.7], [9.7, 0]], 'O': [[8.0, 0.1], [12.2, 2.0], [2.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [197.4, 117.9], [105.7, 2.0]], 'I': [[3.4, 0.3], [197.4, 117.9], [105.7, 2.0]], 'O': [[8.0, 0.1], [197.4, 117.9], [105.7, 2.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 93312], [27, 27, 3456], [93312, 93312, 1]], 'I': [[1, 1, 93312], [1728, 15552, 6], [93312, 93312, 1]], 'O': [[1, 1, 93312], [1728, 1728, 54], [93312, 93312, 1]]}<trans_time_real />{'W': [[0, 1, 93312], [[3, 27, 3456], [5, 27, 3456]], [[17496, 93312, 1], [4374, 93312, 1]]], 'I': [[0, 1, 93312], [[8, 15552, 6], [294, 15552, 6]], [[1764, 93312, 1], [441, 93312, 1]]], 'O': [[0, 1, 93312], [[3, 1728, 54], [41, 1728, 54]], [[372, 93312, 1], [93, 93312, 1]]]}<single_stall_cycle />{'W': [[-1], [-24, -22], [-75816, -88938]], 'I': [[-1], [-1720, -1434], [-91548, -92871]], 'O': [[-1], [-1725, -1687], [-92940, -93219]]}<single_stall_count />{'W': [93311, 3455, 0], 'I': [93311, 5, 0], 'O': [93312, 54, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [372, 0]}, 1: {'W': [17275, 0], 'I': [1470, 0], 'O': [2214, 372]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-93312, -93312], [-92940, -93312]], 1: [[-72353, -93312], [-91098, -92940]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.6<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>