5 14 fd01 4 *
8 /home/trevorw/projects/devel/covered/diags/verilog 2 -t (main) 2 -vcd (race7.2.vcd) 2 -o (race7.2.cdd) 2 -v (race7.2.v) 1 -rI=foo 1 -rI 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 race7.2.v 8 24 1 
1 x 1 10 70004 1 0 0 0 1 17 0 1 0 0 0 0
3 0 foo "main.a" 0 race7.2.v 26 41 1 
2 1 32 32 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 36 36 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 2 27 8 1 0 0 0 1 17 1 1 0 0 0 0
1 b 3 30 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0
4 2 1 0 0
3 1 foo.u$0 "main.a.u$0" 0 race7.2.v 32 34 1 
2 3 33 33 50005 0 1 1010 0 0 1 1 a
2 4 33 33 10001 0 1 1410 0 0 1 1 b
2 5 33 33 10005 1 37 32 3 4
4 5 11 0 0
3 1 foo.u$1 "main.a.u$1" 0 race7.2.v 36 39 1 
2 6 37 37 20002 1 0 1008 0 0 32 48 5 0
2 7 37 37 10002 2 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 38 38 60006 1 1 1004 0 0 1 1 a
2 9 38 38 50005 1 1b 1008 8 0 1 18 0 1 0 1 0 0
2 10 38 38 10001 0 1 1410 0 0 1 1 b
2 11 38 38 10006 1 37 1a 9 10
4 11 0 0 0
4 7 11 11 0
3 0 bar "main.b" 0 race7.2.v 43 58 1 
2 12 49 49 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 13 53 53 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 4 44 8 1 0 0 0 1 17 1 1 0 0 0 0
1 b 5 47 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 12 1 0 0
4 13 1 0 0
3 1 bar.u$0 "main.b.u$0" 0 race7.2.v 49 51 1 
2 14 50 50 60006 0 1 1010 0 0 1 1 a
2 15 50 50 50005 0 1b 1020 14 0 1 18 0 1 0 0 0 0
2 16 50 50 10001 0 1 1410 0 0 1 1 b
2 17 50 50 10006 1 37 32 15 16
4 17 11 0 0
3 1 bar.u$1 "main.b.u$1" 0 race7.2.v 53 56 1 
2 18 54 54 20002 1 0 1008 0 0 32 48 5 0
2 19 54 54 10002 2 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 55 55 50005 1 1 1004 0 0 1 1 a
2 21 55 55 10001 0 1 1410 0 0 1 1 b
2 22 55 55 10005 1 37 16 20 21
4 22 0 0 0
4 19 11 22 0
3 1 main.u$0 "main.u$0" 0 race7.2.v 15 22 1 
