<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>aspartan7</ProductFamily>
        <Part>xa7s6-cpga196-2I</Part>
        <TopModelName>sha512Accel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.262</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_13_1>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>1402</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_13_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>sha512Accel.cpp:4</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_13_1>
                    <Name>VITIS_LOOP_13_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>sha512Accel.cpp:13</SourceLocation>
                </VITIS_LOOP_13_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>12</BRAM_18K>
            <FF>3609</FF>
            <LUT>9945</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>10</BRAM_18K>
            <DSP>10</DSP>
            <FF>7500</FF>
            <LUT>3750</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sha512Accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>sha512Accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>sha512Accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>sha512Accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>sha512Accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>sha512Accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>bitstream_dout</name>
            <Object>bitstream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bitstream_empty_n</name>
            <Object>bitstream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bitstream_read</name>
            <Object>bitstream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>size</name>
            <Object>size</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ap_vld</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>sha512Accel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399</InstName>
                    <ModuleName>sha512Accel_Pipeline_VITIS_LOOP_15_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>399</ID>
                    <BindInstances>icmp_ln15_fu_827_p2 add_ln15_fu_833_p2 icmp_ln16_fu_854_p2 icmp_ln18_fu_859_p2 counter_4_fu_864_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442</InstName>
                    <ModuleName>sha512Accel_Pipeline_VITIS_LOOP_26_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>442</ID>
                    <BindInstances>icmp_ln26_fu_817_p2 icmp_ln27_fu_838_p2 icmp_ln29_fu_843_p2 add_ln26_fu_848_p2 counter_2_fu_854_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha512Accel_Pipeline_VITIS_LOOP_38_4_fu_483</InstName>
                    <ModuleName>sha512Accel_Pipeline_VITIS_LOOP_38_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>483</ID>
                    <BindInstances>icmp_ln38_fu_611_p2 bitselect_1ns_128ns_7ns_1_1_1_U74 add_ln38_fu_787_p2 sizeIndex_1_fu_793_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha512Accel_Pipeline_VITIS_LOOP_46_5_fu_520</InstName>
                    <ModuleName>sha512Accel_Pipeline_VITIS_LOOP_46_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>520</ID>
                    <BindInstances>icmp_ln46_fu_1012_p2 add_ln46_fu_1018_p2 buffi_2_fu_1081_p2 buffi_3_fu_1102_p2 buffi_4_fu_1123_p2 buffi_5_fu_1144_p2 buffi_6_fu_1165_p2 buffi_7_fu_1186_p2 buffi_8_fu_1207_p2 buffi_9_fu_1228_p2 buffi_10_fu_1249_p2 buffi_11_fu_1270_p2 buffi_12_fu_1291_p2 buffi_13_fu_1312_p2 buffi_14_fu_1333_p2 buffi_15_fu_1354_p2 buffi_16_fu_1375_p2 buffi_17_fu_1396_p2 buffi_18_fu_1417_p2 buffi_19_fu_1438_p2 buffi_20_fu_1459_p2 buffi_21_fu_1480_p2 buffi_22_fu_1501_p2 buffi_23_fu_1522_p2 buffi_24_fu_1543_p2 buffi_25_fu_1564_p2 buffi_26_fu_1585_p2 buffi_27_fu_1606_p2 buffi_28_fu_1627_p2 buffi_29_fu_1648_p2 buffi_30_fu_1669_p2 buffi_31_fu_1690_p2 add_ln48_fu_1735_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_chunkProcessor_fu_557</InstName>
                    <ModuleName>chunkProcessor</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>557</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147</InstName>
                            <ModuleName>chunkProcessor_Pipeline_VITIS_LOOP_8_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>147</ID>
                            <BindInstances>icmp_ln8_fu_69_p2 add_ln8_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_chunkProcessor_Pipeline_VITIS_LOOP_24_1_fu_155</InstName>
                            <ModuleName>chunkProcessor_Pipeline_VITIS_LOOP_24_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>155</ID>
                            <BindInstances>icmp_ln24_fu_69_p2 add_ln24_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163</InstName>
                            <ModuleName>chunkProcessor_Pipeline_VITIS_LOOP_11_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>163</ID>
                            <BindInstances>icmp_ln11_fu_133_p2 add_ln13_fu_139_p2 add_ln14_fu_150_p2 add_ln16_fu_161_p2 add_ln16_1_fu_259_p2 xor_ln16_fu_294_p2 xor_ln16_1_fu_300_p2 xor_ln16_2_fu_314_p2 xor_ln16_3_fu_320_p2 add_ln16_3_fu_326_p2 add_ln11_fu_332_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168</InstName>
                            <ModuleName>chunkProcessor_Pipeline_VITIS_LOOP_27_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>168</ID>
                            <BindInstances>icmp_ln27_fu_320_p2 add_ln27_fu_326_p2 xor_ln13_fu_352_p2 and_ln13_fu_358_p2 and_ln13_1_fu_364_p2 or_ln13_fu_370_p2 xor_ln13_1_fu_466_p2 xor_ln13_2_fu_472_p2 add_ln13_fu_376_p2 add_ln13_2_fu_483_p2 or_ln15_fu_547_p2 and_ln15_fu_551_p2 and_ln15_1_fu_556_p2 or_ln15_3_fu_576_p2 xor_ln15_fu_590_p2 xor_ln15_1_fu_596_p2 add_ln19_fu_613_p2 kValues_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193</InstName>
                            <ModuleName>chunkProcessor_Pipeline_VITIS_LOOP_34_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>193</ID>
                            <BindInstances>icmp_ln34_fu_83_p2 add_ln34_fu_89_p2 add_ln35_fu_106_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>wValues_U wvars_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha512Accel_Pipeline_VITIS_LOOP_52_7_fu_566</InstName>
                    <ModuleName>sha512Accel_Pipeline_VITIS_LOOP_52_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>566</ID>
                    <BindInstances>icmp_ln52_fu_69_p2 add_ln52_fu_75_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>buffer_U buffer_1_U buffer_2_U buffer_3_U buffer_4_U buffer_5_U buffer_6_U buffer_7_U buffer_8_U buffer_9_U buffer_10_U buffer_11_U buffer_12_U buffer_13_U buffer_14_U buffer_15_U buffer_16_U buffer_17_U buffer_18_U buffer_19_U buffer_20_U buffer_21_U buffer_22_U buffer_23_U buffer_24_U buffer_25_U buffer_26_U buffer_27_U buffer_28_U buffer_29_U buffer_30_U buffer_31_U interHash_U wordsout_U message_U counter_5_fu_605_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>sha512Accel_Pipeline_VITIS_LOOP_15_2</Name>
            <Loops>
                <VITIS_LOOP_15_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.783</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>898</Best-caseLatency>
                    <Average-caseLatency>898</Average-caseLatency>
                    <Worst-caseLatency>898</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>897</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_2>
                        <Name>VITIS_LOOP_15_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>896</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>896</Latency>
                        <AbsoluteTimeLatency>8.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_15_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>sha512Accel.cpp:4</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_15_2>
                            <Name>VITIS_LOOP_15_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>sha512Accel.cpp:15</SourceLocation>
                        </VITIS_LOOP_15_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>156</FF>
                    <AVAIL_FF>7500</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1246</LUT>
                    <AVAIL_LUT>3750</AVAIL_LUT>
                    <UTIL_LUT>33</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>10</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_827_p2" SOURCE="sha512Accel.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_833_p2" SOURCE="sha512Accel.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_fu_854_p2" SOURCE="sha512Accel.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_859_p2" SOURCE="sha512Accel.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="counter_4_fu_864_p2" SOURCE="sha512Accel.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="counter_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha512Accel_Pipeline_VITIS_LOOP_26_3</Name>
            <Loops>
                <VITIS_LOOP_26_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.783</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_3>
                        <Name>VITIS_LOOP_26_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_26_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>sha512Accel.cpp:4</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_3>
                            <Name>VITIS_LOOP_26_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>sha512Accel.cpp:26</SourceLocation>
                        </VITIS_LOOP_26_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>155</FF>
                    <AVAIL_FF>7500</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1240</LUT>
                    <AVAIL_LUT>3750</AVAIL_LUT>
                    <UTIL_LUT>33</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>10</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_817_p2" SOURCE="sha512Accel.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln27_fu_838_p2" SOURCE="sha512Accel.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln29_fu_843_p2" SOURCE="sha512Accel.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_848_p2" SOURCE="sha512Accel.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="counter_2_fu_854_p2" SOURCE="sha512Accel.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="counter_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha512Accel_Pipeline_VITIS_LOOP_38_4</Name>
            <Loops>
                <VITIS_LOOP_38_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.213</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_38_4>
                        <Name>VITIS_LOOP_38_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_38_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>sha512Accel.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_38_4>
                            <Name>VITIS_LOOP_38_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>sha512Accel.cpp:38</SourceLocation>
                        </VITIS_LOOP_38_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>7500</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>140</LUT>
                    <AVAIL_LUT>3750</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>10</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_611_p2" SOURCE="sha512Accel.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_128ns_7ns_1_1_1_U74" SOURCE="sha512Accel.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_787_p2" SOURCE="sha512Accel.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4" OPTYPE="add" PRAGMA="" RTLNAME="sizeIndex_1_fu_793_p2" SOURCE="sha512Accel.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sizeIndex_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha512Accel_Pipeline_VITIS_LOOP_46_5</Name>
            <Loops>
                <VITIS_LOOP_46_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.728</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_46_5>
                        <Name>VITIS_LOOP_46_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_46_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>sha512Accel.cpp:45</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_46_5>
                            <Name>VITIS_LOOP_46_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>sha512Accel.cpp:46</SourceLocation>
                        </VITIS_LOOP_46_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>7500</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>611</LUT>
                    <AVAIL_LUT>3750</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>10</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_fu_1012_p2" SOURCE="sha512Accel.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_1018_p2" SOURCE="sha512Accel.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_2_fu_1081_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_3_fu_1102_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_4_fu_1123_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_5_fu_1144_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_6_fu_1165_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_7_fu_1186_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_8_fu_1207_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_9_fu_1228_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_10_fu_1249_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_11_fu_1270_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_12_fu_1291_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_13_fu_1312_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_14_fu_1333_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_15_fu_1354_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_16_fu_1375_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_17_fu_1396_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_18_fu_1417_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_19_fu_1438_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_20_fu_1459_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_21_fu_1480_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_22_fu_1501_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_23_fu_1522_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_24_fu_1543_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_25_fu_1564_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_26_fu_1585_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_27_fu_1606_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_28_fu_1627_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_29_fu_1648_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_30_fu_1669_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="buffi_31_fu_1690_p2" SOURCE="sha512Accel.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="buffi_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1735_p2" SOURCE="sha512Accel.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>chunkProcessor_Pipeline_VITIS_LOOP_8_1</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.542</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../wGenerator512/wGenerator512.cpp:7~../chunkProcessor512/chunkProcessor512.cpp:20</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_8_1>
                            <Name>VITIS_LOOP_8_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../wGenerator512/wGenerator512.cpp:8~../chunkProcessor512/chunkProcessor512.cpp:20</SourceLocation>
                        </VITIS_LOOP_8_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>7500</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>3750</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>10</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_fu_69_p2" SOURCE="../wGenerator512/wGenerator512.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_75_p2" SOURCE="../wGenerator512/wGenerator512.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln8" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>chunkProcessor_Pipeline_VITIS_LOOP_11_2</Name>
            <Loops>
                <VITIS_LOOP_11_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.113</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131</Best-caseLatency>
                    <Average-caseLatency>131</Average-caseLatency>
                    <Worst-caseLatency>131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_2>
                        <Name>VITIS_LOOP_11_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>129</Latency>
                        <AbsoluteTimeLatency>1.290 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_11_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../wGenerator512/wGenerator512.cpp:7~../chunkProcessor512/chunkProcessor512.cpp:20</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_11_2>
                            <Name>VITIS_LOOP_11_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>2</IterationDistance>
                            <SourceLocation>../wGenerator512/wGenerator512.cpp:11~../chunkProcessor512/chunkProcessor512.cpp:20</SourceLocation>
                        </VITIS_LOOP_11_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>219</FF>
                    <AVAIL_FF>7500</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>631</LUT>
                    <AVAIL_LUT>3750</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>10</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln11_fu_133_p2" SOURCE="../wGenerator512/wGenerator512.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_139_p2" SOURCE="../wGenerator512/wGenerator512.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_150_p2" SOURCE="../wGenerator512/wGenerator512.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_161_p2" SOURCE="../wGenerator512/wGenerator512.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_259_p2" SOURCE="../wGenerator512/wGenerator512.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln16_fu_294_p2" SOURCE="../wGenerator512/wGenerator512.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln16_1_fu_300_p2" SOURCE="../wGenerator512/wGenerator512.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln16_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln16_2_fu_314_p2" SOURCE="../wGenerator512/wGenerator512.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln16_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln16_3_fu_320_p2" SOURCE="../wGenerator512/wGenerator512.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln16_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_3_fu_326_p2" SOURCE="../wGenerator512/wGenerator512.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_332_p2" SOURCE="../wGenerator512/wGenerator512.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>chunkProcessor_Pipeline_VITIS_LOOP_24_1</Name>
            <Loops>
                <VITIS_LOOP_24_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.155</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_1>
                        <Name>VITIS_LOOP_24_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_24_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../chunkProcessor512/chunkProcessor512.cpp:24</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_24_1>
                            <Name>VITIS_LOOP_24_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../chunkProcessor512/chunkProcessor512.cpp:24</SourceLocation>
                        </VITIS_LOOP_24_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>7500</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>3750</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>10</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln24_fu_69_p2" SOURCE="../chunkProcessor512/chunkProcessor512.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_75_p2" SOURCE="../chunkProcessor512/chunkProcessor512.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>chunkProcessor_Pipeline_VITIS_LOOP_27_2</Name>
            <Loops>
                <VITIS_LOOP_27_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.262</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>162</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_2>
                        <Name>VITIS_LOOP_27_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>80</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_27_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../chunkProcessor512/chunkProcessor512.cpp:27</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_27_2>
                            <Name>VITIS_LOOP_27_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../chunkProcessor512/chunkProcessor512.cpp:27</SourceLocation>
                        </VITIS_LOOP_27_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>10</AVAIL_BRAM>
                    <UTIL_BRAM>20</UTIL_BRAM>
                    <FF>1039</FF>
                    <AVAIL_FF>7500</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>1417</LUT>
                    <AVAIL_LUT>3750</AVAIL_LUT>
                    <UTIL_LUT>37</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln27_fu_320_p2" SOURCE="../chunkProcessor512/chunkProcessor512.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_326_p2" SOURCE="../chunkProcessor512/chunkProcessor512.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln13_fu_352_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln13_fu_358_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln13_1_fu_364_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln13_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln13_fu_370_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln13_1_fu_466_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln13_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln13_2_fu_472_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln13_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_376_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_2_fu_483_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln15_fu_547_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln15_fu_551_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln15_1_fu_556_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln15_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln15_3_fu_576_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln15_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_fu_590_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_1_fu_596_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln15_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_613_p2" SOURCE="../chunkIteration512/chunkIter512.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="kValues_U" SOURCE="" STORAGESIZE="64 80 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="kValues" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>chunkProcessor_Pipeline_VITIS_LOOP_34_4</Name>
            <Loops>
                <VITIS_LOOP_34_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_4>
                        <Name>VITIS_LOOP_34_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_34_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../chunkProcessor512/chunkProcessor512.cpp:34</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_34_4>
                            <Name>VITIS_LOOP_34_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../chunkProcessor512/chunkProcessor512.cpp:34</SourceLocation>
                        </VITIS_LOOP_34_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>7500</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>135</LUT>
                    <AVAIL_LUT>3750</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>10</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_83_p2" SOURCE="../chunkProcessor512/chunkProcessor512.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_89_p2" SOURCE="../chunkProcessor512/chunkProcessor512.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_106_p2" SOURCE="../chunkProcessor512/chunkProcessor512.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>chunkProcessor</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.262</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>336</Best-caseLatency>
                    <Average-caseLatency>336</Average-caseLatency>
                    <Worst-caseLatency>336</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>336</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../chunkProcessor512/chunkProcessor512.cpp:19</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>10</BRAM_18K>
                    <AVAIL_BRAM>10</AVAIL_BRAM>
                    <UTIL_BRAM>100</UTIL_BRAM>
                    <FF>1952</FF>
                    <AVAIL_FF>7500</AVAIL_FF>
                    <UTIL_FF>26</UTIL_FF>
                    <LUT>2691</LUT>
                    <AVAIL_LUT>3750</AVAIL_LUT>
                    <UTIL_LUT>71</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="wValues_U" SOURCE="../chunkProcessor512/chunkProcessor512.cpp:19" STORAGESIZE="64 80 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="wValues" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="wvars_U" SOURCE="../chunkProcessor512/chunkProcessor512.cpp:23" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="wvars" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha512Accel_Pipeline_VITIS_LOOP_52_7</Name>
            <Loops>
                <VITIS_LOOP_52_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.155</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_52_7>
                        <Name>VITIS_LOOP_52_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_52_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>sha512Accel.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_52_7>
                            <Name>VITIS_LOOP_52_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>sha512Accel.cpp:52</SourceLocation>
                        </VITIS_LOOP_52_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>7500</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>3750</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>10</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_69_p2" SOURCE="sha512Accel.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_75_p2" SOURCE="sha512Accel.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha512Accel</Name>
            <Loops>
                <VITIS_LOOP_13_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.262</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1402</IterationLatency>
                        <PipelineDepth>1402</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399</Instance>
                            <Instance>grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442</Instance>
                            <Instance>grp_sha512Accel_Pipeline_VITIS_LOOP_38_4_fu_483</Instance>
                            <Instance>grp_sha512Accel_Pipeline_VITIS_LOOP_46_5_fu_520</Instance>
                            <Instance>grp_chunkProcessor_fu_557</Instance>
                            <Instance>grp_sha512Accel_Pipeline_VITIS_LOOP_52_7_fu_566</Instance>
                        </InstanceList>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>sha512Accel.cpp:4</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>sha512Accel.cpp:13</SourceLocation>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>10</AVAIL_BRAM>
                    <UTIL_BRAM>120</UTIL_BRAM>
                    <FF>3609</FF>
                    <AVAIL_FF>7500</AVAIL_FF>
                    <UTIL_FF>48</UTIL_FF>
                    <LUT>9945</LUT>
                    <AVAIL_LUT>3750</AVAIL_LUT>
                    <UTIL_LUT>265</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_1_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_2_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_3_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_4_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_5_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_6_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_7_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_8_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_9_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_10_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_11_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_12_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_13_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_14_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_15_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_16_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_17_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_18_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_19_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_20_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_21_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_22_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_23_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_24_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_25_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_26_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_27_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_28_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_29_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_30_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="buffer_31_U" SOURCE="sha512Accel.cpp:5" STORAGESIZE="1 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buffer_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="interHash_U" SOURCE="sha512Accel.cpp:6" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="interHash" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="wordsout_U" SOURCE="sha512Accel.cpp:43" STORAGESIZE="64 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="wordsout" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="message_U" SOURCE="sha512Accel.cpp:44" STORAGESIZE="64 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="message" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="counter_5_fu_605_p2" SOURCE="sha512Accel.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="counter_5" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim tool="modelsim"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="bitstream" index="0" direction="in" srcType="stream&lt;bool, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="bitstream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="size" index="1" direction="in" srcType="ap_uint&lt;128&gt;" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="size" name="size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="2" direction="out" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="output_r" name="output_r" usage="data" direction="out"/>
                <hwRef type="port" interface="output_r_ap_vld" name="output_r_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="bitstream" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="1" portPrefix="bitstream_">
            <portMaps>
                <portMap portMapName="bitstream_dout">RD_DATA</portMap>
                <portMap portMapName="bitstream_empty_n">EMPTY_N</portMap>
                <portMap portMapName="bitstream_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>bitstream_dout</port>
                <port>bitstream_empty_n</port>
                <port>bitstream_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="bitstream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="size" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="size">DATA</portMap>
            </portMaps>
            <ports>
                <port>size</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="size"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="512">
            <portMaps>
                <portMap portMapName="output_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="bitstream">in, 1</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="output_r">ap_vld, out, 512</column>
                    <column name="size">ap_none, in, 128</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="bitstream">in, stream&lt;bool 0&gt;&amp;</column>
                    <column name="size">in, ap_uint&lt;128&gt;</column>
                    <column name="output">out, ap_uint&lt;512&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="bitstream">bitstream, interface</column>
                    <column name="size">size, port</column>
                    <column name="output">output_r, port</column>
                    <column name="output">output_r_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport/>
</profile>

