{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 16142, "design__instance__area": 149224, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 202, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0133244, "power__switching__total": 0.00452678, "power__leakage__total": 7.52522e-08, "power__total": 0.0178512, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.278556, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.288464, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.306819, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.70835, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1858, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 160, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 6, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5130757075534803, "timing__setup__ws__corner:nom_ss_100C_1v60": -16.347222704860858, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -528.8427054848016, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -16.347222704860858, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 55, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 1641, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 160, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 6, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25, "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.0018048063554496798, "timing__setup__ws__corner:nom_ff_n40C_1v95": -1.4401769073826391, "timing__hold__tns__corner:nom_ff_n40C_1v95": -0.0018048063554496798, "timing__setup__tns__corner:nom_ff_n40C_1v95": -40.742237403659004, "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.0018048063554496798, "timing__setup__wns__corner:nom_ff_n40C_1v95": -1.4401769073826391, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 1, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": -0.001805, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 1, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 32, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 202, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.278556, "clock__skew__worst_setup": 0.288464, "timing__hold__ws": 0.306819, "timing__setup__ws": 3.70835, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 1000000000000000000000000000000, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 1000000000000000000000000000000, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 468.445 479.165", "design__core__bbox": "5.52 10.88 462.76 467.84", "design__instance__count__macros": 0, "design__instance__count__stdcell__type:physical__class:welltap": 2975, "design__instance__count__stdcell__type:physical__class:antennacell": 128, "design__instance__count__stdcell__type:physical__class:spacer": 336, "design__instance__count__stdcell__type:physical__class:misc": 0, "design__instance__count__stdcell__type:logical__class:sequential": 2510, "design__instance__count__stdcell__type:logical__class:buffer": 5847, "design__instance__count__stdcell__type:logical__class:clock_gate": 0, "design__instance__count__stdcell__type:logical__class:misc": 4346, "design__io": 78, "design__die__area": 224462, "design__core__area": 208940, "design__instance__count__stdcell": 16142, "design__instance__area__stdcell": 149224, "design__instance__area__macros": 0, "design__instance__utilization": 0.714196, "design__instance__utilization__stdcell": 0.714196, "flow__warnings__count": 0, "flow__errors__count": 0, "design__instance__count__stdcell__type:physical": 3439, "design__instance__count__stdcell__type:logical": 12703, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 10238579, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 332925, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2224, "antenna__violating__nets": 16, "antenna__violating__pins": 23, "route__antenna_violation__count": 16, "antenna_diodes_count": 128}