;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/05/2021 09:29:47 a. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x05210000  	1313
0x0008	0x06950000  	1685
0x000C	0x06950000  	1685
0x0010	0x06950000  	1685
0x0014	0x06950000  	1685
0x0018	0x06950000  	1685
0x001C	0x06950000  	1685
0x0020	0x06950000  	1685
0x0024	0x06950000  	1685
0x0028	0x06950000  	1685
0x002C	0x06950000  	1685
0x0030	0x06950000  	1685
0x0034	0x06950000  	1685
0x0038	0x06950000  	1685
0x003C	0x06950000  	1685
0x0040	0x06950000  	1685
0x0044	0x06950000  	1685
0x0048	0x06950000  	1685
0x004C	0x06950000  	1685
0x0050	0x06950000  	1685
0x0054	0x06950000  	1685
0x0058	0x06950000  	1685
0x005C	0x06950000  	1685
0x0060	0x06950000  	1685
0x0064	0x06950000  	1685
0x0068	0x05410000  	1345
0x006C	0x06950000  	1685
0x0070	0x06950000  	1685
0x0074	0x06950000  	1685
0x0078	0x06950000  	1685
0x007C	0x06950000  	1685
0x0080	0x06950000  	1685
0x0084	0x06950000  	1685
0x0088	0x06950000  	1685
0x008C	0x06950000  	1685
0x0090	0x06950000  	1685
0x0094	0x06950000  	1685
0x0098	0x06950000  	1685
0x009C	0x06950000  	1685
0x00A0	0x06950000  	1685
0x00A4	0x06950000  	1685
0x00A8	0x06950000  	1685
0x00AC	0x06950000  	1685
0x00B0	0x06950000  	1685
0x00B4	0x06950000  	1685
0x00B8	0x06950000  	1685
0x00BC	0x06950000  	1685
0x00C0	0x06950000  	1685
0x00C4	0x06950000  	1685
0x00C8	0x06950000  	1685
0x00CC	0x06950000  	1685
0x00D0	0x06950000  	1685
0x00D4	0x06950000  	1685
0x00D8	0x06950000  	1685
0x00DC	0x06950000  	1685
0x00E0	0x04D10000  	1233
0x00E4	0x06950000  	1685
0x00E8	0x06950000  	1685
0x00EC	0x06950000  	1685
0x00F0	0x06950000  	1685
0x00F4	0x06950000  	1685
0x00F8	0x06950000  	1685
0x00FC	0x06950000  	1685
0x0100	0x06950000  	1685
0x0104	0x06950000  	1685
0x0108	0x06950000  	1685
0x010C	0x06950000  	1685
0x0110	0x06950000  	1685
0x0114	0x06950000  	1685
0x0118	0x06950000  	1685
0x011C	0x06950000  	1685
0x0120	0x06950000  	1685
0x0124	0x06950000  	1685
0x0128	0x06950000  	1685
0x012C	0x06950000  	1685
; end of ____SysVT
_main:
;Ejercicio4.c, 30 :: 		void main() {
0x0520	0xF000F82C  BL	1404
0x0524	0xF000F90A  BL	1852
0x0528	0xF000F8AA  BL	1664
0x052C	0xF000F8C6  BL	1724
;Ejercicio4.c, 32 :: 		conf_maq();
0x0530	0xF7FFFFC2  BL	_conf_maq+0
;Ejercicio4.c, 34 :: 		ini_var();
0x0534	0xF7FFFF32  BL	_ini_var+0
;Ejercicio4.c, 36 :: 		while(1)
L_main0:
;Ejercicio4.c, 38 :: 		proceso();
0x0538	0xF7FFFF6A  BL	_proceso+0
;Ejercicio4.c, 39 :: 		}
0x053C	0xE7FC    B	L_main0
;Ejercicio4.c, 40 :: 		}
L_end_main:
L__main_end_loop:
0x053E	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x0468	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x046A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x046E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x0472	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x0476	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x0478	0xB001    ADD	SP, SP, #4
0x047A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x047C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x047E	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0482	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0486	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x048A	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x048C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x0490	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x0492	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x0494	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x0496	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x049A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x049E	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x04A0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x04A4	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x04A6	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x04A8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x04AC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x04B0	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x04B2	0xB001    ADD	SP, SP, #4
0x04B4	0x4770    BX	LR
; end of ___FillZeros
_conf_maq:
;Ejercicio4.c, 63 :: 		void conf_maq()
0x04B8	0xB081    SUB	SP, SP, #4
0x04BA	0xF8CDE000  STR	LR, [SP, #0]
;Ejercicio4.c, 66 :: 		config_gpios();
0x04BE	0xF7FFFE73  BL	_config_gpios+0
;Ejercicio4.c, 68 :: 		config_exti();
0x04C2	0xF7FFFEDF  BL	_config_exti+0
;Ejercicio4.c, 69 :: 		}
L_end_conf_maq:
0x04C6	0xF8DDE000  LDR	LR, [SP, #0]
0x04CA	0xB001    ADD	SP, SP, #4
0x04CC	0x4770    BX	LR
; end of _conf_maq
_config_gpios:
;Ejercicio4.c, 70 :: 		void config_gpios()
;Ejercicio4.c, 73 :: 		RCC_APB2ENRbits.IOPBEN=1;
0x01A8	0x2101    MOVS	R1, #1
0x01AA	0xB249    SXTB	R1, R1
0x01AC	0x4830    LDR	R0, [PC, #192]
0x01AE	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 83 :: 		for(i=8;i<16;i++)
; i start address is: 8 (R2)
0x01B0	0x2208    MOVS	R2, #8
; i end address is: 8 (R2)
L_config_gpios6:
; i start address is: 8 (R2)
0x01B2	0x2A10    CMP	R2, #16
0x01B4	0xD211    BCS	L_config_gpios7
;Ejercicio4.c, 84 :: 		GPIOB_CRH &=~ (15UL<<((i-8)*4));
0x01B6	0xF2A20008  SUBW	R0, R2, #8
0x01BA	0xB200    SXTH	R0, R0
0x01BC	0x0081    LSLS	R1, R0, #2
0x01BE	0xB209    SXTH	R1, R1
0x01C0	0xF04F000F  MOV	R0, #15
0x01C4	0x4088    LSLS	R0, R1
0x01C6	0x43C1    MVN	R1, R0
0x01C8	0x482A    LDR	R0, [PC, #168]
0x01CA	0x6800    LDR	R0, [R0, #0]
0x01CC	0xEA000101  AND	R1, R0, R1, LSL #0
0x01D0	0x4828    LDR	R0, [PC, #160]
0x01D2	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 83 :: 		for(i=8;i<16;i++)
0x01D4	0x1C52    ADDS	R2, R2, #1
0x01D6	0xB2D2    UXTB	R2, R2
;Ejercicio4.c, 84 :: 		GPIOB_CRH &=~ (15UL<<((i-8)*4));
; i end address is: 8 (R2)
0x01D8	0xE7EB    B	L_config_gpios6
L_config_gpios7:
;Ejercicio4.c, 86 :: 		for(i=8;i<16;i++)
; i start address is: 8 (R2)
0x01DA	0x2208    MOVS	R2, #8
; i end address is: 8 (R2)
L_config_gpios9:
; i start address is: 8 (R2)
0x01DC	0x2A10    CMP	R2, #16
0x01DE	0xD211    BCS	L_config_gpios10
;Ejercicio4.c, 87 :: 		GPIOB_CRH |= (6UL<<((i-8)*4)); // salida open drain 2 MHZ
0x01E0	0xF2A20008  SUBW	R0, R2, #8
0x01E4	0xB200    SXTH	R0, R0
0x01E6	0x0081    LSLS	R1, R0, #2
0x01E8	0xB209    SXTH	R1, R1
0x01EA	0xF04F0006  MOV	R0, #6
0x01EE	0xFA00F101  LSL	R1, R0, R1
0x01F2	0x4820    LDR	R0, [PC, #128]
0x01F4	0x6800    LDR	R0, [R0, #0]
0x01F6	0xEA400101  ORR	R1, R0, R1, LSL #0
0x01FA	0x481E    LDR	R0, [PC, #120]
0x01FC	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 86 :: 		for(i=8;i<16;i++)
0x01FE	0x1C52    ADDS	R2, R2, #1
0x0200	0xB2D2    UXTB	R2, R2
;Ejercicio4.c, 87 :: 		GPIOB_CRH |= (6UL<<((i-8)*4)); // salida open drain 2 MHZ
; i end address is: 8 (R2)
0x0202	0xE7EB    B	L_config_gpios9
L_config_gpios10:
;Ejercicio4.c, 94 :: 		RCC_APB2ENRbits.IOPCEN=1;
0x0204	0x2101    MOVS	R1, #1
0x0206	0xB249    SXTB	R1, R1
0x0208	0x481B    LDR	R0, [PC, #108]
0x020A	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 95 :: 		for(i=0;i<4;i++)
; i start address is: 8 (R2)
0x020C	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L_config_gpios12:
; i start address is: 8 (R2)
0x020E	0x2A04    CMP	R2, #4
0x0210	0xD20E    BCS	L_config_gpios13
;Ejercicio4.c, 96 :: 		GPIOC_CRL&=~(15UL<<(i*4));
0x0212	0x0091    LSLS	R1, R2, #2
0x0214	0xB209    SXTH	R1, R1
0x0216	0xF04F000F  MOV	R0, #15
0x021A	0x4088    LSLS	R0, R1
0x021C	0x43C1    MVN	R1, R0
0x021E	0x4817    LDR	R0, [PC, #92]
0x0220	0x6800    LDR	R0, [R0, #0]
0x0222	0xEA000101  AND	R1, R0, R1, LSL #0
0x0226	0x4815    LDR	R0, [PC, #84]
0x0228	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 95 :: 		for(i=0;i<4;i++)
0x022A	0x1C52    ADDS	R2, R2, #1
0x022C	0xB2D2    UXTB	R2, R2
;Ejercicio4.c, 96 :: 		GPIOC_CRL&=~(15UL<<(i*4));
; i end address is: 8 (R2)
0x022E	0xE7EE    B	L_config_gpios12
L_config_gpios13:
;Ejercicio4.c, 97 :: 		for(i=0;i<4;i++)
; i start address is: 8 (R2)
0x0230	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
L_config_gpios15:
; i start address is: 8 (R2)
0x0232	0x2A04    CMP	R2, #4
0x0234	0xD20E    BCS	L_config_gpios16
;Ejercicio4.c, 98 :: 		GPIOC_CRL |= (8UL<<(i*4));  //ENTRADA DIGITAL PULLUP O PULLDOWN
0x0236	0x0091    LSLS	R1, R2, #2
0x0238	0xB209    SXTH	R1, R1
0x023A	0xF04F0008  MOV	R0, #8
0x023E	0xFA00F101  LSL	R1, R0, R1
0x0242	0x480E    LDR	R0, [PC, #56]
0x0244	0x6800    LDR	R0, [R0, #0]
0x0246	0xEA400101  ORR	R1, R0, R1, LSL #0
0x024A	0x480C    LDR	R0, [PC, #48]
0x024C	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 97 :: 		for(i=0;i<4;i++)
0x024E	0x1C52    ADDS	R2, R2, #1
0x0250	0xB2D2    UXTB	R2, R2
;Ejercicio4.c, 98 :: 		GPIOC_CRL |= (8UL<<(i*4));  //ENTRADA DIGITAL PULLUP O PULLDOWN
; i end address is: 8 (R2)
0x0252	0xE7EE    B	L_config_gpios15
L_config_gpios16:
;Ejercicio4.c, 99 :: 		GPIOC_ODR &=~15UL; //BO B1 B2 B3 COMO PULLDOWN
0x0254	0x480A    LDR	R0, [PC, #40]
0x0256	0x6801    LDR	R1, [R0, #0]
0x0258	0xF06F000F  MVN	R0, #15
0x025C	0x4001    ANDS	R1, R0
0x025E	0x4808    LDR	R0, [PC, #32]
0x0260	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 100 :: 		GPIOC_ODR |= 15UL; //B0 B1 B2 B3 COMO PULLUP
0x0262	0x4807    LDR	R0, [PC, #28]
0x0264	0x6800    LDR	R0, [R0, #0]
0x0266	0xF040010F  ORR	R1, R0, #15
0x026A	0x4805    LDR	R0, [PC, #20]
0x026C	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 101 :: 		}
L_end_config_gpios:
0x026E	0x4770    BX	LR
0x0270	0x030C4242  	RCC_APB2ENRbits+0
0x0274	0x0C044001  	GPIOB_CRH+0
0x0278	0x03104242  	RCC_APB2ENRbits+0
0x027C	0x10004001  	GPIOC_CRL+0
0x0280	0x100C4001  	GPIOC_ODR+0
; end of _config_gpios
_config_exti:
;Ejercicio4.c, 102 :: 		void config_exti()
0x0284	0xB081    SUB	SP, SP, #4
0x0286	0xF8CDE000  STR	LR, [SP, #0]
;Ejercicio4.c, 112 :: 		RCC_APB2ENRbits.IOPCEN=1;
0x028A	0x2201    MOVS	R2, #1
0x028C	0xB252    SXTB	R2, R2
0x028E	0x4832    LDR	R0, [PC, #200]
0x0290	0x6002    STR	R2, [R0, #0]
;Ejercicio4.c, 113 :: 		GPIOC_CRH &=~( 15UL<<((13-8)*4));
0x0292	0x4832    LDR	R0, [PC, #200]
0x0294	0x6801    LDR	R1, [R0, #0]
0x0296	0xF46F0070  MVN	R0, #15728640
0x029A	0x4001    ANDS	R1, R0
0x029C	0x482F    LDR	R0, [PC, #188]
0x029E	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 114 :: 		GPIOC_CRH |= ( 4UL<<((13-8)*4) );     //EDF
0x02A0	0x482E    LDR	R0, [PC, #184]
0x02A2	0x6800    LDR	R0, [R0, #0]
0x02A4	0xF4400180  ORR	R1, R0, #4194304
0x02A8	0x482C    LDR	R0, [PC, #176]
0x02AA	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 116 :: 		RCC_APB2ENRbits.AFIOEN=1;
0x02AC	0x482C    LDR	R0, [PC, #176]
0x02AE	0x6002    STR	R2, [R0, #0]
;Ejercicio4.c, 117 :: 		AFIO_EXTICR4=2UL<<4;
0x02B0	0xF04F0120  MOV	R1, #32
0x02B4	0x482B    LDR	R0, [PC, #172]
0x02B6	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 119 :: 		EXTI_RTSRbits.TR13=1;
0x02B8	0x482B    LDR	R0, [PC, #172]
0x02BA	0x6002    STR	R2, [R0, #0]
;Ejercicio4.c, 121 :: 		EXTI_IMRbits.MR13=1;
0x02BC	0x482B    LDR	R0, [PC, #172]
0x02BE	0x6002    STR	R2, [R0, #0]
;Ejercicio4.c, 124 :: 		NVIC_IntEnable(IVT_INT_EXTI15_10);
0x02C0	0xF2400038  MOVW	R0, #56
0x02C4	0xF7FFFF34  BL	_NVIC_IntEnable+0
;Ejercicio4.c, 128 :: 		RCC_APB2ENRbits.IOPBEN=1;
0x02C8	0x2201    MOVS	R2, #1
0x02CA	0xB252    SXTB	R2, R2
0x02CC	0x4828    LDR	R0, [PC, #160]
0x02CE	0x6002    STR	R2, [R0, #0]
;Ejercicio4.c, 129 :: 		GPIOB_CRH &=~( 15UL<<((10-8)*4));
0x02D0	0x4828    LDR	R0, [PC, #160]
0x02D2	0x6801    LDR	R1, [R0, #0]
0x02D4	0xF46F6070  MVN	R0, #3840
0x02D8	0x4001    ANDS	R1, R0
0x02DA	0x4826    LDR	R0, [PC, #152]
0x02DC	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 130 :: 		GPIOB_CRH |= ( 8UL<<((10-8)*4) );     //EDPD
0x02DE	0x4825    LDR	R0, [PC, #148]
0x02E0	0x6800    LDR	R0, [R0, #0]
0x02E2	0xF4406100  ORR	R1, R0, #2048
0x02E6	0x4823    LDR	R0, [PC, #140]
0x02E8	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 132 :: 		RCC_APB2ENRbits.AFIOEN=1;
0x02EA	0x481D    LDR	R0, [PC, #116]
0x02EC	0x6002    STR	R2, [R0, #0]
;Ejercicio4.c, 133 :: 		AFIO_EXTICR3=1UL<<8;     //pb10 COMO LINEA 10 de interrupción
0x02EE	0xF44F7180  MOV	R1, #256
0x02F2	0x4821    LDR	R0, [PC, #132]
0x02F4	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 135 :: 		EXTI_FTSRbits.TR10=1;    //linea 10 por falnco de bajada
0x02F6	0x4821    LDR	R0, [PC, #132]
0x02F8	0x6002    STR	R2, [R0, #0]
;Ejercicio4.c, 137 :: 		EXTI_IMRbits.MR10=1;
0x02FA	0x4821    LDR	R0, [PC, #132]
0x02FC	0x6002    STR	R2, [R0, #0]
;Ejercicio4.c, 139 :: 		NVIC_IntEnable(IVT_INT_EXTI15_10);
0x02FE	0xF2400038  MOVW	R0, #56
0x0302	0xF7FFFF15  BL	_NVIC_IntEnable+0
;Ejercicio4.c, 143 :: 		RCC_APB2ENRbits.IOPAEN=1;
0x0306	0x2301    MOVS	R3, #1
0x0308	0xB25B    SXTB	R3, R3
0x030A	0x481E    LDR	R0, [PC, #120]
0x030C	0x6003    STR	R3, [R0, #0]
;Ejercicio4.c, 144 :: 		GPIOA_CRL &=~( 15UL<<((4)*4));
0x030E	0x481E    LDR	R0, [PC, #120]
0x0310	0x6801    LDR	R1, [R0, #0]
0x0312	0xF46F2070  MVN	R0, #983040
0x0316	0x4001    ANDS	R1, R0
0x0318	0x481B    LDR	R0, [PC, #108]
0x031A	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 145 :: 		GPIOA_CRL |= ( 8UL<<((4)*4) );     //EDPD
0x031C	0x481A    LDR	R0, [PC, #104]
0x031E	0x6800    LDR	R0, [R0, #0]
0x0320	0xF4402100  ORR	R1, R0, #524288
0x0324	0x4818    LDR	R0, [PC, #96]
0x0326	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 146 :: 		GPIOA_ODR.B4=0;   //ACTIVA RESISTENCIA DE PULLDOWN
0x0328	0x2100    MOVS	R1, #0
0x032A	0xB249    SXTB	R1, R1
0x032C	0x4817    LDR	R0, [PC, #92]
0x032E	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 148 :: 		RCC_APB2ENRbits.AFIOEN=1;
0x0330	0x480B    LDR	R0, [PC, #44]
0x0332	0x6003    STR	R3, [R0, #0]
;Ejercicio4.c, 149 :: 		AFIO_EXTICR2bits.EXTI4=0;     //PA4 COMO LINEA 4 de interrupción
0x0334	0x2200    MOVS	R2, #0
0x0336	0x4916    LDR	R1, [PC, #88]
0x0338	0x7808    LDRB	R0, [R1, #0]
0x033A	0xF3620003  BFI	R0, R2, #0, #4
0x033E	0x7008    STRB	R0, [R1, #0]
;Ejercicio4.c, 151 :: 		EXTI_RTSRbits.TR4=1;    //linea 4 por falnco de SUBIDA
0x0340	0x4814    LDR	R0, [PC, #80]
0x0342	0x6003    STR	R3, [R0, #0]
;Ejercicio4.c, 153 :: 		EXTI_IMRbits.MR4=1;
0x0344	0x4814    LDR	R0, [PC, #80]
0x0346	0x6003    STR	R3, [R0, #0]
;Ejercicio4.c, 155 :: 		NVIC_IntEnable(IVT_INT_EXTI4);
0x0348	0xF240001A  MOVW	R0, #26
0x034C	0xF7FFFEF0  BL	_NVIC_IntEnable+0
;Ejercicio4.c, 157 :: 		}
L_end_config_exti:
0x0350	0xF8DDE000  LDR	LR, [SP, #0]
0x0354	0xB001    ADD	SP, SP, #4
0x0356	0x4770    BX	LR
0x0358	0x03104242  	RCC_APB2ENRbits+0
0x035C	0x10044001  	GPIOC_CRH+0
0x0360	0x03004242  	RCC_APB2ENRbits+0
0x0364	0x00144001  	AFIO_EXTICR4+0
0x0368	0x81344220  	EXTI_RTSRbits+0
0x036C	0x80344220  	EXTI_IMRbits+0
0x0370	0x030C4242  	RCC_APB2ENRbits+0
0x0374	0x0C044001  	GPIOB_CRH+0
0x0378	0x00104001  	AFIO_EXTICR3+0
0x037C	0x81A84220  	EXTI_FTSRbits+0
0x0380	0x80284220  	EXTI_IMRbits+0
0x0384	0x03084242  	RCC_APB2ENRbits+0
0x0388	0x08004001  	GPIOA_CRL+0
0x038C	0x01904221  	GPIOA_ODR+0
0x0390	0x000C4001  	AFIO_EXTICR2bits+0
0x0394	0x81104220  	EXTI_RTSRbits+0
0x0398	0x80104220  	EXTI_IMRbits+0
; end of _config_exti
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 198 :: 		
; ivt start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 210 :: 		
0x0132	0x2804    CMP	R0, #4
0x0134	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 215 :: 		
0x0136	0x4919    LDR	R1, [PC, #100]
0x0138	0x6809    LDR	R1, [R1, #0]
0x013A	0xF4413280  ORR	R2, R1, #65536
0x013E	0x4917    LDR	R1, [PC, #92]
0x0140	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 216 :: 		
0x0142	0xE028    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_101_102_103.c, 217 :: 		
; ivt start address is: 0 (R0)
0x0144	0x2805    CMP	R0, #5
0x0146	0xD106    BNE	L_NVIC_IntEnable14
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 222 :: 		
0x0148	0x4914    LDR	R1, [PC, #80]
0x014A	0x6809    LDR	R1, [R1, #0]
0x014C	0xF4413200  ORR	R2, R1, #131072
0x0150	0x4912    LDR	R1, [PC, #72]
0x0152	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 223 :: 		
0x0154	0xE01F    B	L_NVIC_IntEnable15
L_NVIC_IntEnable14:
;__Lib_System_101_102_103.c, 224 :: 		
; ivt start address is: 0 (R0)
0x0156	0x2806    CMP	R0, #6
0x0158	0xD106    BNE	L_NVIC_IntEnable16
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 229 :: 		
0x015A	0x4910    LDR	R1, [PC, #64]
0x015C	0x6809    LDR	R1, [R1, #0]
0x015E	0xF4412280  ORR	R2, R1, #262144
0x0162	0x490E    LDR	R1, [PC, #56]
0x0164	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 230 :: 		
0x0166	0xE016    B	L_NVIC_IntEnable17
L_NVIC_IntEnable16:
;__Lib_System_101_102_103.c, 231 :: 		
; ivt start address is: 0 (R0)
0x0168	0x280F    CMP	R0, #15
0x016A	0xD106    BNE	L_NVIC_IntEnable18
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 236 :: 		
0x016C	0x490C    LDR	R1, [PC, #48]
0x016E	0x6809    LDR	R1, [R1, #0]
0x0170	0xF0410202  ORR	R2, R1, #2
0x0174	0x490A    LDR	R1, [PC, #40]
0x0176	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 237 :: 		
0x0178	0xE00D    B	L_NVIC_IntEnable19
L_NVIC_IntEnable18:
;__Lib_System_101_102_103.c, 238 :: 		
; ivt start address is: 0 (R0)
0x017A	0x2810    CMP	R0, #16
0x017C	0xD30B    BCC	L_NVIC_IntEnable20
;__Lib_System_101_102_103.c, 243 :: 		
0x017E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0182	0x0961    LSRS	R1, R4, #5
0x0184	0x008A    LSLS	R2, R1, #2
0x0186	0x4907    LDR	R1, [PC, #28]
0x0188	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 244 :: 		
0x018A	0xF004021F  AND	R2, R4, #31
0x018E	0xF04F0101  MOV	R1, #1
0x0192	0x4091    LSLS	R1, R2
0x0194	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 245 :: 		
L_NVIC_IntEnable20:
L_NVIC_IntEnable19:
L_NVIC_IntEnable17:
L_NVIC_IntEnable15:
L_NVIC_IntEnable13:
;__Lib_System_101_102_103.c, 246 :: 		
L_end_NVIC_IntEnable:
0x0196	0xB001    ADD	SP, SP, #4
0x0198	0x4770    BX	LR
0x019A	0xBF00    NOP
0x019C	0xED24E000  	SCB_SHCRS+0
0x01A0	0xE010E000  	STK_CTRL+0
0x01A4	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_ini_var:
;Ejercicio4.c, 58 :: 		void ini_var()
;Ejercicio4.c, 60 :: 		Display=vector[0]<<8;
0x039C	0xF24C0100  MOVW	R1, #49152
0x03A0	0x4802    LDR	R0, [PC, #8]
0x03A2	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 61 :: 		play=0;
0x03A4	0x2100    MOVS	R1, #0
0x03A6	0x4802    LDR	R0, [PC, #8]
0x03A8	0x7001    STRB	R1, [R0, #0]
;Ejercicio4.c, 62 :: 		}
L_end_ini_var:
0x03AA	0x4770    BX	LR
0x03AC	0x0C0C4001  	GPIOB_ODR+0
0x03B0	0x00012000  	_play+0
; end of _ini_var
_proceso:
;Ejercicio4.c, 41 :: 		void proceso()
;Ejercicio4.c, 43 :: 		if(play){
0x0410	0x4811    LDR	R0, [PC, #68]
0x0412	0x7800    LDRB	R0, [R0, #0]
0x0414	0xB1F0    CBZ	R0, L_proceso2
;Ejercicio4.c, 44 :: 		if(++contador==16) contador=0;
0x0416	0x4811    LDR	R0, [PC, #68]
0x0418	0x7800    LDRB	R0, [R0, #0]
0x041A	0x1C41    ADDS	R1, R0, #1
0x041C	0x480F    LDR	R0, [PC, #60]
0x041E	0x7001    STRB	R1, [R0, #0]
0x0420	0x480E    LDR	R0, [PC, #56]
0x0422	0x7800    LDRB	R0, [R0, #0]
0x0424	0x2810    CMP	R0, #16
0x0426	0xD102    BNE	L_proceso3
0x0428	0x2100    MOVS	R1, #0
0x042A	0x480C    LDR	R0, [PC, #48]
0x042C	0x7001    STRB	R1, [R0, #0]
L_proceso3:
;Ejercicio4.c, 45 :: 		Display=vector[contador]<<8;
0x042E	0x480B    LDR	R0, [PC, #44]
0x0430	0x7801    LDRB	R1, [R0, #0]
0x0432	0x480B    LDR	R0, [PC, #44]
0x0434	0x1840    ADDS	R0, R0, R1
0x0436	0x7800    LDRB	R0, [R0, #0]
0x0438	0x0201    LSLS	R1, R0, #8
0x043A	0xB289    UXTH	R1, R1
0x043C	0x4809    LDR	R0, [PC, #36]
0x043E	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 46 :: 		Delay_ms(250);
0x0440	0xF6424729  MOVW	R7, #11305
0x0444	0xF2C0070A  MOVT	R7, #10
0x0448	0xBF00    NOP
0x044A	0xBF00    NOP
L_proceso4:
0x044C	0x1E7F    SUBS	R7, R7, #1
0x044E	0xD1FD    BNE	L_proceso4
0x0450	0xBF00    NOP
0x0452	0xBF00    NOP
;Ejercicio4.c, 47 :: 		}
L_proceso2:
;Ejercicio4.c, 57 :: 		}
L_end_proceso:
0x0454	0x4770    BX	LR
0x0456	0xBF00    NOP
0x0458	0x00012000  	_play+0
0x045C	0x00002000  	_contador+0
0x0460	0x06AC0000  	_vector+0
0x0464	0x0C0C4001  	GPIOB_ODR+0
; end of _proceso
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 385 :: 		
0x057C	0xB082    SUB	SP, SP, #8
0x057E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 389 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0582	0x4A37    LDR	R2, [PC, #220]
;__Lib_System_101_102_103.c, 390 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0584	0x4B37    LDR	R3, [PC, #220]
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 16 (R4)
0x0586	0x4C38    LDR	R4, [PC, #224]
;__Lib_System_101_102_103.c, 400 :: 		
0x0588	0xF00300F0  AND	R0, R3, #240
;__Lib_System_101_102_103.c, 401 :: 		
0x058C	0x0901    LSRS	R1, R0, #4
;__Lib_System_101_102_103.c, 402 :: 		
0x058E	0x4837    LDR	R0, [PC, #220]
0x0590	0x1840    ADDS	R0, R0, R1
0x0592	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_101_102_103.c, 404 :: 		
0x0594	0xFA04F100  LSL	R1, R4, R0
; Fosc_kHz end address is: 16 (R4)
; presc end address is: 0 (R0)
; SYS_clk start address is: 16 (R4)
0x0598	0x460C    MOV	R4, R1
;__Lib_System_101_102_103.c, 406 :: 		
0x059A	0xF64B3080  MOVW	R0, #48000
0x059E	0x4281    CMP	R1, R0
0x05A0	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 407 :: 		
0x05A2	0x4833    LDR	R0, [PC, #204]
0x05A4	0x6800    LDR	R0, [R0, #0]
0x05A6	0xF0400102  ORR	R1, R0, #2
0x05AA	0x4831    LDR	R0, [PC, #196]
0x05AC	0x6001    STR	R1, [R0, #0]
0x05AE	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 408 :: 		
; SYS_clk start address is: 16 (R4)
0x05B0	0xF64550C0  MOVW	R0, #24000
0x05B4	0x4284    CMP	R4, R0
0x05B6	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 409 :: 		
0x05B8	0x482D    LDR	R0, [PC, #180]
0x05BA	0x6800    LDR	R0, [R0, #0]
0x05BC	0xF0400101  ORR	R1, R0, #1
0x05C0	0x482B    LDR	R0, [PC, #172]
0x05C2	0x6001    STR	R1, [R0, #0]
0x05C4	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 411 :: 		
0x05C6	0x482A    LDR	R0, [PC, #168]
0x05C8	0x6801    LDR	R1, [R0, #0]
0x05CA	0xF06F0007  MVN	R0, #7
0x05CE	0x4001    ANDS	R1, R0
0x05D0	0x4827    LDR	R0, [PC, #156]
0x05D2	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 413 :: 		
0x05D4	0xF7FFFEF4  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 415 :: 		
0x05D8	0x4826    LDR	R0, [PC, #152]
0x05DA	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 416 :: 		
0x05DC	0x4826    LDR	R0, [PC, #152]
0x05DE	0xEA020100  AND	R1, R2, R0, LSL #0
0x05E2	0x4826    LDR	R0, [PC, #152]
0x05E4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 418 :: 		
0x05E6	0xF0020001  AND	R0, R2, #1
0x05EA	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x05EC	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 419 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x05EE	0x4823    LDR	R0, [PC, #140]
0x05F0	0x6800    LDR	R0, [R0, #0]
0x05F2	0xF0000002  AND	R0, R0, #2
0x05F6	0x2800    CMP	R0, #0
0x05F8	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 420 :: 		
0x05FA	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 421 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x05FC	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 418 :: 		
0x05FE	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 421 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 423 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0600	0xF4023080  AND	R0, R2, #65536
0x0604	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC250
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 424 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0606	0x481D    LDR	R0, [PC, #116]
0x0608	0x6800    LDR	R0, [R0, #0]
0x060A	0xF4003000  AND	R0, R0, #131072
0x060E	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 425 :: 		
0x0610	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 426 :: 		
0x0612	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0614	0x460A    MOV	R2, R1
0x0616	0x9901    LDR	R1, [SP, #4]
0x0618	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC250:
;__Lib_System_101_102_103.c, 423 :: 		
0x061A	0x9101    STR	R1, [SP, #4]
0x061C	0x4611    MOV	R1, R2
0x061E	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 426 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 428 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0620	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0624	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC251
;__Lib_System_101_102_103.c, 429 :: 		
0x0626	0x4815    LDR	R0, [PC, #84]
0x0628	0x6800    LDR	R0, [R0, #0]
0x062A	0xF0407180  ORR	R1, R0, #16777216
0x062E	0x4813    LDR	R0, [PC, #76]
0x0630	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0632	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 430 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 4 (R1)
0x0634	0x4811    LDR	R0, [PC, #68]
0x0636	0x6800    LDR	R0, [R0, #0]
0x0638	0xF0007000  AND	R0, R0, #33554432
0x063C	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 431 :: 		
0x063E	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 432 :: 		
0x0640	0x460A    MOV	R2, R1
0x0642	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC251:
;__Lib_System_101_102_103.c, 428 :: 		
;__Lib_System_101_102_103.c, 432 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 435 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
; ulRCC_CFGR start address is: 8 (R2)
0x0644	0x480B    LDR	R0, [PC, #44]
0x0646	0x6800    LDR	R0, [R0, #0]
0x0648	0xF000010C  AND	R1, R0, #12
0x064C	0x0090    LSLS	R0, R2, #2
0x064E	0xF000000C  AND	R0, R0, #12
0x0652	0x4281    CMP	R1, R0
0x0654	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 436 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0656	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC247
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 438 :: 		
L_end_InitialSetUpRCCRCC2:
0x0658	0xF8DDE000  LDR	LR, [SP, #0]
0x065C	0xB002    ADD	SP, SP, #8
0x065E	0x4770    BX	LR
0x0660	0x00810000  	#129
0x0664	0x00000000  	#0
0x0668	0x1F400000  	#8000
0x066C	0x069C0000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0670	0x20004002  	FLASH_ACR+0
0x0674	0x10044002  	RCC_CFGR+0
0x0678	0xFFFF000F  	#1048575
0x067C	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 360 :: 		
0x03C0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 363 :: 		
0x03C2	0x480F    LDR	R0, [PC, #60]
0x03C4	0x6800    LDR	R0, [R0, #0]
0x03C6	0xF0400101  ORR	R1, R0, #1
0x03CA	0x480D    LDR	R0, [PC, #52]
0x03CC	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 366 :: 		
0x03CE	0x490D    LDR	R1, [PC, #52]
0x03D0	0x480D    LDR	R0, [PC, #52]
0x03D2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 369 :: 		
0x03D4	0x480A    LDR	R0, [PC, #40]
0x03D6	0x6801    LDR	R1, [R0, #0]
0x03D8	0x480C    LDR	R0, [PC, #48]
0x03DA	0x4001    ANDS	R1, R0
0x03DC	0x4808    LDR	R0, [PC, #32]
0x03DE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 372 :: 		
0x03E0	0x4807    LDR	R0, [PC, #28]
0x03E2	0x6801    LDR	R1, [R0, #0]
0x03E4	0xF46F2080  MVN	R0, #262144
0x03E8	0x4001    ANDS	R1, R0
0x03EA	0x4805    LDR	R0, [PC, #20]
0x03EC	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
0x03EE	0x4806    LDR	R0, [PC, #24]
0x03F0	0x6801    LDR	R1, [R0, #0]
0x03F2	0xF46F00FE  MVN	R0, #8323072
0x03F6	0x4001    ANDS	R1, R0
0x03F8	0x4803    LDR	R0, [PC, #12]
0x03FA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 379 :: 		
L_end_SystemClockSetDefault:
0x03FC	0xB001    ADD	SP, SP, #4
0x03FE	0x4770    BX	LR
0x0400	0x10004002  	RCC_CR+0
0x0404	0x0000F8FF  	#-117506048
0x0408	0x10044002  	RCC_CFGR+0
0x040C	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 440 :: 		
0x0680	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 441 :: 		
0x0682	0x4902    LDR	R1, [PC, #8]
0x0684	0x4802    LDR	R0, [PC, #8]
0x0686	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 442 :: 		
L_end_InitialSetUpFosc:
0x0688	0xB001    ADD	SP, SP, #4
0x068A	0x4770    BX	LR
0x068C	0x1F400000  	#8000
0x0690	0x00042000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 311 :: 		
0x0694	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 312 :: 		
L___GenExcept30:
0x0696	0xE7FE    B	L___GenExcept30
;__Lib_System_101_102_103.c, 313 :: 		
L_end___GenExcept:
0x0698	0xB001    ADD	SP, SP, #4
0x069A	0x4770    BX	LR
; end of ___GenExcept
0x06BC	0xB500    PUSH	(R14)
0x06BE	0xF8DFB014  LDR	R11, [PC, #20]
0x06C2	0xF8DFA014  LDR	R10, [PC, #20]
0x06C6	0xF8DFC014  LDR	R12, [PC, #20]
0x06CA	0xF7FFFECD  BL	1128
0x06CE	0xBD00    POP	(R15)
0x06D0	0x4770    BX	LR
0x06D2	0xBF00    NOP
0x06D4	0x00002000  	#536870912
0x06D8	0x00012000  	#536870913
0x06DC	0x04B60000  	#1206
0x073C	0xB500    PUSH	(R14)
0x073E	0xF8DFB010  LDR	R11, [PC, #16]
0x0742	0xF8DFA010  LDR	R10, [PC, #16]
0x0746	0xF7FFFE99  BL	1148
0x074A	0xBD00    POP	(R15)
0x074C	0x4770    BX	LR
0x074E	0xBF00    NOP
0x0750	0x00002000  	#536870912
0x0754	0x00082000  	#536870920
_playpause:
;Ejercicio4.c, 164 :: 		void playpause() iv IVT_INT_EXTI15_10 ics ICS_AUTO
0x04D0	0xB081    SUB	SP, SP, #4
0x04D2	0xF8CDE000  STR	LR, [SP, #0]
;Ejercicio4.c, 166 :: 		if(EXTI_PRbits.PR13)         //esta función inicia o detiene la exhibición
0x04D6	0x480F    LDR	R0, [PC, #60]
0x04D8	0x6800    LDR	R0, [R0, #0]
0x04DA	0xB168    CBZ	R0, L_playpause18
;Ejercicio4.c, 168 :: 		EXTI_PRbits.PR13=1;       //LINEA ATENDIDA
0x04DC	0x2101    MOVS	R1, #1
0x04DE	0xB249    SXTB	R1, R1
0x04E0	0x480C    LDR	R0, [PC, #48]
0x04E2	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 169 :: 		if(play)
0x04E4	0x480C    LDR	R0, [PC, #48]
0x04E6	0x7800    LDRB	R0, [R0, #0]
0x04E8	0xB118    CBZ	R0, L_playpause19
;Ejercicio4.c, 170 :: 		play=0;
0x04EA	0x2100    MOVS	R1, #0
0x04EC	0x480A    LDR	R0, [PC, #40]
0x04EE	0x7001    STRB	R1, [R0, #0]
0x04F0	0xE002    B	L_playpause20
L_playpause19:
;Ejercicio4.c, 172 :: 		play=1;
0x04F2	0x2101    MOVS	R1, #1
0x04F4	0x4808    LDR	R0, [PC, #32]
0x04F6	0x7001    STRB	R1, [R0, #0]
L_playpause20:
;Ejercicio4.c, 173 :: 		}
L_playpause18:
;Ejercicio4.c, 174 :: 		if(EXTI_PRbits.PR10)    //esta función establece el display al primer caracter
0x04F8	0x4808    LDR	R0, [PC, #32]
0x04FA	0x6800    LDR	R0, [R0, #0]
0x04FC	0xB128    CBZ	R0, L_playpause21
;Ejercicio4.c, 176 :: 		EXTI_PRbits.PR10=1;   //LINEA ATENDIDAD
0x04FE	0x2101    MOVS	R1, #1
0x0500	0xB249    SXTB	R1, R1
0x0502	0x4806    LDR	R0, [PC, #24]
0x0504	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 178 :: 		establece();
0x0506	0xF7FFFF55  BL	_establece+0
;Ejercicio4.c, 179 :: 		}
L_playpause21:
;Ejercicio4.c, 180 :: 		}
L_end_playpause:
0x050A	0xF8DDE000  LDR	LR, [SP, #0]
0x050E	0xB001    ADD	SP, SP, #4
0x0510	0x4770    BX	LR
0x0512	0xBF00    NOP
0x0514	0x82B44220  	EXTI_PRbits+0
0x0518	0x00012000  	_play+0
0x051C	0x82A84220  	EXTI_PRbits+0
; end of _playpause
_establece:
;Ejercicio4.c, 181 :: 		void establece()
;Ejercicio4.c, 183 :: 		contador=0;
0x03B4	0x2100    MOVS	R1, #0
0x03B6	0x4801    LDR	R0, [PC, #4]
0x03B8	0x7001    STRB	R1, [R0, #0]
;Ejercicio4.c, 184 :: 		}
L_end_establece:
0x03BA	0x4770    BX	LR
0x03BC	0x00002000  	_contador+0
; end of _establece
_leer_dipsw:
;Ejercicio4.c, 158 :: 		void leer_dipsw() iv IVT_INT_EXTI4
;Ejercicio4.c, 160 :: 		entrada=DipSW;   //leer puerto GPIOC_IDR&0X000F
0x0540	0x4809    LDR	R0, [PC, #36]
0x0542	0x6800    LDR	R0, [R0, #0]
0x0544	0xF000010F  AND	R1, R0, #15
0x0548	0x4808    LDR	R0, [PC, #32]
0x054A	0x7001    STRB	R1, [R0, #0]
;Ejercicio4.c, 161 :: 		contador=entrada;
0x054C	0x4807    LDR	R0, [PC, #28]
0x054E	0x7801    LDRB	R1, [R0, #0]
0x0550	0x4807    LDR	R0, [PC, #28]
0x0552	0x7001    STRB	R1, [R0, #0]
;Ejercicio4.c, 162 :: 		Display=vector[contador]<<8;
0x0554	0x4806    LDR	R0, [PC, #24]
0x0556	0x7801    LDRB	R1, [R0, #0]
0x0558	0x4806    LDR	R0, [PC, #24]
0x055A	0x1840    ADDS	R0, R0, R1
0x055C	0x7800    LDRB	R0, [R0, #0]
0x055E	0x0201    LSLS	R1, R0, #8
0x0560	0xB289    UXTH	R1, R1
0x0562	0x4805    LDR	R0, [PC, #20]
0x0564	0x6001    STR	R1, [R0, #0]
;Ejercicio4.c, 163 :: 		}
L_end_leer_dipsw:
0x0566	0x4770    BX	LR
0x0568	0x10084001  	GPIOC_IDR+0
0x056C	0x00022000  	_entrada+0
0x0570	0x00002000  	_contador+0
0x0574	0x06AC0000  	_vector+0
0x0578	0x0C0C4001  	GPIOB_ODR+0
; end of _leer_dipsw
;Ejercicio4.c,0 :: ?ICS_contador [1]
0x04B6	0x00 ;?ICS_contador+0
; end of ?ICS_contador
;__Lib_System_101_102_103.c,382 :: __Lib_System_101_102_103_APBAHBPrescTable [16]
0x069C	0x00000000 ;__Lib_System_101_102_103_APBAHBPrescTable+0
0x06A0	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+4
0x06A4	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+8
0x06A8	0x09080706 ;__Lib_System_101_102_103_APBAHBPrescTable+12
; end of __Lib_System_101_102_103_APBAHBPrescTable
;Ejercicio4.c,16 :: _vector [16]
0x06AC	0xB0A4F9C0 ;_vector+0
0x06B0	0xF8829299 ;_vector+4
0x06B4	0x83889080 ;_vector+8
0x06B8	0x8E86A1A7 ;_vector+12
; end of _vector
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [120]    _NVIC_IntEnable
0x01A8     [220]    _config_gpios
0x0284     [280]    _config_exti
0x039C      [24]    _ini_var
0x03B4      [12]    _establece
0x03C0      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0410      [88]    _proceso
0x0468      [20]    ___CC2DW
0x047C      [58]    ___FillZeros
0x04B8      [22]    _conf_maq
0x04D0      [80]    _playpause
0x0520      [32]    _main
0x0540      [60]    _leer_dipsw
0x057C     [260]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x0680      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0694       [8]    ___GenExcept
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    _contador
0x20000001       [1]    _play
0x20000002       [1]    _entrada
0x20000004       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x04B6       [1]    ?ICS_contador
0x069C      [16]    __Lib_System_101_102_103_APBAHBPrescTable
0x06AC      [16]    _vector
