'use client'

import DSDTopicPage, { ExplanationSection, PracticeQuestion } from '@/components/DSDTopicPage'
import { FiBook, FiTarget, FiCpu, FiDatabase, FiSettings } from 'react-icons/fi'

const content = {
  title: 'Instruction Formats',
  explanationSections: [
    {
      title: 'ğŸ“– Need for Instruction Formats',
      icon: <FiBook className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Instruction Formats</span> define the structure and organization of machine instructions. They specify how instructions are encoded in binary and how the CPU interprets them.

<span class="text-amber-300 font-semibold">Why Instruction Formats are Needed:</span>

<span class="text-cyan-300">1. Standardization:</span>
â€¢ Provides a consistent structure for all instructions
â€¢ Makes instruction decoding predictable and efficient
â€¢ Enables hardware designers to build efficient decoders

<span class="text-cyan-300">2. Efficient Encoding:</span>
â€¢ Optimizes instruction size and memory usage
â€¢ Balances between instruction length and functionality
â€¢ Reduces code size for better performance

<span class="text-cyan-300">3. Hardware Implementation:</span>
â€¢ Simplifies instruction decoding circuitry
â€¢ Enables parallel instruction processing
â€¢ Reduces CPU complexity

<span class="text-cyan-300">4. Flexibility:</span>
â€¢ Supports different types of operations
â€¢ Accommodates various operand addressing modes
â€¢ Allows for instruction set expansion

<span class="text-cyan-300">5. Performance Optimization:</span>
â€¢ Shorter instructions = faster fetch and decode
â€¢ Fixed-length formats enable pipelining
â€¢ Variable-length formats save memory

<span class="text-lime-300 font-semibold">Instruction Format Components:</span>

A typical instruction format consists of:
â€¢ <span class="text-yellow-300">Opcode:</span> Operation code specifying what operation to perform
â€¢ <span class="text-yellow-300">Operand Fields:</span> Specify source and destination operands
â€¢ <span class="text-yellow-300">Addressing Mode Bits:</span> Indicate how operands are addressed
â€¢ <span class="text-yellow-300">Control Bits:</span> Additional control information

<span class="text-pink-300 font-semibold">Key Considerations:</span>

â€¢ <span class="text-cyan-300">Instruction Length:</span> Fixed vs variable length
â€¢ <span class="text-cyan-300">Number of Operands:</span> Zero, one, two, or three address fields
â€¢ <span class="text-cyan-300">Register vs Memory:</span> Where operands are located
â€¢ <span class="text-cyan-300">Code Density:</span> How efficiently instructions use memory space`,
    },
    {
      title: '0ï¸âƒ£ Zero-Address Format',
      icon: <FiCpu className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Zero-Address Format</span> uses an implicit stack for operands. All operations are performed on the top elements of the stack.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ Operands are implicitly on the stack
â€¢ Operations pop operands from stack, perform operation, push result
â€¢ Stack Pointer (SP) manages the stack
â€¢ No explicit operand fields in instruction

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
   (only)

Example: ADD
â”Œâ”€â”€â”€â”€â”€â”€â”
â”‚ ADD  â”‚
â””â”€â”€â”€â”€â”€â”€â”˜

Operation:
  Pop two operands from stack
  Add them
  Push result back on stack

Stack Operation:
Before:  [5]  â† Top (SP)
         [3]
         [2]

After:   [8]  â† Top (SP) (result: 5 + 3)
         [2]
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
PUSH 5        ; Push 5 onto stack
PUSH 3        ; Push 3 onto stack
ADD           ; Pop 5 and 3, add them, push 8
POP  R1       ; Pop result (8) into register R1

; Expression: (5 + 3) * 2
PUSH 5
PUSH 3
ADD           ; Stack: [8]
PUSH 2
MUL           ; Stack: [16]
POP  R1       ; R1 = 16
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>

â€¢ <span class="text-cyan-300">Compact Instructions:</span> Very short instructions (only opcode)
â€¢ <span class="text-cyan-300">Simple Hardware:</span> Simple instruction decoding
â€¢ <span class="text-cyan-300">Efficient for Expressions:</span> Natural for postfix notation
â€¢ <span class="text-cyan-300">No Register Conflicts:</span> Stack automatically manages operands
â€¢ <span class="text-cyan-300">Code Density:</span> Very efficient memory usage

<span class="text-pink-300 font-semibold">Limitations:</span>

â€¢ <span class="text-cyan-300">Stack Management Overhead:</span> Push/pop operations add overhead
â€¢ <span class="text-cyan-300">Limited Flexibility:</span> Cannot directly access arbitrary operands
â€¢ <span class="text-cyan-300">Stack Overflow Risk:</span> Must manage stack size carefully
â€¢ <span class="text-cyan-300">Not Intuitive:</span> Reverse Polish notation is less readable
â€¢ <span class="text-cyan-300">Performance:</span> Stack operations may be slower than register operations

<span class="text-lime-300 font-semibold">Use Cases:</span>
â€¢ Stack-based virtual machines (Java Virtual Machine)
â€¢ Postfix expression evaluation
â€¢ Calculators and interpreters`,
    },
    {
      title: '1ï¸âƒ£ One-Address Format',
      icon: <FiCpu className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">One-Address Format</span> uses an accumulator as an implicit operand. One operand is specified explicitly, the other is the accumulator.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ Accumulator (ACC) is implicit source and destination
â€¢ One explicit operand field in instruction
â€¢ Result is stored back in accumulator
â€¢ Common in early computers

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚   Operand    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: ADD 1000
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ ADD  â”‚   1000   â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Operation:
  ACC = ACC + Memory[1000]

Before:  ACC = 5
         Memory[1000] = 3

After:   ACC = 8 (5 + 3)
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
LOAD  1000        ; ACC = Memory[1000]
ADD   1001        ; ACC = ACC + Memory[1001]
SUB   1002        ; ACC = ACC - Memory[1002]
STORE 1003        ; Memory[1003] = ACC

; Expression: A + B - C
LOAD  A           ; ACC = A
ADD   B           ; ACC = A + B
SUB   C           ; ACC = A + B - C
STORE RESULT      ; RESULT = A + B - C
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>

â€¢ <span class="text-cyan-300">Simple Design:</span> Only one operand field needed
â€¢ <span class="text-cyan-300">Short Instructions:</span> Compact instruction encoding
â€¢ <span class="text-cyan-300">Easy to Implement:</span> Simple hardware design
â€¢ <span class="text-cyan-300">Memory Efficient:</span> Good code density
â€¢ <span class="text-cyan-300">Historical Significance:</span> Used in early computers

<span class="text-pink-300 font-semibold">Limitations:</span>

â€¢ <span class="text-cyan-300">Accumulator Bottleneck:</span> All operations go through accumulator
â€¢ <span class="text-cyan-300">Register Spills:</span> Must save/restore accumulator frequently
â€¢ <span class="text-cyan-300">Limited Parallelism:</span> Cannot perform independent operations
â€¢ <span class="text-cyan-300">Inefficient for Complex Expressions:</span> Many instructions needed
â€¢ <span class="text-cyan-300">Not Modern:</span> Rarely used in modern processors

<span class="text-lime-300 font-semibold">Use Cases:</span>
â€¢ Early computers (1940s-1960s)
â€¢ Simple microcontrollers
â€¢ Educational purposes`,
    },
    {
      title: '2ï¸âƒ£ Two-Address Format',
      icon: <FiCpu className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Two-Address Format</span> specifies two operands. The first operand is both source and destination, the second is source only.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ Two operand fields: destination and source
â€¢ Destination operand is also a source
â€¢ Result overwrites the destination operand
â€¢ Most common format in modern processors

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚  Dest    â”‚  Source  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: ADD R1, R2
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
â”‚ ADD  â”‚  R1  â”‚  R2  â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

Operation:
  R1 = R1 + R2

Before:  R1 = 5
         R2 = 3

After:   R1 = 8 (5 + 3)
         R2 = 3 (unchanged)
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
ADD  R1, R2        ; R1 = R1 + R2
SUB  R3, R4        ; R3 = R3 - R4
MUL  R5, R6        ; R5 = R5 * R6
MOV  R1, R2        ; R1 = R2 (copy)
ADD  R1, #10       ; R1 = R1 + 10 (immediate)

; Expression: A = A + B
ADD  A, B          ; A = A + B

; Expression: X = Y + Z
MOV  X, Y          ; X = Y
ADD  X, Z           ; X = X + Z (X = Y + Z)
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>

â€¢ <span class="text-cyan-300">Flexible:</span> Can use registers or memory for operands
â€¢ <span class="text-cyan-300">Efficient:</span> Good balance between instruction size and functionality
â€¢ <span class="text-cyan-300">Common Format:</span> Used in x86, ARM, and many processors
â€¢ <span class="text-cyan-300">Preserves Source:</span> Source operand remains unchanged
â€¢ <span class="text-cyan-300">Good Code Density:</span> Reasonable memory usage

<span class="text-pink-300 font-semibold">Limitations:</span>

â€¢ <span class="text-cyan-300">Destroys Destination:</span> Original value of destination is lost
â€¢ <span class="text-cyan-300">Copy Needed:</span> Must copy before operation if original needed
â€¢ <span class="text-cyan-300">Limited for Complex Expressions:</span> May need temporary storage
â€¢ <span class="text-cyan-300">Instruction Size:</span> Larger than one-address format

<span class="text-lime-300 font-semibold">Use Cases:</span>
â€¢ x86 architecture (Intel/AMD processors)
â€¢ ARM processors
â€¢ Most modern RISC and CISC processors
â€¢ General-purpose computing`,
    },
    {
      title: '3ï¸âƒ£ Three-Address Format',
      icon: <FiCpu className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Three-Address Format</span> specifies three operands: two sources and one destination. All operands are preserved.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ Three operand fields: two sources and one destination
â€¢ Both source operands remain unchanged
â€¢ Result stored in separate destination
â€¢ Most flexible format

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚  Dest    â”‚ Source1  â”‚ Source2  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: ADD R1, R2, R3
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
â”‚ ADD  â”‚  R1  â”‚  R2  â”‚  R3  â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

Operation:
  R1 = R2 + R3

Before:  R1 = 0
         R2 = 5
         R3 = 3

After:   R1 = 8 (5 + 3)
         R2 = 5 (unchanged)
         R3 = 3 (unchanged)
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
ADD  R1, R2, R3        ; R1 = R2 + R3
SUB  R4, R5, R6        ; R4 = R5 - R6
MUL  R7, R8, R9        ; R7 = R8 * R9
ADD  R1, R2, #10       ; R1 = R2 + 10

; Expression: A = B + C
ADD  A, B, C           ; A = B + C (all preserved)

; Complex expression: X = (A + B) * C
ADD  T1, A, B          ; T1 = A + B
MUL  X, T1, C          ; X = T1 * C
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>

â€¢ <span class="text-cyan-300">Preserves Operands:</span> Source operands remain unchanged
â€¢ <span class="text-cyan-300">Flexible:</span> Can use any combination of registers/memory
â€¢ <span class="text-cyan-300">Efficient Expressions:</span> Direct representation of expressions
â€¢ <span class="text-cyan-300">No Temporary Storage:</span> Don't need to save operands
â€¢ <span class="text-cyan-300">Compiler Friendly:</span> Easy to generate code from expressions
â€¢ <span class="text-cyan-300">Parallel Execution:</span> Better for instruction-level parallelism

<span class="text-pink-300 font-semibold">Limitations:</span>

â€¢ <span class="text-cyan-300">Larger Instructions:</span> Requires more bits for three operands
â€¢ <span class="text-cyan-300">Memory Usage:</span> Instructions take more memory space
â€¢ <span class="text-cyan-300">Complex Decoding:</span> More complex instruction decoder
â€¢ <span class="text-cyan-300">Limited by Instruction Size:</span> May need fixed instruction length
â€¢ <span class="text-cyan-300">Register Pressure:</span> Requires more registers

<span class="text-lime-300 font-semibold">Use Cases:</span>
â€¢ MIPS architecture
â€¢ RISC-V processors
â€¢ Modern RISC processors
â€¢ High-performance computing
â€¢ Compiler-generated code`,
    },
    {
      title: 'ğŸ“š Stack-Based Format',
      icon: <FiDatabase className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Stack-Based Format</span> uses a stack data structure for all operands. Operations are performed on stack top elements.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ All operands are on the stack
â€¢ Operations pop operands, compute, push result
â€¢ Stack Pointer (SP) tracks top of stack
â€¢ Implicit operand access

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
(no operand fields)

Stack Structure:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   5     â”‚ â† Top (SP points here)
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   3     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   2     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: ADD
â”Œâ”€â”€â”€â”€â”€â”€â”
â”‚ ADD  â”‚
â””â”€â”€â”€â”€â”€â”€â”˜

Operation:
  1. Pop operand1 (5)
  2. Pop operand2 (3)
  3. Compute: 5 + 3 = 8
  4. Push result (8)

After ADD:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   8     â”‚ â† Top (SP)
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   2     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
PUSH 5        ; Stack: [5]
PUSH 3        ; Stack: [3, 5]
ADD           ; Stack: [8] (5 + 3)
PUSH 2        ; Stack: [2, 8]
MUL           ; Stack: [16] (8 * 2)

; Expression: (5 + 3) * 2
PUSH 5
PUSH 3
ADD           ; Stack: [8]
PUSH 2
MUL           ; Stack: [16]
POP  R1       ; R1 = 16
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>

â€¢ <span class="text-cyan-300">Ultra-Compact:</span> Shortest possible instructions
â€¢ <span class="text-cyan-300">Natural for Postfix:</span> Perfect for reverse Polish notation
â€¢ <span class="text-cyan-300">No Register Conflicts:</span> Stack manages operands automatically
â€¢ <span class="text-cyan-300">Simple Decoding:</span> Only opcode needs decoding
â€¢ <span class="text-cyan-300">Memory Efficient:</span> Excellent code density
â€¢ <span class="text-cyan-300">Recursive Friendly:</span> Natural for recursive calls

<span class="text-pink-300 font-semibold">Limitations:</span>

â€¢ <span class="text-cyan-300">Stack Overhead:</span> Push/pop operations add latency
â€¢ <span class="text-cyan-300">Limited Random Access:</span> Cannot directly access stack elements
â€¢ <span class="text-cyan-300">Stack Management:</span> Must carefully manage stack size
â€¢ <span class="text-cyan-300">Not Intuitive:</span> Postfix notation less readable
â€¢ <span class="text-cyan-300">Performance:</span> Stack operations slower than registers
â€¢ <span class="text-cyan-300">Debugging:</span> Harder to debug stack-based code

<span class="text-lime-300 font-semibold">Use Cases:</span>
â€¢ Java Virtual Machine (JVM)
â€¢ Forth programming language
â€¢ PostScript interpreters
â€¢ Stack-based calculators
â€¢ Virtual machines and interpreters`,
    },
    {
      title: 'ğŸ“Š Accumulator-Based Format',
      icon: <FiTarget className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Accumulator-Based Format</span> uses a special accumulator register as an implicit operand. One operand is explicit, accumulator is implicit.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ Accumulator (ACC) is implicit source and destination
â€¢ One explicit operand in instruction
â€¢ All operations involve accumulator
â€¢ Result always stored in accumulator

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚   Operand    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Accumulator (ACC):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   ACC  â”‚ â† Implicit operand
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Example: ADD 1000
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ ADD  â”‚   1000   â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Operation:
  ACC = ACC + Memory[1000]

Before:  ACC = 5
         Memory[1000] = 3

After:   ACC = 8
         Memory[1000] = 3 (unchanged)
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
LOAD  1000        ; ACC = Memory[1000]
ADD   1001        ; ACC = ACC + Memory[1001]
SUB   1002        ; ACC = ACC - Memory[1002]
MUL   1003        ; ACC = ACC * Memory[1003]
STORE 1004        ; Memory[1004] = ACC

; Expression: A + B - C
LOAD  A           ; ACC = A
ADD   B           ; ACC = A + B
SUB   C           ; ACC = A + B - C
STORE RESULT      ; RESULT = ACC
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>

â€¢ <span class="text-cyan-300">Simple Design:</span> Only one operand field needed
â€¢ <span class="text-cyan-300">Short Instructions:</span> Compact encoding
â€¢ <span class="text-cyan-300">Easy Implementation:</span> Simple hardware
â€¢ <span class="text-cyan-300">Memory Efficient:</span> Good code density
â€¢ <span class="text-cyan-300">Historical:</span> Used in early computers

<span class="text-pink-300 font-semibold">Limitations:</span>

â€¢ <span class="text-cyan-300">Accumulator Bottleneck:</span> All operations through one register
â€¢ <span class="text-cyan-300">Frequent Spills:</span> Must save/restore accumulator
â€¢ <span class="text-cyan-300">No Parallelism:</span> Cannot execute independent operations
â€¢ <span class="text-cyan-300">Inefficient:</span> Many instructions for complex expressions
â€¢ <span class="text-cyan-300">Outdated:</span> Not used in modern processors

<span class="text-lime-300 font-semibold">Use Cases:</span>
â€¢ Early computers (1940s-1960s)
â€¢ Simple microcontrollers
â€¢ Educational processors
â€¢ Historical computer architecture`,
    },
    {
      title: 'ğŸ”§ Register-Based Format',
      icon: <FiSettings className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Register-Based Format</span> uses general-purpose registers for operands. Multiple registers can be used as operands.

<span class="text-amber-300 font-semibold">How it Works:</span>

â€¢ Operands are in general-purpose registers
â€¢ Multiple registers available (R0, R1, R2, ...)
â€¢ Fast access (registers are in CPU)
â€¢ Flexible operand specification

<pre class="bg-black/30 p-4 rounded-lg mt-3 text-sm text-gray-100 font-mono overflow-x-auto">
Instruction Format:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚  Dest    â”‚ Source1  â”‚ Source2  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Register File:
â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”
â”‚ R0  â”‚  â”‚ R1  â”‚  â”‚ R2  â”‚  â”‚ R3  â”‚
â”‚  5  â”‚  â”‚  3  â”‚  â”‚  2  â”‚  â”‚  1  â”‚
â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜

Example: ADD R1, R2, R3
â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
â”‚ ADD  â”‚  R1  â”‚  R2  â”‚  R3  â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

Operation:
  R1 = R2 + R3

Before:  R1 = 0
         R2 = 5
         R3 = 3

After:   R1 = 8
         R2 = 5 (unchanged)
         R3 = 3 (unchanged)
</pre>

<span class="text-lime-300 font-semibold">Examples:</span>

<pre class="bg-black/30 p-3 rounded-lg mt-2 text-sm text-gray-100 font-mono">
ADD  R1, R2, R3        ; R1 = R2 + R3
SUB  R4, R5, R6        ; R4 = R5 - R6
MUL  R7, R8, R9        ; R7 = R8 * R9
MOV  R1, R2            ; R1 = R2
ADD  R1, R2, #10       ; R1 = R2 + 10

; Expression: A = B + C (assuming A=R1, B=R2, C=R3)
ADD  R1, R2, R3        ; R1 = R2 + R3

; Complex: X = (A + B) * C
ADD  R10, R1, R2       ; R10 = A + B
MUL  R11, R10, R3      ; R11 = R10 * C
</pre>

<span class="text-pink-300 font-semibold">Advantages:</span>

â€¢ <span class="text-cyan-300">Fast Access:</span> Registers are fastest storage
â€¢ <span class="text-cyan-300">Flexible:</span> Can use any register combination
â€¢ <span class="text-cyan-300">Parallel Execution:</span> Multiple operations can run in parallel
â€¢ <span class="text-cyan-300">Efficient:</span> No memory access overhead
â€¢ <span class="text-cyan-300">Modern:</span> Used in all modern processors
â€¢ <span class="text-cyan-300">Compiler Friendly:</span> Easy to allocate registers

<span class="text-pink-300 font-semibold">Limitations:</span>

â€¢ <span class="text-cyan-300">Limited Registers:</span> Only 8-32 registers available
â€¢ <span class="text-cyan-300">Register Spills:</span> May need to spill to memory
â€¢ <span class="text-cyan-300">Instruction Size:</span> Larger instructions (register encoding)
â€¢ <span class="text-cyan-300">Register Allocation:</span> Compiler must manage registers
â€¢ <span class="text-cyan-300">Context Switching:</span> Must save/restore registers

<span class="text-lime-300 font-semibold">Use Cases:</span>
â€¢ Modern RISC processors (MIPS, ARM, RISC-V)
â€¢ CISC processors (x86 with register operands)
â€¢ High-performance computing
â€¢ All modern general-purpose processors
â€¢ Embedded systems`,
    },
    {
      title: 'ğŸ“Š Instruction Format Comparison',
      icon: <FiTarget className="w-6 h-6" />,
      content: `<span class="text-cyan-400 font-semibold text-lg">Comparison Table</span> of all instruction formats with their characteristics, advantages, and use cases.

<table class="w-full mt-3 border-collapse text-sm">
<thead>
<tr class="bg-blue-600/30">
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Format</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Operands</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Instruction Size</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Speed</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Use Case</th>
</tr>
</thead>
<tbody>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300">Zero-Address</span></td>
<td class="border border-gray-600 px-3 py-2">0 (stack)</td>
<td class="border border-gray-600 px-3 py-2">Smallest</td>
<td class="border border-gray-600 px-3 py-2">Medium</td>
<td class="border border-gray-600 px-3 py-2">Stack machines, VMs</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300">One-Address</span></td>
<td class="border border-gray-600 px-3 py-2">1 (ACC implicit)</td>
<td class="border border-gray-600 px-3 py-2">Small</td>
<td class="border border-gray-600 px-3 py-2">Medium</td>
<td class="border border-gray-600 px-3 py-2">Early computers</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300">Two-Address</span></td>
<td class="border border-gray-600 px-3 py-2">2 (dest+src)</td>
<td class="border border-gray-600 px-3 py-2">Medium</td>
<td class="border border-gray-600 px-3 py-2">Fast</td>
<td class="border border-gray-600 px-3 py-2">x86, ARM</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300">Three-Address</span></td>
<td class="border border-gray-600 px-3 py-2">3 (dest+src1+src2)</td>
<td class="border border-gray-600 px-3 py-2">Largest</td>
<td class="border border-gray-600 px-3 py-2">Fastest</td>
<td class="border border-gray-600 px-3 py-2">MIPS, RISC-V</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300">Stack-Based</span></td>
<td class="border border-gray-600 px-3 py-2">0 (stack)</td>
<td class="border border-gray-600 px-3 py-2">Smallest</td>
<td class="border border-gray-600 px-3 py-2">Medium</td>
<td class="border border-gray-600 px-3 py-2">JVM, Forth</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300">Accumulator-Based</span></td>
<td class="border border-gray-600 px-3 py-2">1 (ACC implicit)</td>
<td class="border border-gray-600 px-3 py-2">Small</td>
<td class="border border-gray-600 px-3 py-2">Medium</td>
<td class="border border-gray-600 px-3 py-2">Historical</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2"><span class="text-yellow-300">Register-Based</span></td>
<td class="border border-gray-600 px-3 py-2">2-3 (registers)</td>
<td class="border border-gray-600 px-3 py-2">Medium-Large</td>
<td class="border border-gray-600 px-3 py-2">Fastest</td>
<td class="border border-gray-600 px-3 py-2">Modern RISC/CISC</td>
</tr>
</tbody>
</table>

<span class="text-lime-300 font-semibold">Code Density Comparison:</span>

<table class="w-full mt-3 border-collapse text-sm">
<thead>
<tr class="bg-blue-600/30">
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Format</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Example Expression</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Instructions</th>
<th class="border border-gray-600 px-3 py-2 text-left text-cyan-300">Bytes</th>
</tr>
</thead>
<tbody>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2">Stack</td>
<td class="border border-gray-600 px-3 py-2 font-mono text-xs">A + B</td>
<td class="border border-gray-600 px-3 py-2">PUSH A, PUSH B, ADD</td>
<td class="border border-gray-600 px-3 py-2">3</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2">One-Address</td>
<td class="border border-gray-600 px-3 py-2 font-mono text-xs">A + B</td>
<td class="border border-gray-600 px-3 py-2">LOAD A, ADD B</td>
<td class="border border-gray-600 px-3 py-2">4</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-3 py-2">Two-Address</td>
<td class="border border-gray-600 px-3 py-2 font-mono text-xs">A = A + B</td>
<td class="border border-gray-600 px-3 py-2">ADD A, B</td>
<td class="border border-gray-600 px-3 py-2">3</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-3 py-2">Three-Address</td>
<td class="border border-gray-600 px-3 py-2 font-mono text-xs">A = B + C</td>
<td class="border border-gray-600 px-3 py-2">ADD A, B, C</td>
<td class="border border-gray-600 px-3 py-2">4</td>
</tr>
</tbody>
</table>

<span class="text-pink-300 font-semibold">Selection Criteria:</span>

â€¢ <span class="text-cyan-300">Performance:</span> Register-based > Two-address > Three-address > Stack-based
â€¢ <span class="text-cyan-300">Code Size:</span> Stack-based > One-address > Two-address > Three-address
â€¢ <span class="text-cyan-300">Flexibility:</span> Three-address > Register-based > Two-address > Stack-based
â€¢ <span class="text-cyan-300">Complexity:</span> Stack-based < One-address < Two-address < Three-address`,
    },
    {
      title: 'ğŸ“˜ Learning Outcome',
      icon: <FiBook className="w-6 h-6" />,
      content: `After studying this topic, students will be able to:

âœ“ <span class="text-cyan-300">Understand</span> the need for instruction formats in computer architecture
âœ“ <span class="text-cyan-300">Identify</span> different instruction format types
âœ“ <span class="text-cyan-300">Explain</span> zero-address, one-address, two-address, and three-address formats
âœ“ <span class="text-cyan-300">Understand</span> stack-based, accumulator-based, and register-based formats
âœ“ <span class="text-cyan-300">Compare</span> instruction formats in terms of size, speed, and flexibility
âœ“ <span class="text-cyan-300">Analyze</span> advantages and limitations of each format
âœ“ <span class="text-cyan-300">Select</span> appropriate format for given applications
âœ“ <span class="text-cyan-300">Understand</span> the relationship between instruction formats and processor design

This topic is essential for understanding how processors encode and execute instructions efficiently.`,
    },
  ],
  practiceQuestions: [
    {
      question: 'Compare zero-address and three-address instruction formats. What are the advantages and disadvantages of each?',
      solution: `<span class="text-cyan-300 font-semibold">Answer:</span>

<span class="text-yellow-300">Zero-Address Format:</span>

<span class="text-lime-300">Advantages:</span>
â€¢ Ultra-compact instructions (only opcode)
â€¢ Excellent code density
â€¢ Simple instruction decoding
â€¢ Natural for postfix notation
â€¢ No register conflicts

<span class="text-pink-300">Disadvantages:</span>
â€¢ Stack overhead (push/pop operations)
â€¢ Limited flexibility
â€¢ Not intuitive (postfix notation)
â€¢ Slower than register operations
â€¢ Stack management complexity

<span class="text-yellow-300">Three-Address Format:</span>

<span class="text-lime-300">Advantages:</span>
â€¢ Preserves all operands
â€¢ Most flexible format
â€¢ Efficient for complex expressions
â€¢ Better for parallel execution
â€¢ Compiler-friendly

<span class="text-pink-300">Disadvantages:</span>
â€¢ Larger instructions (more bits)
â€¢ More memory usage
â€¢ Complex instruction decoding
â€¢ Requires more registers

<span class="text-cyan-300">Comparison:</span>
â€¢ Code Size: Zero-address wins (smaller)
â€¢ Speed: Three-address wins (faster)
â€¢ Flexibility: Three-address wins
â€¢ Simplicity: Zero-address wins`,
    },
    {
      question: 'Explain how a two-address format instruction works. Give an example and show the operation.',
      solution: `<span class="text-cyan-300 font-semibold">Answer:</span>

<span class="text-yellow-300">Two-Address Format:</span>
Specifies two operands where the first operand is both source and destination.

<span class="text-cyan-300">Instruction Format:</span>
<pre class="bg-black/30 p-2 rounded mt-2 text-xs font-mono">
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Opcode  â”‚  Dest    â”‚  Source  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
</pre>

<span class="text-cyan-300">Example:</span> <span class="font-mono">ADD R1, R2</span>

<span class="text-lime-300">Operation:</span>
â€¢ R1 is both source and destination
â€¢ R2 is source only
â€¢ Result: R1 = R1 + R2

<span class="text-cyan-300">Step-by-Step:</span>

<span class="text-yellow-300">Before:</span>
â€¢ R1 = 5
â€¢ R2 = 3

<span class="text-yellow-300">Execution:</span>
1. Read R1 (value: 5)
2. Read R2 (value: 3)
3. Compute: 5 + 3 = 8
4. Write result to R1

<span class="text-yellow-300">After:</span>
â€¢ R1 = 8 (updated)
â€¢ R2 = 3 (unchanged)

<span class="text-pink-300">Note:</span> The original value of R1 (5) is lost and replaced with the result (8).`,
    },
    {
      question: 'What is the difference between accumulator-based and register-based instruction formats?',
      solution: `<span class="text-cyan-300 font-semibold">Answer:</span>

<span class="text-yellow-300">Accumulator-Based Format:</span>
â€¢ Uses a single special register (accumulator) as implicit operand
â€¢ One explicit operand in instruction
â€¢ All operations involve accumulator
â€¢ Result always stored in accumulator

<span class="text-cyan-300">Example:</span> <span class="font-mono">ADD 1000</span>
â€¢ Operation: ACC = ACC + Memory[1000]
â€¢ Accumulator is implicit source and destination

<span class="text-yellow-300">Register-Based Format:</span>
â€¢ Uses multiple general-purpose registers
â€¢ Two or three explicit operands
â€¢ Any register can be used
â€¢ Result can be stored in any register

<span class="text-cyan-300">Example:</span> <span class="font-mono">ADD R1, R2, R3</span>
â€¢ Operation: R1 = R2 + R3
â€¢ All registers are explicit

<span class="text-lime-300">Key Differences:</span>

<table class="w-full mt-2 border-collapse text-xs">
<thead>
<tr class="bg-blue-600/30">
<th class="border border-gray-600 px-2 py-1 text-left">Aspect</th>
<th class="border border-gray-600 px-2 py-1 text-left">Accumulator</th>
<th class="border border-gray-600 px-2 py-1 text-left">Register</th>
</tr>
</thead>
<tbody>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-2 py-1">Registers</td>
<td class="border border-gray-600 px-2 py-1">1 (ACC only)</td>
<td class="border border-gray-600 px-2 py-1">Multiple (R0-Rn)</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-2 py-1">Operands</td>
<td class="border border-gray-600 px-2 py-1">1 explicit</td>
<td class="border border-gray-600 px-2 py-1">2-3 explicit</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-2 py-1">Flexibility</td>
<td class="border border-gray-600 px-2 py-1">Low</td>
<td class="border border-gray-600 px-2 py-1">High</td>
</tr>
<tr class="bg-gray-800/30">
<td class="border border-gray-600 px-2 py-1">Parallelism</td>
<td class="border border-gray-600 px-2 py-1">No</td>
<td class="border border-gray-600 px-2 py-1">Yes</td>
</tr>
<tr class="bg-gray-800/50">
<td class="border border-gray-600 px-2 py-1">Use</td>
<td class="border border-gray-600 px-2 py-1">Historical</td>
<td class="border border-gray-600 px-2 py-1">Modern</td>
</tr>
</tbody>
</table>`,
    },
    {
      question: 'Show how the expression A = (B + C) * D would be implemented using stack-based format.',
      solution: `<span class="text-cyan-300 font-semibold">Answer:</span>

<span class="text-yellow-300">Stack-Based Implementation:</span>

<span class="text-cyan-300">Expression:</span> A = (B + C) * D

<span class="text-lime-300">Step-by-Step:</span>

<pre class="bg-black/30 p-3 rounded mt-2 text-xs font-mono">
Instruction          Stack State          Description
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
PUSH B              [B]                  Push B onto stack
PUSH C              [C, B]               Push C onto stack
ADD                 [B+C]                Pop C and B, add, push result
PUSH D              [D, B+C]             Push D onto stack
MUL                 [(B+C)*D]            Pop D and (B+C), multiply, push result
POP A               []                   Pop result and store in A
</pre>

<span class="text-cyan-300">Detailed Execution:</span>

<span class="text-yellow-300">1. PUSH B:</span>
â€¢ Stack: [B]
â€¢ SP points to B

<span class="text-yellow-300">2. PUSH C:</span>
â€¢ Stack: [C, B]
â€¢ SP points to C

<span class="text-yellow-300">3. ADD:</span>
â€¢ Pop C (top element)
â€¢ Pop B (next element)
â€¢ Compute: B + C
â€¢ Push result: [B+C]
â€¢ Stack: [B+C]

<span class="text-yellow-300">4. PUSH D:</span>
â€¢ Stack: [D, B+C]
â€¢ SP points to D

<span class="text-yellow-300">5. MUL:</span>
â€¢ Pop D (top element)
â€¢ Pop (B+C) (next element)
â€¢ Compute: (B+C) * D
â€¢ Push result: [(B+C)*D]
â€¢ Stack: [(B+C)*D]

<span class="text-yellow-300">6. POP A:</span>
â€¢ Pop result from stack
â€¢ Store in variable A
â€¢ A = (B+C) * D
â€¢ Stack: [] (empty)

<span class="text-pink-300">Note:</span> This uses postfix notation, which is natural for stack-based execution.`,
    },
    {
      question: 'Why is three-address format preferred in modern RISC processors?',
      solution: `<span class="text-cyan-300 font-semibold">Answer:</span>

<span class="text-yellow-300">Three-Address Format Advantages for RISC:</span>

<span class="text-cyan-300">1. Operand Preservation:</span>
â€¢ Both source operands remain unchanged
â€¢ No need to save/restore operands
â€¢ Enables better register allocation

<span class="text-cyan-300">2. Expression Efficiency:</span>
â€¢ Direct representation of expressions
â€¢ Example: <span class="font-mono">ADD R1, R2, R3</span> directly represents R1 = R2 + R3
â€¢ No intermediate storage needed

<span class="text-cyan-300">3. Compiler Optimization:</span>
â€¢ Easy to generate efficient code
â€¢ Better register allocation
â€¢ Enables instruction scheduling
â€¢ Supports optimization techniques

<span class="text-cyan-300">4. Parallel Execution:</span>
â€¢ Multiple independent operations can execute in parallel
â€¢ Better instruction-level parallelism (ILP)
â€¢ Enables pipelining and superscalar execution

<span class="text-cyan-300">5. Fixed Instruction Length:</span>
â€¢ RISC processors use fixed-length instructions
â€¢ Three-address format fits well in fixed-size instruction word
â€¢ Simplifies instruction fetch and decode

<span class="text-cyan-300">6. Register File Design:</span>
â€¢ RISC processors have large register files
â€¢ Three-address format utilizes multiple registers efficiently
â€¢ Reduces memory access

<span class="text-lime-300">Example (MIPS - RISC processor):</span>
<pre class="bg-black/30 p-2 rounded mt-2 text-xs font-mono">
ADD $t0, $t1, $t2    ; $t0 = $t1 + $t2
SUB $t3, $t4, $t5    ; $t3 = $t4 - $t5
</pre>
Both instructions can execute in parallel since they use different registers.

<span class="text-pink-300">Trade-off:</span>
â€¢ Larger instructions (more bits)
â€¢ But benefits outweigh the cost in modern processors`,
    },
  ],
}

export default function InstructionFormatsPage() {
  return <DSDTopicPage content={content} />
}


