<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Final.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMemory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataMemory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DataMemory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FreqDivider.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FreqDivider.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FreqDivider.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Main.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Main.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Main_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Main_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PC.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PC_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PC_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtend.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SignExtend.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SignExtend.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_full_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="addertest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="full_adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="full_adder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multibit_adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="multibit_adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="multibit_adder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multibit_adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pctest_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_main_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_main_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1623320747" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1623320747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623324248" xil_pn:in_ck="-5329549034402109867" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1623324248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="BCDTo7Seg.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="FreqDivider.v"/>
      <outfile xil_pn:name="Main.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Registers.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="adder_full_test.v"/>
      <outfile xil_pn:name="addertest.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="multibit_adder.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="mux22.v"/>
      <outfile xil_pn:name="pctest.v"/>
      <outfile xil_pn:name="test_main.v"/>
    </transform>
    <transform xil_pn:end_ts="1623324766" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2768313497481604508" xil_pn:start_ts="1623324766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623324766" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5713097074810198364" xil_pn:start_ts="1623324766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623320747" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1444348090751046685" xil_pn:start_ts="1623320747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623324282" xil_pn:in_ck="-5329549034402109867" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1623324282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="BCDTo7Seg.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="FreqDivider.v"/>
      <outfile xil_pn:name="Main.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Registers.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="adder_full_test.v"/>
      <outfile xil_pn:name="addertest.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="multibit_adder.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="mux22.v"/>
      <outfile xil_pn:name="pctest.v"/>
      <outfile xil_pn:name="test_main.v"/>
    </transform>
    <transform xil_pn:end_ts="1623324767" xil_pn:in_ck="-5329549034402109867" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8638787525306585813" xil_pn:start_ts="1623324766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Main_beh.prj"/>
      <outfile xil_pn:name="Main_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1623324837" xil_pn:in_ck="-633019308842381229" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6917279106457267080" xil_pn:start_ts="1623324837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Main_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1623312520" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1623312520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623319899" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1895503952630183740" xil_pn:start_ts="1623319899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623319899" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1444348090751046685" xil_pn:start_ts="1623319899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623312520" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1623312520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623319899" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2768313497481604508" xil_pn:start_ts="1623319899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623312520" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8398597996547286649" xil_pn:start_ts="1623312520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623319899" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6220823905647919769" xil_pn:start_ts="1623319899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623320457" xil_pn:in_ck="5668724508653686683" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6474605794246646214" xil_pn:start_ts="1623320452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Main.lso"/>
      <outfile xil_pn:name="Main.ngc"/>
      <outfile xil_pn:name="Main.ngr"/>
      <outfile xil_pn:name="Main.prj"/>
      <outfile xil_pn:name="Main.stx"/>
      <outfile xil_pn:name="Main.syr"/>
      <outfile xil_pn:name="Main.xst"/>
      <outfile xil_pn:name="Main_xst.xrpt"/>
      <outfile xil_pn:name="PC.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
