[["A whole new ballgame - supercomputing on two AA batteries (keynote session).", ["David Baker"], "http://doi.ieeecomputersociety.org/10.1109/MICRO.2000.10002", 0], ["Breathing life into a paper tiger (keynote session).", ["Darrell Boggs"], "http://doi.ieeecomputersociety.org/10.1109/MICRO.2000.10005", 0], ["Defect tolerant molecular electronics: algorithms, architectures, and atoms.", ["Phil Keukes"], "http://doi.ieeecomputersociety.org/10.1109/MICRO.2000.10003", 0], ["Eager writeback - a technique for improving bandwidth utilization.", ["Hsien-Hsin S. Lee", "Gary S. Tyson", "Matthew K. Farrens"], "https://doi.org/10.1109/MICRO.2000.898054", 11], ["Silent stores for free.", ["Kevin M. Lepak", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2000.898055", 10], ["A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality.", ["Zhao Zhang", "Zhichun Zhu", "Xiaodong Zhang"], "https://doi.org/10.1109/MICRO.2000.898056", 10], ["Predictor-directed stream buffers.", ["Timothy Sherwood", "Suleyman Sair", "Brad Calder"], "https://doi.org/10.1109/MICRO.2000.898057", 12], ["On pipelining dynamic instruction scheduling logic.", ["Jared Stark", "Mary D. Brown", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2000.898058", 10], ["The impact of delay on the design of branch predictors.", ["Daniel A. Jimenez", "Stephen W. Keckler", "Calvin Lin"], "https://doi.org/10.1109/MICRO.2000.898059", 10], ["Improving BTB performance in the presence of DLLs.", ["Stevan A. Vlaovic", "Edward S. Davidson", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.2000.898060", 10], ["Efficient checker processor design.", ["Saugata Chatterjee", "Christopher T. Weaver", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2000.898061", 11], ["An integrated approach to accelerate data and predicate computations in hyperblocks.", ["Alexandre E. Eichenberger", "Waleed Meleis", "Suman Maradani"], "https://doi.org/10.1109/MICRO.2000.898062", 11], ["Accurate and efficient predicate analysis with binary decision diagrams.", ["John W. Sias", "Wen-mei W. Hwu", "David I. August"], "https://doi.org/10.1109/MICRO.2000.898063", 12], ["Modulo scheduling for a fully-distributed clustered VLIW architecture.", ["F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2000.898064", 10], ["Two-level hierarchical register file organization for VLIW processors.", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2000.898065", 10], ["PipeRench implementation of the instruction path coprocessor.", ["Yuan C. Chou", "Pazhani Pillai", "Herman Schmit", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2000.898066", 12], ["Efficient conditional operations for data-parallel architectures.", ["Ujval J. Kapasi", "William J. Dally", "Scott Rixner", "Peter R. Mattson", "John D. Owens", "Brucek Khailany"], "https://doi.org/10.1109/MICRO.2000.898067", 12], ["Flexible hardware acceleration for multimedia oriented microprocessors.", ["Frederik Vermeulen", "Lode Nachtergaele", "Francky Catthoor", "Diederik Verkest", "Hugo De Man"], "https://doi.org/10.1109/MICRO.2000.898068", 7], ["Very low power pipelines using significance compression.", ["Ramon Canal", "Antonio Gonzalez", "James E. Smith"], "https://doi.org/10.1109/MICRO.2000.898069", 10], ["A static power model for architects.", ["J. Adam Butts", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2000.898070", 11], ["A framework for dynamic energy efficiency and temperature management.", ["Michael C. Huang", "Jose Renau", "Seung-Moon Yoo", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2000.898071", 12], ["Dynamic zero compression for cache energy reduction.", ["Luis Villa", "Michael Zhang", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2000.898072", 7], ["Register integration: a simple and efficient implementation of squash reuse.", ["Amir Roth", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2000.898073", 12], ["The store-load address table and speculative register promotion.", ["Matt Postiff", "David A. Greene", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2000.898074", 10], ["Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures.", ["Rajeev Balasubramonian", "David H. Albonesi", "Alper Buyuktosunoglu", "Sandhya Dwarkadas"], "https://doi.org/10.1109/MICRO.2000.898075", 13], ["Frequent value compression in data caches.", ["Jun Yang", "Youtao Zhang", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.2000.898076", 8], ["A study of slipstream processors.", ["Zachary Purser", "Karthik Sundaramoorthy", "Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2000.898077", 12], ["Relational profiling: enabling thread-level parallelism in virtual machines.", ["Timothy H. Heil", "James E. Smith"], "https://doi.org/10.1109/MICRO.2000.898078", 10], ["Calpa: a tool for automating selective dynamic compilation.", ["Markus Mock", "Craig Chambers", "Susan J. Eggers"], "https://doi.org/10.1109/MICRO.2000.898079", 12], ["Increasing the size of atomic instruction blocks using control flow assertions.", ["Sanjay J. Patel", "Tony Tung", "Satarupa Bose", "Matthew M. Crum"], "https://doi.org/10.1109/MICRO.2000.898080", 11], ["Reducing wire delay penalty through value prediction.", ["Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2000.898081", 10], ["Compiler controlled value prediction using branch predictor based confidence.", ["Eric Larson", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2000.898082", 10], ["Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors.", ["Amirali Baniasadi", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2000.898083", 11], ["Performance improvement with circuit-level speculation.", ["Tong Liu", "Shih-Lien Lu"], "https://doi.org/10.1109/MICRO.2000.898084", 8]]