# FPGA accelerator for stereo vision using semi-global matching through dependency relaxation

![](https://i.imgur.com/slOlZx4.png)

This work deals with an FPGA based accelerator desing for the stereo-vision image processing algorithm. The developed accelerator is used to detect the depths of 2 images.

[Poster](02.%20Fpga%20accelerator%20for%20stereo%20vision%20using%20semi-global%20matching%20through%20dependency%20relaxation.pdf)
[Video](https://youtu.be/Sxid3mM_VU0)

<br>


### Faculty Name

Shashwat Shrivastava<br>
Ziaul Choudhury<br>
Shashwat Khandelwal<br>
Suresh Purini


### Research Area

Image processing, Hardware Accelerator, FPGA.


### Type of Work

Hardware System.


### Current State of work

Technology designed and implemented.


### Potential Applications

Robotics, Self-driving car, computer vision.
