@W: BN132 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":528:6:528:11|Removing sequential instance lm8_inst.uart.u_txmitt.genblk5.thr_ready,  because it is equivalent to instance lm8_inst.uart.u_txmitt.genblk4.thr_empty
@W: MT529 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\ap1220_controller.v":246:0:246:5|Found inferred clock AP1220_controller_top|clk_i_inferred_clock which controls 297 sequential elements including lm8_inst.arbiter.locked. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\shift_reg_16_bit.vhd":70:1:70:2|Found inferred clock AP1220_controller_top|clk which controls 92 sequential elements including SR_16_0.shift_count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
