<profile>

<section name = "Vivado HLS Report for 'wrapped_mmult_hw'" level="0">
<item name = "Date">Sun Feb  7 17:35:32 2021
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">matriz_mult</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.73</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">364, 364, 272, 272, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="Block_preheader117_U0">Block_preheader117_s, 74, 74, 74, 74, none</column>
<column name="Loop_L1_proc_U0">Loop_L1_proc, 271, 271, 271, 271, none</column>
<column name="Loop_3_proc_U0">Loop_3_proc, 10, 10, 10, 10, none</column>
<column name="read_data_U0">read_data, 6, 6, 6, 6, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 7, 1740, 3008</column>
<column name="Memory">4, -, 256, 8</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 3, 1, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Block_preheader117_U0">Block_preheader117_s, 0, 2, 1043, 1792</column>
<column name="Loop_3_proc_U0">Loop_3_proc, 0, 0, 104, 215</column>
<column name="Loop_L1_proc_U0">Loop_L1_proc, 0, 5, 510, 861</column>
<column name="read_data_U0">read_data, 0, 0, 83, 140</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dato_V_U">wrapped_mmult_hw_g8j, 0, 128, 4, 4, 32, 2, 256</column>
<column name="X_MAT_0_U">wrapped_mmult_hw_hbi, 4, 0, 0, 8, 32, 2, 512</column>
<column name="X_OUT_0_U">wrapped_mmult_hw_ibs, 0, 128, 4, 3, 32, 2, 192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, wrapped_mmult_hw, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, wrapped_mmult_hw, return value</column>
<column name="in_stream_TDATA">in, 32, axis, in_stream_data_V, pointer</column>
<column name="in_stream_TKEEP">in, 4, axis, in_stream_keep_V, pointer</column>
<column name="in_stream_TSTRB">in, 4, axis, in_stream_strb_V, pointer</column>
<column name="in_stream_TUSER">in, 4, axis, in_stream_user_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_last_V, pointer</column>
<column name="in_stream_TID">in, 5, axis, in_stream_id_V, pointer</column>
<column name="in_stream_TDEST">in, 5, axis, in_stream_dest_V, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_dest_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_dest_V, pointer</column>
<column name="out_stream_TDATA">out, 32, axis, out_stream_data_V, pointer</column>
<column name="out_stream_TKEEP">out, 4, axis, out_stream_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 4, axis, out_stream_strb_V, pointer</column>
<column name="out_stream_TUSER">out, 4, axis, out_stream_user_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_last_V, pointer</column>
<column name="out_stream_TID">out, 5, axis, out_stream_id_V, pointer</column>
<column name="out_stream_TDEST">out, 5, axis, out_stream_dest_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_dest_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_dest_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">2.32</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'dato_V'">alloca, 2.32, 2.32, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
