// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiqcK_H__
#define __myip_v1_0_HLS_weiqcK_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiqcK_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiqcK_ram) {
        ram[0] = "0b00111101110000100110101100000010";
        ram[1] = "0b00111101100011100011010110001101";
        ram[2] = "0b10111110000111100110100100101000";
        ram[3] = "0b00111110000001111111100101100000";
        ram[4] = "0b00111110001000111100010110100111";
        ram[5] = "0b00111101111000100110110100101011";
        ram[6] = "0b00111110011000001000011000011011";
        ram[7] = "0b10111101100101111001010100111010";
        ram[8] = "0b00111110011111001001000111001000";
        ram[9] = "0b10111100111111010010011000100011";
        ram[10] = "0b10111101110000101000110111101101";
        ram[11] = "0b10111011010100101000101100000100";
        ram[12] = "0b10111101111100010000110101001010";
        ram[13] = "0b10111101000000000100000010010001";
        ram[14] = "0b00111110000110010011001111001011";
        ram[15] = "0b10111110010010100010100101010000";
        ram[16] = "0b10111101001110100001101101010010";
        ram[17] = "0b10111011110000010101011111110001";
        ram[18] = "0b10111101100100011011011101000111";
        ram[19] = "0b00111100110110010001101011111110";
        ram[20] = "0b10111110000100001010010010010110";
        ram[21] = "0b00111101101000111110000000111100";
        ram[22] = "0b00111101001011111010111011010110";
        ram[23] = "0b00111100110010011110101110111110";
        ram[24] = "0b00111110011110000011010010100000";
        ram[25] = "0b10111110000000100000101010110101";
        ram[26] = "0b00111110001110000110101001101100";
        ram[27] = "0b00111101011101100100011100100011";
        ram[28] = "0b00111100111101111001001110010111";
        ram[29] = "0b00111101011101111111101100111110";
        ram[30] = "0b10111101001010101101001010001110";
        ram[31] = "0b10111101100000111000000010010100";
        ram[32] = "0b10111101100000010111010001010011";
        ram[33] = "0b00111110000010011101111101010111";
        ram[34] = "0b00111100101100101010001110001011";
        ram[35] = "0b10111110000101100001011110001111";
        ram[36] = "0b10111101000011010010011001110111";
        ram[37] = "0b10111101001001001011101111110111";
        ram[38] = "0b00111110010101000001110000001010";
        ram[39] = "0b00111110100111111101101100000000";
        ram[40] = "0b00111110000111010001001110001110";
        ram[41] = "0b00111110010010011010000001110001";
        ram[42] = "0b10111101101010001100101101101001";
        ram[43] = "0b00111101100111110110000011001011";
        ram[44] = "0b10111100101100100000001000101110";
        ram[45] = "0b00111110100111110100001000001111";
        ram[46] = "0b00111101110111100000111101100111";
        ram[47] = "0b10111110001111101010010001110010";
        ram[48] = "0b00111101101111110011000010011001";
        ram[49] = "0b10111110010010101111010011011110";
        ram[50] = "0b10111110001100001111100011001100";
        ram[51] = "0b00111100001111101011011001111111";
        ram[52] = "0b00111110100000100110011011101100";
        ram[53] = "0b00111110011100100000100110111100";
        ram[54] = "0b00111110100111111000010100001101";
        ram[55] = "0b00111100100000100110001111010110";
        ram[56] = "0b00111100001100101101011011010111";
        ram[57] = "0b10111110001000110000001111011100";
        ram[58] = "0b00111101100001101110011110010000";
        ram[59] = "0b00111110000000101101001100001101";
        ram[60] = "0b10111101110100100111100011001000";
        ram[61] = "0b10111110000010011101101110011000";
        ram[62] = "0b10111101110000111101000001100111";
        ram[63] = "0b10111110001101110010101110101111";
        ram[64] = "0b10111101010010100011101101111011";
        ram[65] = "0b10111101111110000111101111000100";
        ram[66] = "0b10111101000011100010011111010000";
        ram[67] = "0b10111100110110100101101100110000";
        ram[68] = "0b10111110000011011100100110111100";
        ram[69] = "0b10111101101001001000011111011110";
        ram[70] = "0b10111110000010000001110110110011";
        ram[71] = "0b00111110100100100111110110100001";
        ram[72] = "0b00111101110000001110011000010000";
        ram[73] = "0b10111110001001011100110100001111";
        ram[74] = "0b00111101001111001101111010111100";
        ram[75] = "0b00111110010010001101011100100111";
        ram[76] = "0b10111101100010111101001000000010";
        ram[77] = "0b10111110000011101101110110100011";
        ram[78] = "0b10111110100010000000111100110011";
        ram[79] = "0b00111101101010010001011100110100";
        ram[80] = "0b00111100101000100000010001100101";
        ram[81] = "0b10111100011111001110010111100011";
        ram[82] = "0b00111101001100001111110100011000";
        ram[83] = "0b10111100001101001111110011010001";
        ram[84] = "0b10111110001110010010101100101000";
        ram[85] = "0b10111110010110100100101001000010";
        ram[86] = "0b10111110001001001000010101101000";
        ram[87] = "0b00111101100111101110101100001001";
        ram[88] = "0b00111110011010000011111101110101";
        ram[89] = "0b10111101001001001011100011011010";
        ram[90] = "0b00111110010111100001110101100001";
        ram[91] = "0b10111101000101011000000100010010";
        ram[92] = "0b10111110000010000000110011011110";
        ram[93] = "0b00111101001111000110101011101100";
        ram[94] = "0b10111100101011000001111101011111";
        ram[95] = "0b00111101011100101101011011100111";
        ram[96] = "0b10111110010001111101001001110011";
        ram[97] = "0b10111110000010100000111001111010";
        ram[98] = "0b00111110001000010011111100001111";
        ram[99] = "0b00111110011100111011010010111100";
        ram[100] = "0b10111101111101110000011101111001";
        ram[101] = "0b00111110011100101011010011011101";
        ram[102] = "0b10111101011101101111010101001100";
        ram[103] = "0b10111110000011111101000100010100";
        ram[104] = "0b10111110001010100011111010011110";
        ram[105] = "0b00111100000100010111111110110001";
        ram[106] = "0b00111110000100001000000100010100";
        ram[107] = "0b10111101110100011000011100001101";
        ram[108] = "0b00111100001111000110001010110001";
        ram[109] = "0b00111101010100010100110110101000";
        ram[110] = "0b10111110010111010111111100110101";
        ram[111] = "0b10111101100101010101011111100011";
        ram[112] = "0b10111100010000101110010101110010";
        ram[113] = "0b10111101010011000100000000000001";
        ram[114] = "0b10111101001110110111010100001010";
        ram[115] = "0b00111100011010101001001000010110";
        ram[116] = "0b10111101100111100001010010100011";
        ram[117] = "0b00111101101001001100101001010100";
        ram[118] = "0b00111110100011110110001100011111";
        ram[119] = "0b10111110011000111110010111100111";
        ram[120] = "0b00111110010011001100101111111010";
        ram[121] = "0b10111100000011111101001011111110";
        ram[122] = "0b00111110001110100100010111011001";
        ram[123] = "0b00111011110010100010010111110110";
        ram[124] = "0b10111110011000001001101010100011";
        ram[125] = "0b00111100010001101110010111110000";
        ram[126] = "0b10111101100111001010011101010111";
        ram[127] = "0b10111101101000111001100000000110";
        ram[128] = "0b10111110101001111001000100001000";
        ram[129] = "0b00111101111101000101011101110110";
        ram[130] = "0b10111110001110010111101111010000";
        ram[131] = "0b10111100100001001000110011001101";
        ram[132] = "0b10111110010100001011101110011111";
        ram[133] = "0b10111110001101001111100011110110";
        ram[134] = "0b10111100000100000101111101111110";
        ram[135] = "0b00111101110100001100101101101101";
        ram[136] = "0b10111110010101000111111011111100";
        ram[137] = "0b00111101111111110000100010101011";
        ram[138] = "0b00111100001111010110111011101001";
        ram[139] = "0b00111110010100111111101011110001";
        ram[140] = "0b00111011011101101100000011011001";
        ram[141] = "0b10111110001101011111100111110011";
        ram[142] = "0b00111101100001110111001010001100";
        ram[143] = "0b10111101010100110101010010000011";
        ram[144] = "0b10111101011111111110011001010000";
        ram[145] = "0b10111101111011001011011111110101";
        ram[146] = "0b00111110000100001011100001000111";
        ram[147] = "0b00111110000100111110110100011110";
        ram[148] = "0b00111100101010101111010010101001";
        ram[149] = "0b00111101110000000111000001101010";
        ram[150] = "0b10111110001011111001110111101100";
        ram[151] = "0b10111110010100110011110111101000";
        ram[152] = "0b10111101111100000111010000111011";
        ram[153] = "0b00111110011000100100010010001101";
        ram[154] = "0b10111110010011001100000110110011";
        ram[155] = "0b10111101111000110111111110111001";
        ram[156] = "0b00111110011111110100011101001111";
        ram[157] = "0b00111100010000000111100010100100";
        ram[158] = "0b00111101010000101011010011101011";
        ram[159] = "0b00111110000100010111100000001101";
        ram[160] = "0b10111101111100001111101000110100";
        ram[161] = "0b00111010101000001001010110001010";
        ram[162] = "0b10111101011000100100100110110111";
        ram[163] = "0b10111101001101010100000100011111";
        ram[164] = "0b10111100000100100110011010100101";
        ram[165] = "0b10111101101010101111001100000011";
        ram[166] = "0b00111101100011011011100000010011";
        ram[167] = "0b00111101110000001010111100101100";
        ram[168] = "0b00111101111101001010011111010001";
        ram[169] = "0b00111110001010101011110101011001";
        ram[170] = "0b10111101011010011001000110111111";
        ram[171] = "0b10111110000110100000010110110000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiqcK) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiqcK_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiqcK) {
meminst = new myip_v1_0_HLS_weiqcK_ram("myip_v1_0_HLS_weiqcK_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiqcK() {
    delete meminst;
}


};//endmodule
#endif
