
../repos/prog2/MT1E1-2.2:     file format elf32-littlearm


Disassembly of section .init:

000106f8 <.init>:
   106f8:	push	{r3, lr}
   106fc:	bl	107fc <_start@@Base+0x3c>
   10700:	pop	{r3, pc}

Disassembly of section .plt:

00010704 <strcmp@plt-0x14>:
   10704:	push	{lr}		; (str lr, [sp, #-4]!)
   10708:	ldr	lr, [pc, #4]	; 10714 <strcmp@plt-0x4>
   1070c:	add	lr, pc, lr
   10710:	ldr	pc, [lr, #8]!
   10714:	andeq	r0, r1, ip, ror #17

00010718 <strcmp@plt>:
   10718:	add	ip, pc, #0, 12
   1071c:	add	ip, ip, #16, 20	; 0x10000
   10720:	ldr	pc, [ip, #2284]!	; 0x8ec

00010724 <__isoc99_fscanf@plt>:
   10724:	add	ip, pc, #0, 12
   10728:	add	ip, ip, #16, 20	; 0x10000
   1072c:	ldr	pc, [ip, #2276]!	; 0x8e4

00010730 <fopen@plt>:
   10730:	add	ip, pc, #0, 12
   10734:	add	ip, ip, #16, 20	; 0x10000
   10738:	ldr	pc, [ip, #2268]!	; 0x8dc

0001073c <free@plt>:
   1073c:	add	ip, pc, #0, 12
   10740:	add	ip, ip, #16, 20	; 0x10000
   10744:	ldr	pc, [ip, #2260]!	; 0x8d4

00010748 <realloc@plt>:
   10748:	add	ip, pc, #0, 12
   1074c:	add	ip, ip, #16, 20	; 0x10000
   10750:	ldr	pc, [ip, #2252]!	; 0x8cc

00010754 <fwrite@plt>:
   10754:	add	ip, pc, #0, 12
   10758:	add	ip, ip, #16, 20	; 0x10000
   1075c:	ldr	pc, [ip, #2244]!	; 0x8c4

00010760 <strcpy@plt>:
   10760:	add	ip, pc, #0, 12
   10764:	add	ip, ip, #16, 20	; 0x10000
   10768:	ldr	pc, [ip, #2236]!	; 0x8bc

0001076c <malloc@plt>:
   1076c:	add	ip, pc, #0, 12
   10770:	add	ip, ip, #16, 20	; 0x10000
   10774:	ldr	pc, [ip, #2228]!	; 0x8b4

00010778 <__libc_start_main@plt>:
   10778:	add	ip, pc, #0, 12
   1077c:	add	ip, ip, #16, 20	; 0x10000
   10780:	ldr	pc, [ip, #2220]!	; 0x8ac

00010784 <__gmon_start__@plt>:
   10784:	add	ip, pc, #0, 12
   10788:	add	ip, ip, #16, 20	; 0x10000
   1078c:	ldr	pc, [ip, #2212]!	; 0x8a4

00010790 <strlen@plt>:
   10790:	add	ip, pc, #0, 12
   10794:	add	ip, ip, #16, 20	; 0x10000
   10798:	ldr	pc, [ip, #2204]!	; 0x89c

0001079c <fprintf@plt>:
   1079c:	add	ip, pc, #0, 12
   107a0:	add	ip, ip, #16, 20	; 0x10000
   107a4:	ldr	pc, [ip, #2196]!	; 0x894

000107a8 <fclose@plt>:
   107a8:	add	ip, pc, #0, 12
   107ac:	add	ip, ip, #16, 20	; 0x10000
   107b0:	ldr	pc, [ip, #2188]!	; 0x88c

000107b4 <abort@plt>:
   107b4:	add	ip, pc, #0, 12
   107b8:	add	ip, ip, #16, 20	; 0x10000
   107bc:	ldr	pc, [ip, #2180]!	; 0x884

Disassembly of section .text:

000107c0 <_start@@Base>:
   107c0:	mov	fp, #0
   107c4:	mov	lr, #0
   107c8:	pop	{r1}		; (ldr r1, [sp], #4)
   107cc:	mov	r2, sp
   107d0:	push	{r2}		; (str r2, [sp, #-4]!)
   107d4:	push	{r0}		; (str r0, [sp, #-4]!)
   107d8:	ldr	ip, [pc, #16]	; 107f0 <_start@@Base+0x30>
   107dc:	push	{ip}		; (str ip, [sp, #-4]!)
   107e0:	ldr	r0, [pc, #12]	; 107f4 <_start@@Base+0x34>
   107e4:	ldr	r3, [pc, #12]	; 107f8 <_start@@Base+0x38>
   107e8:	bl	10778 <__libc_start_main@plt>
   107ec:	bl	107b4 <abort@plt>
   107f0:	ldrdeq	r0, [r1], -r8
   107f4:	andeq	r0, r1, r4, lsr #24
   107f8:	andeq	r0, r1, r8, ror sp
   107fc:	ldr	r3, [pc, #20]	; 10818 <_start@@Base+0x58>
   10800:	ldr	r2, [pc, #20]	; 1081c <_start@@Base+0x5c>
   10804:	add	r3, pc, r3
   10808:	ldr	r2, [r3, r2]
   1080c:	cmp	r2, #0
   10810:	bxeq	lr
   10814:	b	10784 <__gmon_start__@plt>
   10818:	strdeq	r0, [r1], -r4
   1081c:	andeq	r0, r0, r8, asr #32
   10820:	ldr	r0, [pc, #24]	; 10840 <_start@@Base+0x80>
   10824:	ldr	r3, [pc, #24]	; 10844 <_start@@Base+0x84>
   10828:	cmp	r3, r0
   1082c:	bxeq	lr
   10830:	ldr	r3, [pc, #16]	; 10848 <_start@@Base+0x88>
   10834:	cmp	r3, #0
   10838:	bxeq	lr
   1083c:	bx	r3
   10840:	andeq	r1, r2, r4, asr r0
   10844:	andeq	r1, r2, r4, asr r0
   10848:	andeq	r0, r0, r0
   1084c:	ldr	r0, [pc, #36]	; 10878 <_start@@Base+0xb8>
   10850:	ldr	r1, [pc, #36]	; 1087c <_start@@Base+0xbc>
   10854:	sub	r1, r1, r0
   10858:	asr	r1, r1, #2
   1085c:	add	r1, r1, r1, lsr #31
   10860:	asrs	r1, r1, #1
   10864:	bxeq	lr
   10868:	ldr	r3, [pc, #16]	; 10880 <_start@@Base+0xc0>
   1086c:	cmp	r3, #0
   10870:	bxeq	lr
   10874:	bx	r3
   10878:	andeq	r1, r2, r4, asr r0
   1087c:	andeq	r1, r2, r4, asr r0
   10880:	andeq	r0, r0, r0
   10884:	push	{r4, lr}
   10888:	ldr	r4, [pc, #24]	; 108a8 <_start@@Base+0xe8>
   1088c:	ldrb	r3, [r4]
   10890:	cmp	r3, #0
   10894:	popne	{r4, pc}
   10898:	bl	10820 <_start@@Base+0x60>
   1089c:	mov	r3, #1
   108a0:	strb	r3, [r4]
   108a4:	pop	{r4, pc}
   108a8:	andeq	r1, r2, r4, asr r0
   108ac:	b	1084c <_start@@Base+0x8c>

000108b0 <conta_vitorias@@Base>:
   108b0:	str	fp, [sp, #-8]!
   108b4:	str	lr, [sp, #4]
   108b8:	add	fp, sp, #4
   108bc:	sub	sp, sp, #64	; 0x40
   108c0:	str	r0, [fp, #-64]	; 0xffffffc0
   108c4:	str	r1, [fp, #-68]	; 0xffffffbc
   108c8:	mov	r0, #20
   108cc:	bl	1076c <malloc@plt>
   108d0:	mov	r3, r0
   108d4:	str	r3, [fp, #-8]
   108d8:	ldr	r3, [fp, #-8]
   108dc:	cmp	r3, #0
   108e0:	bne	108ec <conta_vitorias@@Base+0x3c>
   108e4:	mov	r3, #0
   108e8:	b	10c0c <conta_vitorias@@Base+0x35c>
   108ec:	ldr	r3, [fp, #-68]	; 0xffffffbc
   108f0:	mov	r2, #0
   108f4:	str	r2, [r3]
   108f8:	b	10a88 <conta_vitorias@@Base+0x1d8>
   108fc:	sub	r3, fp, #36	; 0x24
   10900:	mov	r0, r3
   10904:	bl	10790 <strlen@plt>
   10908:	mov	r3, r0
   1090c:	sub	r2, fp, #4
   10910:	add	r3, r2, r3
   10914:	mov	r2, #0
   10918:	strb	r2, [r3, #-32]	; 0xffffffe0
   1091c:	mov	r3, #0
   10920:	str	r3, [fp, #-20]	; 0xffffffec
   10924:	mov	r3, #0
   10928:	str	r3, [fp, #-12]
   1092c:	b	109b4 <conta_vitorias@@Base+0x104>
   10930:	ldr	r2, [fp, #-12]
   10934:	mov	r3, r2
   10938:	lsl	r3, r3, #2
   1093c:	add	r3, r3, r2
   10940:	lsl	r3, r3, #2
   10944:	mov	r2, r3
   10948:	ldr	r3, [fp, #-8]
   1094c:	add	r3, r3, r2
   10950:	mov	r2, r3
   10954:	sub	r3, fp, #36	; 0x24
   10958:	mov	r1, r2
   1095c:	mov	r0, r3
   10960:	bl	10718 <strcmp@plt>
   10964:	mov	r3, r0
   10968:	cmp	r3, #0
   1096c:	bne	109a8 <conta_vitorias@@Base+0xf8>
   10970:	ldr	r2, [fp, #-12]
   10974:	mov	r3, r2
   10978:	lsl	r3, r3, #2
   1097c:	add	r3, r3, r2
   10980:	lsl	r3, r3, #2
   10984:	mov	r2, r3
   10988:	ldr	r3, [fp, #-8]
   1098c:	add	r3, r3, r2
   10990:	ldr	r2, [r3, #16]
   10994:	add	r2, r2, #1
   10998:	str	r2, [r3, #16]
   1099c:	mov	r3, #1
   109a0:	str	r3, [fp, #-20]	; 0xffffffec
   109a4:	b	109c8 <conta_vitorias@@Base+0x118>
   109a8:	ldr	r3, [fp, #-12]
   109ac:	add	r3, r3, #1
   109b0:	str	r3, [fp, #-12]
   109b4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   109b8:	ldr	r3, [r3]
   109bc:	ldr	r2, [fp, #-12]
   109c0:	cmp	r2, r3
   109c4:	blt	10930 <conta_vitorias@@Base+0x80>
   109c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   109cc:	cmp	r3, #0
   109d0:	bne	10a88 <conta_vitorias@@Base+0x1d8>
   109d4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   109d8:	ldr	r3, [r3]
   109dc:	add	r3, r3, #1
   109e0:	mov	r2, r3
   109e4:	mov	r3, r2
   109e8:	lsl	r3, r3, #2
   109ec:	add	r3, r3, r2
   109f0:	lsl	r3, r3, #2
   109f4:	mov	r1, r3
   109f8:	ldr	r0, [fp, #-8]
   109fc:	bl	10748 <realloc@plt>
   10a00:	str	r0, [fp, #-8]
   10a04:	ldr	r3, [fp, #-8]
   10a08:	cmp	r3, #0
   10a0c:	bne	10a18 <conta_vitorias@@Base+0x168>
   10a10:	mov	r3, #0
   10a14:	b	10c0c <conta_vitorias@@Base+0x35c>
   10a18:	ldr	r2, [fp, #-12]
   10a1c:	mov	r3, r2
   10a20:	lsl	r3, r3, #2
   10a24:	add	r3, r3, r2
   10a28:	lsl	r3, r3, #2
   10a2c:	mov	r2, r3
   10a30:	ldr	r3, [fp, #-8]
   10a34:	add	r3, r3, r2
   10a38:	mov	r2, r3
   10a3c:	sub	r3, fp, #36	; 0x24
   10a40:	mov	r1, r3
   10a44:	mov	r0, r2
   10a48:	bl	10760 <strcpy@plt>
   10a4c:	ldr	r2, [fp, #-12]
   10a50:	mov	r3, r2
   10a54:	lsl	r3, r3, #2
   10a58:	add	r3, r3, r2
   10a5c:	lsl	r3, r3, #2
   10a60:	mov	r2, r3
   10a64:	ldr	r3, [fp, #-8]
   10a68:	add	r3, r3, r2
   10a6c:	mov	r2, #1
   10a70:	str	r2, [r3, #16]
   10a74:	ldr	r3, [fp, #-68]	; 0xffffffbc
   10a78:	ldr	r3, [r3]
   10a7c:	add	r2, r3, #1
   10a80:	ldr	r3, [fp, #-68]	; 0xffffffbc
   10a84:	str	r2, [r3]
   10a88:	sub	r3, fp, #36	; 0x24
   10a8c:	mov	r2, r3
   10a90:	ldr	r3, [pc, #392]	; 10c20 <conta_vitorias@@Base+0x370>
   10a94:	add	r3, pc, r3
   10a98:	mov	r1, r3
   10a9c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   10aa0:	bl	10724 <__isoc99_fscanf@plt>
   10aa4:	mov	r3, r0
   10aa8:	cmp	r3, #1
   10aac:	beq	108fc <conta_vitorias@@Base+0x4c>
   10ab0:	mov	r3, #1
   10ab4:	str	r3, [fp, #-12]
   10ab8:	b	10bf4 <conta_vitorias@@Base+0x344>
   10abc:	ldr	r2, [fp, #-12]
   10ac0:	mov	r3, r2
   10ac4:	lsl	r3, r3, #2
   10ac8:	add	r3, r3, r2
   10acc:	lsl	r3, r3, #2
   10ad0:	mov	r2, r3
   10ad4:	ldr	r3, [fp, #-8]
   10ad8:	add	r2, r3, r2
   10adc:	sub	r3, fp, #56	; 0x38
   10ae0:	ldrd	r0, [r2]
   10ae4:	strd	r0, [r3]
   10ae8:	ldrd	r0, [r2, #8]
   10aec:	strd	r0, [r3, #8]
   10af0:	ldr	r2, [r2, #16]
   10af4:	str	r2, [r3, #16]
   10af8:	ldr	r3, [fp, #-12]
   10afc:	str	r3, [fp, #-16]
   10b00:	b	10b6c <conta_vitorias@@Base+0x2bc>
   10b04:	ldr	r2, [fp, #-16]
   10b08:	mov	r3, r2
   10b0c:	lsl	r3, r3, #2
   10b10:	add	r3, r3, r2
   10b14:	lsl	r3, r3, #2
   10b18:	sub	r3, r3, #20
   10b1c:	ldr	r2, [fp, #-8]
   10b20:	add	r1, r2, r3
   10b24:	ldr	r2, [fp, #-16]
   10b28:	mov	r3, r2
   10b2c:	lsl	r3, r3, #2
   10b30:	add	r3, r3, r2
   10b34:	lsl	r3, r3, #2
   10b38:	mov	r2, r3
   10b3c:	ldr	r3, [fp, #-8]
   10b40:	add	r3, r3, r2
   10b44:	mov	r2, r1
   10b48:	ldrd	r0, [r2]
   10b4c:	strd	r0, [r3]
   10b50:	ldrd	r0, [r2, #8]
   10b54:	strd	r0, [r3, #8]
   10b58:	ldr	r2, [r2, #16]
   10b5c:	str	r2, [r3, #16]
   10b60:	ldr	r3, [fp, #-16]
   10b64:	sub	r3, r3, #1
   10b68:	str	r3, [fp, #-16]
   10b6c:	ldr	r3, [fp, #-16]
   10b70:	cmp	r3, #0
   10b74:	ble	10ba8 <conta_vitorias@@Base+0x2f8>
   10b78:	ldr	r1, [fp, #-40]	; 0xffffffd8
   10b7c:	ldr	r2, [fp, #-16]
   10b80:	mov	r3, r2
   10b84:	lsl	r3, r3, #2
   10b88:	add	r3, r3, r2
   10b8c:	lsl	r3, r3, #2
   10b90:	sub	r3, r3, #20
   10b94:	ldr	r2, [fp, #-8]
   10b98:	add	r3, r2, r3
   10b9c:	ldr	r3, [r3, #16]
   10ba0:	cmp	r1, r3
   10ba4:	bgt	10b04 <conta_vitorias@@Base+0x254>
   10ba8:	ldr	r2, [fp, #-16]
   10bac:	mov	r3, r2
   10bb0:	lsl	r3, r3, #2
   10bb4:	add	r3, r3, r2
   10bb8:	lsl	r3, r3, #2
   10bbc:	mov	r2, r3
   10bc0:	ldr	r3, [fp, #-8]
   10bc4:	add	r3, r3, r2
   10bc8:	mov	r2, r3
   10bcc:	sub	r3, fp, #56	; 0x38
   10bd0:	ldrd	r0, [r3]
   10bd4:	strd	r0, [r2]
   10bd8:	ldrd	r0, [r3, #8]
   10bdc:	strd	r0, [r2, #8]
   10be0:	ldr	r3, [r3, #16]
   10be4:	str	r3, [r2, #16]
   10be8:	ldr	r3, [fp, #-12]
   10bec:	add	r3, r3, #1
   10bf0:	str	r3, [fp, #-12]
   10bf4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   10bf8:	ldr	r3, [r3]
   10bfc:	ldr	r2, [fp, #-12]
   10c00:	cmp	r2, r3
   10c04:	blt	10abc <conta_vitorias@@Base+0x20c>
   10c08:	ldr	r3, [fp, #-8]
   10c0c:	mov	r0, r3
   10c10:	sub	sp, fp, #4
   10c14:	ldr	fp, [sp]
   10c18:	add	sp, sp, #4
   10c1c:	pop	{pc}		; (ldr pc, [sp], #4)
   10c20:	andeq	r0, r0, ip, asr #6

00010c24 <main@@Base>:
   10c24:	str	r4, [sp, #-12]!
   10c28:	str	fp, [sp, #4]
   10c2c:	str	lr, [sp, #8]
   10c30:	add	fp, sp, #8
   10c34:	sub	sp, sp, #20
   10c38:	ldr	r4, [pc, #288]	; 10d60 <main@@Base+0x13c>
   10c3c:	add	r4, pc, r4
   10c40:	ldr	r3, [pc, #284]	; 10d64 <main@@Base+0x140>
   10c44:	add	r3, pc, r3
   10c48:	mov	r1, r3
   10c4c:	ldr	r3, [pc, #276]	; 10d68 <main@@Base+0x144>
   10c50:	add	r3, pc, r3
   10c54:	mov	r0, r3
   10c58:	bl	10730 <fopen@plt>
   10c5c:	str	r0, [fp, #-20]	; 0xffffffec
   10c60:	mov	r3, #0
   10c64:	str	r3, [fp, #-28]	; 0xffffffe4
   10c68:	sub	r3, fp, #28
   10c6c:	mov	r1, r3
   10c70:	ldr	r0, [fp, #-20]	; 0xffffffec
   10c74:	bl	108b0 <conta_vitorias@@Base>
   10c78:	str	r0, [fp, #-24]	; 0xffffffe8
   10c7c:	ldr	r3, [pc, #232]	; 10d6c <main@@Base+0x148>
   10c80:	ldr	r3, [r4, r3]
   10c84:	ldr	r3, [r3]
   10c88:	mov	r2, #12
   10c8c:	mov	r1, #1
   10c90:	ldr	r0, [pc, #216]	; 10d70 <main@@Base+0x14c>
   10c94:	add	r0, pc, r0
   10c98:	bl	10754 <fwrite@plt>
   10c9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10ca0:	cmp	r3, #0
   10ca4:	beq	10d34 <main@@Base+0x110>
   10ca8:	mov	r3, #0
   10cac:	str	r3, [fp, #-16]
   10cb0:	b	10d24 <main@@Base+0x100>
   10cb4:	ldr	r3, [pc, #176]	; 10d6c <main@@Base+0x148>
   10cb8:	ldr	r3, [r4, r3]
   10cbc:	ldr	r0, [r3]
   10cc0:	ldr	r2, [fp, #-16]
   10cc4:	mov	r3, r2
   10cc8:	lsl	r3, r3, #2
   10ccc:	add	r3, r3, r2
   10cd0:	lsl	r3, r3, #2
   10cd4:	mov	r2, r3
   10cd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10cdc:	add	r3, r3, r2
   10ce0:	mov	r1, r3
   10ce4:	ldr	r2, [fp, #-16]
   10ce8:	mov	r3, r2
   10cec:	lsl	r3, r3, #2
   10cf0:	add	r3, r3, r2
   10cf4:	lsl	r3, r3, #2
   10cf8:	mov	r2, r3
   10cfc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10d00:	add	r3, r3, r2
   10d04:	ldr	r3, [r3, #16]
   10d08:	mov	r2, r1
   10d0c:	ldr	r1, [pc, #96]	; 10d74 <main@@Base+0x150>
   10d10:	add	r1, pc, r1
   10d14:	bl	1079c <fprintf@plt>
   10d18:	ldr	r3, [fp, #-16]
   10d1c:	add	r3, r3, #1
   10d20:	str	r3, [fp, #-16]
   10d24:	ldr	r3, [fp, #-28]	; 0xffffffe4
   10d28:	ldr	r2, [fp, #-16]
   10d2c:	cmp	r2, r3
   10d30:	blt	10cb4 <main@@Base+0x90>
   10d34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   10d38:	bl	1073c <free@plt>
   10d3c:	ldr	r0, [fp, #-20]	; 0xffffffec
   10d40:	bl	107a8 <fclose@plt>
   10d44:	mov	r3, #0
   10d48:	mov	r0, r3
   10d4c:	sub	sp, fp, #8
   10d50:	ldr	r4, [sp]
   10d54:	ldr	fp, [sp, #4]
   10d58:	add	sp, sp, #8
   10d5c:	pop	{pc}		; (ldr pc, [sp], #4)
   10d60:			; <UNDEFINED> instruction: 0x000103bc
   10d64:	andeq	r0, r0, r0, lsr #3
   10d68:	muleq	r0, r8, r1
   10d6c:	andeq	r0, r0, r4, asr #32
   10d70:	andeq	r0, r0, ip, asr r1
   10d74:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>

00010d78 <__libc_csu_init@@Base>:
   10d78:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10d7c:	mov	r7, r0
   10d80:	ldr	r6, [pc, #72]	; 10dd0 <__libc_csu_init@@Base+0x58>
   10d84:	ldr	r5, [pc, #72]	; 10dd4 <__libc_csu_init@@Base+0x5c>
   10d88:	add	r6, pc, r6
   10d8c:	add	r5, pc, r5
   10d90:	sub	r6, r6, r5
   10d94:	mov	r8, r1
   10d98:	mov	r9, r2
   10d9c:	bl	106f8 <strcmp@plt-0x20>
   10da0:	asrs	r6, r6, #2
   10da4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   10da8:	mov	r4, #0
   10dac:	add	r4, r4, #1
   10db0:	ldr	r3, [r5], #4
   10db4:	mov	r2, r9
   10db8:	mov	r1, r8
   10dbc:	mov	r0, r7
   10dc0:	blx	r3
   10dc4:	cmp	r6, r4
   10dc8:	bne	10dac <__libc_csu_init@@Base+0x34>
   10dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10dd0:	andeq	r0, r1, r4, lsl #3
   10dd4:	andeq	r0, r1, ip, ror r1

00010dd8 <__libc_csu_fini@@Base>:
   10dd8:	bx	lr

Disassembly of section .fini:

00010ddc <.fini>:
   10ddc:	push	{r3, lr}
   10de0:	pop	{r3, pc}
