Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan  7 03:22:27 2024
| Host         : DESKTOP-NPIMFVD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.826        0.000                      0                   80        0.186        0.000                      0                   80        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.826        0.000                      0                   80        0.186        0.000                      0                   80        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 2.033ns (49.042%)  route 2.112ns (50.958%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          1.246     6.772    sl_ctrl_0/cnt_0/count[0]
    SLICE_X14Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.367 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.844    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.063 r  sl_ctrl_0/cnt_0/next_count0_carry__4/O[0]
                         net (fo=1, routed)           0.857     8.921    sl_ctrl_0/cnt_0/next_count0_carry__4_n_7
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.295     9.216 r  sl_ctrl_0/cnt_0/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.216    sl_ctrl_0/cnt_0/next_count[21]
    SLICE_X15Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.029    15.042    sl_ctrl_0/cnt_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.916ns (47.153%)  route 2.147ns (52.847%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          1.246     6.772    sl_ctrl_0/cnt_0/count[0]
    SLICE_X14Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.367 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.937 r  sl_ctrl_0/cnt_0/next_count0_carry__3/O[0]
                         net (fo=1, routed)           0.901     8.839    sl_ctrl_0/cnt_0/next_count0_carry__3_n_7
    SLICE_X15Y24         LUT3 (Prop_lut3_I2_O)        0.295     9.134 r  sl_ctrl_0/cnt_0/count[17]_i_1/O
                         net (fo=1, routed)           0.000     9.134    sl_ctrl_0/cnt_0/next_count[17]
    SLICE_X15Y24         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[17]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)        0.029    15.028    sl_ctrl_0/cnt_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 2.169ns (53.131%)  route 1.913ns (46.869%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          1.246     6.772    sl_ctrl_0/cnt_0/count[0]
    SLICE_X14Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.367 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.844    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.159 r  sl_ctrl_0/cnt_0/next_count0_carry__4/O[3]
                         net (fo=1, routed)           0.658     8.818    sl_ctrl_0/cnt_0/next_count0_carry__4_n_4
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.335     9.153 r  sl_ctrl_0/cnt_0/count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.153    sl_ctrl_0/cnt_0/next_count[24]
    SLICE_X15Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.075    15.088    sl_ctrl_0/cnt_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 2.150ns (54.026%)  route 1.830ns (45.974%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          1.246     6.772    sl_ctrl_0/cnt_0/count[0]
    SLICE_X14Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.367 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.844    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.961 r  sl_ctrl_0/cnt_0/next_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.961    sl_ctrl_0/cnt_0/next_count0_carry__4_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.180 r  sl_ctrl_0/cnt_0/next_count0_carry__5/O[0]
                         net (fo=1, routed)           0.575     8.755    sl_ctrl_0/cnt_0/next_count0_carry__5_n_7
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.295     9.050 r  sl_ctrl_0/cnt_0/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.050    sl_ctrl_0/cnt_0/next_count[25]
    SLICE_X15Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.031    15.044    sl_ctrl_0/cnt_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.914ns (48.271%)  route 2.051ns (51.729%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          1.246     6.772    sl_ctrl_0/cnt_0/count[0]
    SLICE_X14Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.367 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.924 r  sl_ctrl_0/cnt_0/next_count0_carry__2/O[1]
                         net (fo=1, routed)           0.805     8.729    sl_ctrl_0/cnt_0/next_count0_carry__2_n_6
    SLICE_X13Y23         LUT3 (Prop_lut3_I2_O)        0.306     9.035 r  sl_ctrl_0/cnt_0/count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.035    sl_ctrl_0/cnt_0/next_count[14]
    SLICE_X13Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435    14.776    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[14]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.031    15.032    sl_ctrl_0/cnt_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.935ns (48.314%)  route 2.070ns (51.686%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          1.246     6.772    sl_ctrl_0/cnt_0/count[0]
    SLICE_X14Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.367 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.916 r  sl_ctrl_0/cnt_0/next_count0_carry__2/O[3]
                         net (fo=1, routed)           0.824     8.740    sl_ctrl_0/cnt_0/next_count0_carry__2_n_4
    SLICE_X13Y23         LUT3 (Prop_lut3_I2_O)        0.335     9.075 r  sl_ctrl_0/cnt_0/count[16]_i_1/O
                         net (fo=1, routed)           0.000     9.075    sl_ctrl_0/cnt_0/next_count[16]
    SLICE_X13Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435    14.776    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[16]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.075    15.076    sl_ctrl_0/cnt_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 2.052ns (51.866%)  route 1.904ns (48.134%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          1.246     6.772    sl_ctrl_0/cnt_0/count[0]
    SLICE_X14Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.367 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.033 r  sl_ctrl_0/cnt_0/next_count0_carry__3/O[3]
                         net (fo=1, routed)           0.658     8.692    sl_ctrl_0/cnt_0/next_count0_carry__3_n_4
    SLICE_X15Y24         LUT3 (Prop_lut3_I2_O)        0.335     9.027 r  sl_ctrl_0/cnt_0/count[20]_i_1/O
                         net (fo=1, routed)           0.000     9.027    sl_ctrl_0/cnt_0/next_count[20]
    SLICE_X15Y24         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)        0.075    15.074    sl_ctrl_0/cnt_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 1.799ns (46.100%)  route 2.103ns (53.900%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          1.246     6.772    sl_ctrl_0/cnt_0/count[0]
    SLICE_X14Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.367 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.820 r  sl_ctrl_0/cnt_0/next_count0_carry__2/O[0]
                         net (fo=1, routed)           0.857     8.678    sl_ctrl_0/cnt_0/next_count0_carry__2_n_7
    SLICE_X15Y23         LUT3 (Prop_lut3_I2_O)        0.295     8.973 r  sl_ctrl_0/cnt_0/count[13]_i_1/O
                         net (fo=1, routed)           0.000     8.973    sl_ctrl_0/cnt_0/next_count[13]
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435    14.776    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[13]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)        0.029    15.030    sl_ctrl_0/cnt_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 2.261ns (57.618%)  route 1.663ns (42.382%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          1.246     6.772    sl_ctrl_0/cnt_0/count[0]
    SLICE_X14Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.367 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.844    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.961 r  sl_ctrl_0/cnt_0/next_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.961    sl_ctrl_0/cnt_0/next_count0_carry__4_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.284 r  sl_ctrl_0/cnt_0/next_count0_carry__5/O[1]
                         net (fo=1, routed)           0.408     8.692    sl_ctrl_0/cnt_0/next_count0_carry__5_n_6
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.302     8.994 r  sl_ctrl_0/cnt_0/count[26]_i_2/O
                         net (fo=1, routed)           0.000     8.994    sl_ctrl_0/cnt_0/next_count[26]
    SLICE_X15Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.075    15.088    sl_ctrl_0/cnt_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 2.148ns (56.317%)  route 1.666ns (43.683%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          1.246     6.772    sl_ctrl_0/cnt_0/count[0]
    SLICE_X14Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.367 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.484    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.601    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.718    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.844    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.167 r  sl_ctrl_0/cnt_0/next_count0_carry__4/O[1]
                         net (fo=1, routed)           0.411     8.578    sl_ctrl_0/cnt_0/next_count0_carry__4_n_6
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.306     8.884 r  sl_ctrl_0/cnt_0/count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.884    sl_ctrl_0/cnt_0/next_count[22]
    SLICE_X15Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.031    15.044    sl_ctrl_0/cnt_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  6.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    db_0/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.094     1.697    db_0/DFF[1]
    SLICE_X13Y22         LUT5 (Prop_lut5_I0_O)        0.048     1.745 r  db_0/pb_one_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.745    op_0/pb_one_pulse_reg_1
    SLICE_X13Y22         FDRE                                         r  op_0/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    op_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  op_0/pb_one_pulse_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.107     1.559    op_0/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    db_0/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.094     1.697    db_0/DFF[1]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.742 r  db_0/pb_debounced/O
                         net (fo=1, routed)           0.000     1.742    op_0/db_rst_n
    SLICE_X13Y22         FDRE                                         r  op_0/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    op_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  op_0/pb_debounced_delay_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.091     1.543    op_0/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.738%)  route 0.102ns (29.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  sl_ctrl_0/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.102     1.686    sl_ctrl_0/next_data
    SLICE_X12Y24         LUT4 (Prop_lut4_I3_O)        0.098     1.784 r  sl_ctrl_0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    sl_ctrl_0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X12Y24         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y24         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X12Y24         FDSE (Hold_fdse_C_D)         0.120     1.556    sl_ctrl_0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sl_ctrl_0/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  sl_ctrl_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  sl_ctrl_0/data_reg[1]/Q
                         net (fo=8, routed)           0.168     1.745    sl_ctrl_0/data[1]
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.790 r  sl_ctrl_0/data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    sl_ctrl_0/data[1]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  sl_ctrl_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  sl_ctrl_0/data_reg[1]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y24         FDRE (Hold_fdre_C_D)         0.091     1.527    sl_ctrl_0/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    db_0/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.181     1.785    db_0/DFF[1]
    SLICE_X13Y22         FDRE                                         r  db_0/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    db_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  db_0/DFF_reg[2]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.066     1.518    db_0/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y24         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDSE (Prop_fdse_C_Q)         0.164     1.600 r  sl_ctrl_0/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.186     1.786    sl_ctrl_0/cnt_0/Q[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  sl_ctrl_0/cnt_0/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    sl_ctrl_0/cnt_0_n_1
    SLICE_X12Y24         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.121     1.557    sl_ctrl_0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.180     1.758    sl_ctrl_0/cnt_0/count[0]
    SLICE_X13Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.803 r  sl_ctrl_0/cnt_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    sl_ctrl_0/cnt_0/next_count[0]
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.091     1.527    sl_ctrl_0/cnt_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.894%)  route 0.186ns (53.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.557     1.440    db_0/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.186     1.790    db_0/DFF[0]
    SLICE_X12Y22         FDRE                                         r  db_0/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    db_0/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  db_0/DFF_reg[1]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.059     1.511    db_0/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.459%)  route 0.232ns (55.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.232     1.809    sl_ctrl_0/cnt_0/count[0]
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.045     1.854 r  sl_ctrl_0/cnt_0/count[24]_i_1/O
                         net (fo=1, routed)           0.000     1.854    sl_ctrl_0/cnt_0/next_count[24]
    SLICE_X15Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.107     1.556    sl_ctrl_0/cnt_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.227ns (55.710%)  route 0.180ns (44.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    op_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.128     1.567 f  op_0/pb_one_pulse_reg/Q
                         net (fo=10, routed)          0.180     1.748    sl_ctrl_0/pb_one_pulse
    SLICE_X13Y24         LUT5 (Prop_lut5_I4_O)        0.099     1.847 r  sl_ctrl_0/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    sl_ctrl_0/data[0]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  sl_ctrl_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  sl_ctrl_0/data_reg[0]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X13Y24         FDRE (Hold_fdre_C_D)         0.092     1.541    sl_ctrl_0/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20   db_0/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y22   db_0/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y22   db_0/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y22   db_0/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y22   op_0/pb_debounced_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y22   op_0/pb_one_pulse_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X12Y24   sl_ctrl_0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y24   sl_ctrl_0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y24   sl_ctrl_0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/ack_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   sl_ctrl_0/cnt_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   sl_ctrl_0/cnt_0/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   sl_ctrl_0/cnt_0/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   sl_ctrl_0/cnt_0/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   sl_ctrl_0/cnt_0/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y25   sl_ctrl_0/cnt_0/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   db_0/DFF_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/ack_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   sl_ctrl_0/cnt_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   sl_ctrl_0/cnt_0/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   sl_ctrl_0/cnt_0/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   sl_ctrl_0/cnt_0/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y20   sl_ctrl_0/cnt_0/count_reg[1]/C



