Testing FSM module...
[195000] %Error: test_fsm.sv:42: Assertion failed in test_fsm.test_fsm_states: FSM did not transition to INIT state after 17 cycles
%Error: test_fsm.sv:42: Verilog $stop
Aborting...
