<?xml version='1.0'?>
<island simulinkPath='final_project_1/txrx_fp/Symbol sample adaptation' topLevelEntity='final_project_1_txrx_fp_Symbol_sample_adaptation'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_4_v' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_4_v' stm='final_project_1/final_project_1_txrx_fp_Symbol_sample_adaptation_ChannelIn.stm' highLevelName='v' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_5_c' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_5_c' stm='final_project_1/final_project_1_txrx_fp_Symbol_sample_adaptation_ChannelIn.stm' highLevelName='c' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_1_left_power' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_1_left_power' stm='final_project_1/final_project_1_txrx_fp_Symbol_sample_adaptation_ChannelIn.stm' highLevelName='left_power' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_main_power' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_2_main_power' stm='final_project_1/final_project_1_txrx_fp_Symbol_sample_adaptation_ChannelIn.stm' highLevelName='main_power' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_right_power' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_3_right_power' stm='final_project_1/final_project_1_txrx_fp_Symbol_sample_adaptation_ChannelIn.stm' highLevelName='right_power' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_1_v_sample_update' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_1_v_sample_update' stm='final_project_1/final_project_1_txrx_fp_Symbol_sample_adaptation_ChannelOut.stm' highLevelName='v_sample_update' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_qc' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_2_qc' stm='final_project_1/final_project_1_txrx_fp_Symbol_sample_adaptation_ChannelOut.stm' highLevelName='qc' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_sample_crement' clock='clk' reset='areset' width='2' dir='out' role='data' qsys_role='data_out_3_sample_crement' stm='final_project_1/final_project_1_txrx_fp_Symbol_sample_adaptation_ChannelOut.stm' highLevelName='sample_crement' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_4_sym_sample' clock='clk' reset='areset' width='2' dir='out' role='data' qsys_role='data_out_4_sym_sample' stm='final_project_1/final_project_1_txrx_fp_Symbol_sample_adaptation_ChannelOut.stm' highLevelName='sym_sample' highLevelIndex='4' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
</island>
