////////////////////////////////////////////////////////////////////////////////
// Formal Verification Testbench for FIFO
// Generated by Multi-Stage Assertion Generator - Stage 3
//
// This testbench includes:
// - All module parameters
// - All ports declared as logic
// - DUT instantiation (FIFO as DUT)
// - Refined assertions with correct signal references
// - Internal signals accessed via DUT.signal_name
// - Default clocking and reset handling
//
// Note: Incremental progress saved to: output/refined_assertions_progress.sv
////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
// Testbench for FIFO
// Auto-generated by assertion generation pipeline
// Contains DUT instantiation and formal verification assertions
////////////////////////////////////////////////////////////////////////////////

module FIFO_tb;

    // Parameters
    parameter FIFO_WIDTH = 16;
    parameter FIFO_DEPTH = 8;

    // Port declarations (as logic)
    logic [FIFO_WIDTH-1:0] data_in;
    logic clk;
    logic rst_n;
    logic wr_en;
    logic rd_en;
    logic [FIFO_WIDTH-1:0] data_out;
    logic wr_ack;
    logic overflow;
    logic full;
    logic empty;
    logic almostfull;
    logic almostempty;
    logic underflow;

    // DUT Instantiation
    FIFO #(
        .FIFO_WIDTH(FIFO_WIDTH),
        .FIFO_DEPTH(FIFO_DEPTH)
    ) DUT (
        .data_in(data_in),
        .clk(clk),
        .rst_n(rst_n),
        .wr_en(wr_en),
        .rd_en(rd_en),
        .data_out(data_out),
        .wr_ack(wr_ack),
        .overflow(overflow),
        .full(full),
        .empty(empty),
        .almostfull(almostfull),
        .almostempty(almostempty),
        .underflow(underflow)
    );

    // Default clocking and reset handling
    default clocking cb @(posedge clk);
    endclocking

    default disable iff (!rst_n);

    // Formal Verification Assertions
    as__empty_after_reset: assert property ($rose(rst_n) |=> fifo.empty);

    assert property (@(posedge clk) $rose(rst_n) |=> !full && !almost_full);

    assert property (@(posedge clk) (wr_en && full) |=> full);

    as__fifo_overflow: assert property (@(posedge clk) disable iff (!rst_n) (full && wr_en) |-> overflow);

    as__fifo_underflow: assert property (@(posedge clk) disable iff (!rst_n) (DUT.rd_en && DUT.empty) |-> DUT.underflow);

    as__read_follows_write: assert property (@(posedge clk) (wr_en && !full) |-> ##(FIFO_DEPTH-1) ((!$past(wr_en,1) throughout (##(FIFO_DEPTH-2))) && rd_en |-> (data_out == $past(data_in,FIFO_DEPTH-1))));

    as__wr_ack_after_successful_write: assert property (@(posedge clk) (DUT.wr_en && !DUT.full) |=> DUT.wr_ack);

    as__almost_full_when_one_entry_left: assert property (@(posedge clk) (DUT.count == FIFO_DEPTH-1) |-> DUT.almostfull);

    as__fifo_almost_empty: assert property (@(posedge clk) (DUT.count == 1) |-> DUT.almostempty);

    assert property (@(posedge clk) (full && rd_en && wr_en) |=> (!data_out_valid && rd_ack));

    as__simultaneous_rdwr_empty_write_succeeds: assert property (@(posedge clk) disable iff (!rst_n) (rd_en && wr_en && empty) |=> (wr_ack && !empty));

endmodule

////////////////////////////////////////////////////////////////////////////////
// End of Formal Verification Testbench
////////////////////////////////////////////////////////////////////////////////
