-- Project:   LCD
-- Generated: 07/17/2020 12:14:06
-- PSoC Creator  4.3

ENTITY LCD_1 IS
    PORT(
        LCD1(0)_PAD : OUT std_ulogic;
        LED(0)_PAD : OUT std_ulogic;
        SW(0)_PAD : IN std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        SSR(0)_PAD : OUT std_ulogic;
        Rx_2(0)_PAD : IN std_ulogic;
        Tx_2(0)_PAD : OUT std_ulogic;
        DOOR(0)_PAD : IN std_ulogic;
        LCD2(0)_PAD : OUT std_ulogic;
        VENT1(0)_PAD : OUT std_ulogic;
        SDA(0)_PAD : INOUT std_ulogic;
        SCL(0)_PAD : INOUT std_ulogic;
        Tx_3(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END LCD_1;

ARCHITECTURE __DEFAULT__ OF LCD_1 IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DOOR(0)__PA : bit;
    SIGNAL LCD1(0)__PA : bit;
    SIGNAL LCD2(0)__PA : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL LM35(0)__PA : bit;
    SIGNAL MODIN1_0 : bit;
    ATTRIBUTE placement_force OF MODIN1_0 : SIGNAL IS "U(0,1,A)0";
    SIGNAL MODIN1_1 : bit;
    ATTRIBUTE placement_force OF MODIN1_1 : SIGNAL IS "U(0,3,A)0";
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL MODIN5_0 : bit;
    ATTRIBUTE placement_force OF MODIN5_0 : SIGNAL IS "U(2,0,A)2";
    SIGNAL MODIN5_1 : bit;
    ATTRIBUTE placement_force OF MODIN5_1 : SIGNAL IS "U(1,1,B)1";
    SIGNAL MODIN8_3 : bit;
    SIGNAL MODIN8_4 : bit;
    SIGNAL MODIN8_5 : bit;
    SIGNAL MODIN8_6 : bit;
    SIGNAL Net_648 : bit;
    ATTRIBUTE placement_force OF Net_648 : SIGNAL IS "U(2,3,B)3";
    SIGNAL Net_653 : bit;
    SIGNAL Net_655 : bit;
    SIGNAL Net_662 : bit;
    ATTRIBUTE placement_force OF Net_662 : SIGNAL IS "U(0,5,A)0";
    SIGNAL Net_667 : bit;
    SIGNAL Net_669 : bit;
    SIGNAL Net_8 : bit;
    SIGNAL Net_840 : bit;
    SIGNAL Net_861 : bit;
    SIGNAL Net_864 : bit;
    SIGNAL Net_901 : bit;
    SIGNAL Net_930 : bit;
    ATTRIBUTE placement_force OF Net_930 : SIGNAL IS "U(3,4,B)1";
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Rx_2(0)__PA : bit;
    SIGNAL SCL(0)__PA : bit;
    SIGNAL SDA(0)__PA : bit;
    SIGNAL SSR(0)__PA : bit;
    SIGNAL SW(0)__PA : bit;
    SIGNAL Tneg(0)__PA : bit;
    SIGNAL Tpos(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL Tx_2(0)__PA : bit;
    SIGNAL Tx_3(0)__PA : bit;
    SIGNAL VENT1(0)__PA : bit;
    SIGNAL \ADC:Net_245_0\ : bit;
    SIGNAL \ADC:Net_245_1\ : bit;
    SIGNAL \ADC:Net_245_2\ : bit;
    SIGNAL \ADC:Net_245_3\ : bit;
    SIGNAL \ADC:Net_245_4\ : bit;
    SIGNAL \ADC:Net_245_5\ : bit;
    SIGNAL \ADC:Net_245_6\ : bit;
    SIGNAL \ADC:Net_245_7\ : bit;
    SIGNAL \ADC:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC:Net_488_adig\ : bit;
    SIGNAL \ADC:Net_488_adig_local\ : bit;
    SIGNAL \ADC:Net_488_local\ : bit;
    SIGNAL \ADC:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC:Net_93_local\ : bit;
    SIGNAL \ADC:aclock\ : bit;
    SIGNAL \ADC:mod_dat_0\ : bit;
    SIGNAL \ADC:mod_dat_1\ : bit;
    SIGNAL \ADC:mod_dat_2\ : bit;
    SIGNAL \ADC:mod_dat_3\ : bit;
    SIGNAL \ADC:mod_reset\ : bit;
    SIGNAL \ADC_SAR:Net_207_0\ : bit;
    SIGNAL \ADC_SAR:Net_207_10\ : bit;
    SIGNAL \ADC_SAR:Net_207_11\ : bit;
    SIGNAL \ADC_SAR:Net_207_1\ : bit;
    SIGNAL \ADC_SAR:Net_207_2\ : bit;
    SIGNAL \ADC_SAR:Net_207_3\ : bit;
    SIGNAL \ADC_SAR:Net_207_4\ : bit;
    SIGNAL \ADC_SAR:Net_207_5\ : bit;
    SIGNAL \ADC_SAR:Net_207_6\ : bit;
    SIGNAL \ADC_SAR:Net_207_7\ : bit;
    SIGNAL \ADC_SAR:Net_207_8\ : bit;
    SIGNAL \ADC_SAR:Net_207_9\ : bit;
    SIGNAL \ADC_SAR:Net_252\ : bit;
    SIGNAL \ADC_SAR:Net_381\ : bit;
    SIGNAL \ADC_SAR:Net_381_local\ : bit;
    SIGNAL \ADC_SAR:Net_385\ : bit;
    ATTRIBUTE global_signal OF \ADC_SAR:Net_385\ : SIGNAL IS true;
    SIGNAL \ADC_SAR:Net_385_local\ : bit;
    SIGNAL \I2C:Net_1109_0\ : bit;
    SIGNAL \I2C:Net_1109_1\ : bit;
    SIGNAL \I2C:Net_643_3\ : bit;
    ATTRIBUTE placement_force OF \I2C:Net_643_3\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \I2C:Net_697\ : bit;
    SIGNAL \I2C:Net_970\ : bit;
    ATTRIBUTE udbclken_assigned OF \I2C:Net_970\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \I2C:Net_970\ : SIGNAL IS true;
    SIGNAL \I2C:Net_970_local\ : bit;
    SIGNAL \I2C:bI2C_UDB:bus_busy_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:bus_busy_reg\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \I2C:bI2C_UDB:clk_eq_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:clk_eq_reg\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \I2C:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \I2C:bI2C_UDB:clkgen_tc1_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:clkgen_tc1_reg\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \I2C:bI2C_UDB:clkgen_tc2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:clkgen_tc2_reg\ : SIGNAL IS "U(1,5,B)3";
    SIGNAL \I2C:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \I2C:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:cnt_reset\ : SIGNAL IS "U(3,1,B)3";
    ATTRIBUTE soft OF \I2C:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \I2C:bI2C_UDB:control_0\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_1\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_2\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_3\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_4\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_5\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_6\ : bit;
    SIGNAL \I2C:bI2C_UDB:control_7\ : bit;
    SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:cs_addr_clkgen_0\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:cs_addr_clkgen_1\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_0\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:cs_addr_shifter_0\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS "U(1,3,B)2";
    ATTRIBUTE soft OF \I2C:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \I2C:bI2C_UDB:lost_arb_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:lost_arb_reg\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \I2C:bI2C_UDB:m_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_reset\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \I2C:bI2C_UDB:m_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_0\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \I2C:bI2C_UDB:m_state_0_split\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_0_split\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \I2C:bI2C_UDB:m_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_1\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \I2C:bI2C_UDB:m_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_2\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \I2C:bI2C_UDB:m_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_2_split\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \I2C:bI2C_UDB:m_state_3\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_3\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \I2C:bI2C_UDB:m_state_4\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_4\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \I2C:bI2C_UDB:m_state_4_split\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:m_state_4_split\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \I2C:bI2C_UDB:scl_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:scl_in_last2_reg\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \I2C:bI2C_UDB:scl_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:scl_in_last_reg\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \I2C:bI2C_UDB:scl_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:scl_in_reg\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \I2C:bI2C_UDB:sda_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:sda_in_last2_reg\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \I2C:bI2C_UDB:sda_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:sda_in_last_reg\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \I2C:bI2C_UDB:sda_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:sda_in_reg\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \I2C:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \I2C:bI2C_UDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:status_0\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \I2C:bI2C_UDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:status_1\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \I2C:bI2C_UDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:status_2\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \I2C:bI2C_UDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:status_3\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \I2C:bI2C_UDB:status_4\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:status_4\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \I2C:bI2C_UDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \I2C:bI2C_UDB:status_5\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \I2C:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \I2C:sda_x_wire\ : bit;
    ATTRIBUTE placement_force OF \I2C:sda_x_wire\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \Timer2:TimerUDB:control_0\ : bit;
    SIGNAL \Timer2:TimerUDB:control_1\ : bit;
    SIGNAL \Timer2:TimerUDB:control_2\ : bit;
    SIGNAL \Timer2:TimerUDB:control_3\ : bit;
    SIGNAL \Timer2:TimerUDB:control_4\ : bit;
    SIGNAL \Timer2:TimerUDB:control_5\ : bit;
    SIGNAL \Timer2:TimerUDB:control_6\ : bit;
    SIGNAL \Timer2:TimerUDB:control_7\ : bit;
    SIGNAL \Timer2:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:status_2\ : bit;
    SIGNAL \Timer2:TimerUDB:status_3\ : bit;
    SIGNAL \Timer2:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timer2:TimerUDB:status_tc\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \Timer:Net_261\ : bit;
    SIGNAL \Timer:Net_57\ : bit;
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:counter_load_not\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_bitclk_enable\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_counter_load\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_last\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_load_fifo\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_postpoll\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_0\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_2\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_3\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_3\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_4\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_5\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_bitclk\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_0\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_1\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_2\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_0\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_2\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \UART_1:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:txn\ : SIGNAL IS "U(0,5,B)3";
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL \UART_2:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:counter_load_not\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \UART_2:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \UART_2:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_2:BUART:rx_count_0\ : bit;
    SIGNAL \UART_2:BUART:rx_count_1\ : bit;
    SIGNAL \UART_2:BUART:rx_count_2\ : bit;
    SIGNAL \UART_2:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_counter_load\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \UART_2:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_2:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_2:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_last\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \UART_2:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_load_fifo\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \UART_2:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_postpoll\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \UART_2:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_state_0\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \UART_2:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_state_2\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \UART_2:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_state_3\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \UART_2:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \UART_2:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_status_3\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \UART_2:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_status_4\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \UART_2:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_status_5\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \UART_2:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:tx_bitclk\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \UART_2:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_2:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_2:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \UART_2:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_2:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_2:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_2:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:tx_state_0\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \UART_2:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:tx_state_1\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \UART_2:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:tx_state_2\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \UART_2:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:tx_status_0\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \UART_2:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:tx_status_2\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \UART_2:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:txn\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \UART_2:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_2:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_2:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_2:Net_9_local\ : bit;
    SIGNAL \UART_3:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_3:BUART:counter_load_not\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \UART_3:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_3:BUART:tx_bitclk\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \UART_3:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_3:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_3:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_3:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_3:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_3:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_3:BUART:tx_state_0\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \UART_3:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_3:BUART:tx_state_1\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \UART_3:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_3:BUART:tx_state_2\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \UART_3:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_3:BUART:tx_status_0\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \UART_3:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_3:BUART:tx_status_2\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \UART_3:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_3:BUART:txn\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \UART_3:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_3:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_3:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_3:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(2,5,A)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__Tpos_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__Tpos_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_4_split\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Tpos(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Tpos(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF LCD1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF LCD1(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF SW(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF SW(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Tneg(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Tneg(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF SSR(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF SSR(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF Rx_2(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Rx_2(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Tx_2(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Tx_2(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF DOOR(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF DOOR(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF LCD2(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF LCD2(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF LM35(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF LM35(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF VENT1(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF VENT1(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF SDA(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF SDA(0) : LABEL IS "P4[6]";
    ATTRIBUTE lib_model OF SCL(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF SCL(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF Tx_3(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Tx_3(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF Net_648 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_648 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_2:BUART:counter_load_not\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \UART_2:BUART:counter_load_not\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UART_2:BUART:tx_status_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART_2:BUART:tx_status_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_counter_load\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART_2:BUART:rx_counter_load\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_postpoll\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_2:BUART:rx_postpoll\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_status_4\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART_2:BUART:rx_status_4\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_status_5\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART_2:BUART:rx_status_5\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_662 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF Net_662 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \UART_1:BUART:counter_load_not\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \UART_1:BUART:rx_counter_load\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \UART_1:BUART:rx_postpoll\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_4\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_5\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_5\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_5\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_4\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_4\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cnt_reset\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Timer2:TimerUDB:status_tc\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Timer2:TimerUDB:status_tc\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_930 : LABEL IS "macrocell26";
    ATTRIBUTE Location OF Net_930 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_3:BUART:counter_load_not\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \UART_3:BUART:counter_load_not\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_3:BUART:tx_status_0\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \UART_3:BUART:tx_status_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_3:BUART:tx_status_2\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \UART_3:BUART:tx_status_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \Timer:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(2,5)";
    ATTRIBUTE Location OF Reloj : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \UART_2:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \UART_2:BUART:sTX:TxShifter:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_2:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \UART_2:BUART:sTX:TxSts\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_2:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART_2:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \UART_2:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_2:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART_2:BUART:sRX:RxSts\ : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF RX2 : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF RX1 : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \ADC:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF \ADC:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE Location OF \ADC_SAR:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \ADC_SAR:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE Location OF \I2C:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:StsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:StsReg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:Shifter:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Timer2:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \Timer2:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Timer2:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \Timer2:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Timer2:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \Timer2:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Timer2:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \Timer2:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF leeT : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE lib_model OF \UART_3:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \UART_3:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_3:BUART:sTX:TxSts\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \UART_3:BUART:sTX:TxSts\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_2:BUART:txn\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \UART_2:BUART:txn\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_state_1\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \UART_2:BUART:tx_state_1\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_state_0\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \UART_2:BUART:tx_state_0\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_state_2\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \UART_2:BUART:tx_state_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_bitclk\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \UART_2:BUART:tx_bitclk\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_2:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \UART_2:BUART:tx_ctrl_mark_last\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_0\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \UART_2:BUART:rx_state_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_load_fifo\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \UART_2:BUART:rx_load_fifo\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_3\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \UART_2:BUART:rx_state_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_2\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \UART_2:BUART:rx_state_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_bitclk_enable\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \UART_2:BUART:rx_bitclk_enable\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \UART_2:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell43";
    ATTRIBUTE Location OF MODIN1_1 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell44";
    ATTRIBUTE Location OF MODIN1_0 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_status_3\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \UART_2:BUART:rx_status_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_last\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \UART_2:BUART:rx_last\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \UART_1:BUART:txn\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_1\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_0\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \UART_1:BUART:tx_bitclk\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF MODIN5_1 : LABEL IS "macrocell59";
    ATTRIBUTE Location OF MODIN5_1 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF MODIN5_0 : LABEL IS "macrocell60";
    ATTRIBUTE Location OF MODIN5_0 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \UART_1:BUART:rx_last\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:sda_in_reg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_4\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_4\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_3\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_3\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_2\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_1\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_0\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_3\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_3\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_2\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_1\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:status_0\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:status_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:scl_in_reg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:scl_in_last_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:sda_in_last_reg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:lost_arb_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_0_split\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:bus_busy_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:clk_eq_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \I2C:Net_643_3\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \I2C:Net_643_3\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \I2C:sda_x_wire\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \I2C:sda_x_wire\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_reset\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_reset\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \I2C:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \I2C:bI2C_UDB:m_state_2_split\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_3:BUART:txn\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \UART_3:BUART:txn\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_3:BUART:tx_state_1\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \UART_3:BUART:tx_state_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_3:BUART:tx_state_0\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \UART_3:BUART:tx_state_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_3:BUART:tx_state_2\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \UART_3:BUART:tx_state_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_3:BUART:tx_bitclk\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \UART_3:BUART:tx_bitclk\ : LABEL IS "U(1,2)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \I2C:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_4_split\,
            main_0 => \I2C:bI2C_UDB:control_6\,
            main_1 => \I2C:bI2C_UDB:control_5\,
            main_2 => \I2C:bI2C_UDB:control_2\,
            main_3 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C:bI2C_UDB:m_state_4\,
            main_5 => \I2C:bI2C_UDB:m_state_3\,
            main_6 => \I2C:bI2C_UDB:m_state_2\,
            main_7 => \I2C:bI2C_UDB:m_state_1\,
            main_8 => \I2C:bI2C_UDB:m_state_0\,
            main_9 => \I2C:bI2C_UDB:m_reset\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C:bI2C_UDB:lost_arb_reg\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ADC:Net_93\,
            dclk_0 => \ADC:Net_93_local\,
            dclk_glb_1 => \I2C:Net_970\,
            dclk_1 => \I2C:Net_970_local\,
            aclk_glb_0 => \ADC_SAR:Net_385\,
            aclk_0 => \ADC_SAR:Net_385_local\,
            clk_a_dig_glb_0 => \ADC_SAR:Net_381\,
            clk_a_dig_0 => \ADC_SAR:Net_381_local\,
            aclk_glb_1 => \ADC:Net_488\,
            aclk_1 => \ADC:Net_488_local\,
            clk_a_dig_glb_1 => \ADC:Net_488_adig\,
            clk_a_dig_1 => \ADC:Net_488_adig_local\,
            dclk_glb_2 => \UART_3:Net_9\,
            dclk_2 => \UART_3:Net_9_local\,
            dclk_glb_3 => \UART_1:Net_9\,
            dclk_3 => \UART_1:Net_9_local\,
            dclk_glb_4 => \UART_2:Net_9\,
            dclk_4 => \UART_2:Net_9_local\,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\,
            aclk_glb_ff_1 => \ClockBlock.aclk_glb_ff_1__sig\);

    Tpos:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tpos(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tpos",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Tpos(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b51ee93e-a2f4-408a-a111-b211ded76f0e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LCD1(0)__PA,
            oe => open,
            pad_in => LCD1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SW:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SW(0)__PA,
            oe => open,
            pad_in => SW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tneg:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "5966b971-2f10-459c-b5e2-0d93287b8750",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tneg(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tneg",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Tneg(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_653,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_648,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SSR:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a27cc066-51bd-48cc-8637-ebdc26a28fc8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SSR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SSR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SSR(0)__PA,
            oe => open,
            pad_in => SSR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6634e4b5-23e3-4541-b2f8-c9bd884b453f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_2(0)__PA,
            oe => open,
            fb => Net_667,
            pad_in => Rx_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d7a0b547-4798-4b53-9e94-83ad1c62e581",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_2(0)__PA,
            oe => open,
            pin_input => Net_662,
            pad_out => Tx_2(0)_PAD,
            pad_in => Tx_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DOOR:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "24fd0d79-5272-41d4-b2a7-62fc0c2b0e9b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DOOR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DOOR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DOOR(0)__PA,
            oe => open,
            pad_in => DOOR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d16ed86b-0826-44e8-9b98-1b510cd6237a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LCD2(0)__PA,
            oe => open,
            pad_in => LCD2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LM35:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "39c9b853-3906-4d58-9641-ec009fa47c2e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LM35(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LM35",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => LM35(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VENT1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f415bad1-fb74-4a0b-aeb0-dc4168635f68",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    VENT1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VENT1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => VENT1(0)__PA,
            oe => open,
            pad_in => VENT1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "264be2d3-9481-494b-8d9c-c1905a45e9cc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SDA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_1\,
            pin_input => \I2C:sda_x_wire\,
            pad_out => SDA(0)_PAD,
            pad_in => SDA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "f59b5415-2388-4729-8e2f-e21ff9b6c3ef",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_0\,
            pin_input => \I2C:Net_643_3\,
            pad_out => SCL(0)_PAD,
            pad_in => SCL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "769d23c5-42c0-48b3-b772-641089ae52b9",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_3(0)__PA,
            oe => open,
            pin_input => Net_930,
            pad_out => Tx_3(0)_PAD,
            pad_in => Tx_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_648:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_648,
            main_0 => \UART_2:BUART:txn\);

    \UART_2:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:counter_load_not\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_state_2\);

    \UART_2:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_status_0\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_fifo_empty\,
            main_4 => \UART_2:BUART:tx_state_2\);

    \UART_2:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_status_2\,
            main_0 => \UART_2:BUART:tx_fifo_notfull\);

    \UART_2:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_counter_load\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_state_3\,
            main_3 => \UART_2:BUART:rx_state_2\);

    \UART_2:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_postpoll\,
            main_0 => Net_653,
            main_1 => MODIN1_1,
            main_2 => MODIN1_0);

    \UART_2:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_status_4\,
            main_0 => \UART_2:BUART:rx_load_fifo\,
            main_1 => \UART_2:BUART:rx_fifofull\);

    \UART_2:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_status_5\,
            main_0 => \UART_2:BUART:rx_fifonotempty\,
            main_1 => \UART_2:BUART:rx_state_stop1_reg\);

    Net_662:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_662,
            main_0 => \UART_1:BUART:txn\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => Net_667,
            main_1 => MODIN5_1,
            main_2 => MODIN5_0);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    \I2C:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:status_5\,
            main_0 => \I2C:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C:bI2C_UDB:sda_in_last2_reg\);

    \I2C:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:status_4\,
            main_0 => \I2C:bI2C_UDB:m_state_4\,
            main_1 => \I2C:bI2C_UDB:m_state_3\,
            main_2 => \I2C:bI2C_UDB:m_state_2\,
            main_3 => \I2C:bI2C_UDB:m_state_1\,
            main_4 => \I2C:bI2C_UDB:m_state_0\);

    \I2C:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * main_6 * !main_7 * main_8) + (main_1 * !main_5 * main_6 * !main_7 * main_8) + (main_2 * !main_5 * main_6 * !main_7 * main_8) + (main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:cnt_reset\,
            main_0 => \I2C:bI2C_UDB:m_state_4\,
            main_1 => \I2C:bI2C_UDB:m_state_3\,
            main_2 => \I2C:bI2C_UDB:m_state_2\,
            main_3 => \I2C:bI2C_UDB:m_state_1\,
            main_4 => \I2C:bI2C_UDB:m_state_0\,
            main_5 => \I2C:bI2C_UDB:scl_in_reg\,
            main_6 => \I2C:bI2C_UDB:scl_in_last_reg\,
            main_7 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C:Net_643_3\);

    \I2C:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \I2C:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C:bI2C_UDB:cnt_reset\);

    \I2C:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:clk_eq_reg\);

    \I2C:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:clkgen_tc1_reg\);

    \I2C:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \I2C:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:cnt_reset\);

    \Timer2:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer2:TimerUDB:status_tc\,
            main_0 => \Timer2:TimerUDB:control_7\,
            main_1 => \Timer2:TimerUDB:per_zero\);

    Net_930:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_930,
            main_0 => \UART_3:BUART:txn\);

    \UART_3:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:counter_load_not\,
            main_0 => \UART_3:BUART:tx_state_1\,
            main_1 => \UART_3:BUART:tx_state_0\,
            main_2 => \UART_3:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_3:BUART:tx_state_2\);

    \UART_3:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:tx_status_0\,
            main_0 => \UART_3:BUART:tx_state_1\,
            main_1 => \UART_3:BUART:tx_state_0\,
            main_2 => \UART_3:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_3:BUART:tx_fifo_empty\,
            main_4 => \UART_3:BUART:tx_state_2\);

    \UART_3:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:tx_status_2\,
            main_0 => \UART_3:BUART:tx_fifo_notfull\);

    \Timer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_8,
            cmp => \Timer:Net_261\,
            irq => \Timer:Net_57\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    Reloj:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_8,
            clock => ClockBlock_BUS_CLK);

    \UART_2:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            cs_addr_2 => \UART_2:BUART:tx_state_1\,
            cs_addr_1 => \UART_2:BUART:tx_state_0\,
            cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_2:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            cs_addr_0 => \UART_2:BUART:counter_load_not\,
            ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_2:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_2:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_2:BUART:tx_fifo_notfull\,
            status_2 => \UART_2:BUART:tx_status_2\,
            status_1 => \UART_2:BUART:tx_fifo_empty\,
            status_0 => \UART_2:BUART:tx_status_0\);

    \UART_2:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_2:BUART:rx_state_0\,
            cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\,
            route_si => \UART_2:BUART:rx_postpoll\,
            f0_load => \UART_2:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_2:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_2:Net_9\,
            reset => open,
            load => \UART_2:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \UART_2:BUART:rx_count_2\,
            count_1 => \UART_2:BUART:rx_count_1\,
            count_0 => \UART_2:BUART:rx_count_0\,
            tc => \UART_2:BUART:rx_count7_tc\);

    \UART_2:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            status_6 => open,
            status_5 => \UART_2:BUART:rx_status_5\,
            status_4 => \UART_2:BUART:rx_status_4\,
            status_3 => \UART_2:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_655);

    RX2:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_655,
            clock => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN8_6,
            count_5 => MODIN8_5,
            count_4 => MODIN8_4,
            count_3 => MODIN8_3,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_669);

    RX1:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_669,
            clock => ClockBlock_BUS_CLK);

    \ADC:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 16)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_1__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC:mod_reset\,
            extclk_cp_udb => \ADC:Net_93_local\,
            dec_clock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            dout_udb_7 => \ADC:Net_245_7\,
            dout_udb_6 => \ADC:Net_245_6\,
            dout_udb_5 => \ADC:Net_245_5\,
            dout_udb_4 => \ADC:Net_245_4\,
            dout_udb_3 => \ADC:Net_245_3\,
            dout_udb_2 => \ADC:Net_245_2\,
            dout_udb_1 => \ADC:Net_245_1\,
            dout_udb_0 => \ADC:Net_245_0\);

    \ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_840,
            clock => ClockBlock_BUS_CLK);

    \ADC:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC:mod_reset\,
            interrupt => Net_840);

    \ADC_SAR:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_861,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.aclk_glb_ff_0__sig\,
            pump_clock => \ClockBlock.aclk_glb_ff_0__sig\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR:Net_252\,
            next => Net_864,
            data_out_udb_11 => \ADC_SAR:Net_207_11\,
            data_out_udb_10 => \ADC_SAR:Net_207_10\,
            data_out_udb_9 => \ADC_SAR:Net_207_9\,
            data_out_udb_8 => \ADC_SAR:Net_207_8\,
            data_out_udb_7 => \ADC_SAR:Net_207_7\,
            data_out_udb_6 => \ADC_SAR:Net_207_6\,
            data_out_udb_5 => \ADC_SAR:Net_207_5\,
            data_out_udb_4 => \ADC_SAR:Net_207_4\,
            data_out_udb_3 => \ADC_SAR:Net_207_3\,
            data_out_udb_2 => \ADC_SAR:Net_207_2\,
            data_out_udb_1 => \ADC_SAR:Net_207_1\,
            data_out_udb_0 => \ADC_SAR:Net_207_0\,
            eof_udb => Net_861);

    \I2C:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C:bI2C_UDB:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C:Net_970\,
            control_7 => \I2C:bI2C_UDB:control_7\,
            control_6 => \I2C:bI2C_UDB:control_6\,
            control_5 => \I2C:bI2C_UDB:control_5\,
            control_4 => \I2C:bI2C_UDB:control_4\,
            control_3 => \I2C:bI2C_UDB:control_3\,
            control_2 => \I2C:bI2C_UDB:control_2\,
            control_1 => \I2C:bI2C_UDB:control_1\,
            control_0 => \I2C:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2C:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C:Net_970\,
            status_6 => open,
            status_5 => \I2C:bI2C_UDB:status_5\,
            status_4 => \I2C:bI2C_UDB:status_4\,
            status_3 => \I2C:bI2C_UDB:status_3\,
            status_2 => \I2C:bI2C_UDB:status_2\,
            status_1 => \I2C:bI2C_UDB:status_1\,
            status_0 => \I2C:bI2C_UDB:status_0\,
            interrupt => \I2C:Net_697\);

    \I2C:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C:Net_970\,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \I2C:bI2C_UDB:sda_in_reg\,
            so_comb => \I2C:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \I2C:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \I2C:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C:Net_970\,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \I2C:bI2C_UDB:clkgen_tc\,
            cl1_comb => \I2C:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Timer2:TimerUDB:control_7\,
            control_6 => \Timer2:TimerUDB:control_6\,
            control_5 => \Timer2:TimerUDB:control_5\,
            control_4 => \Timer2:TimerUDB:control_4\,
            control_3 => \Timer2:TimerUDB:control_3\,
            control_2 => \Timer2:TimerUDB:control_2\,
            control_1 => \Timer2:TimerUDB:control_1\,
            control_0 => \Timer2:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer2:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer2:TimerUDB:status_3\,
            status_2 => \Timer2:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Timer2:TimerUDB:status_tc\,
            interrupt => Net_901);

    \Timer2:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \Timer2:TimerUDB:control_7\,
            cs_addr_0 => \Timer2:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer2:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \Timer2:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \Timer2:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \Timer2:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \Timer2:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \Timer2:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \Timer2:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \Timer2:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \Timer2:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer2:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer2:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \Timer2:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \Timer2:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \Timer2:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \Timer2:TimerUDB:control_7\,
            cs_addr_0 => \Timer2:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer2:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \Timer2:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \Timer2:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \Timer2:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \Timer2:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \Timer2:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \Timer2:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \Timer2:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \Timer2:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \Timer2:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer2:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \Timer2:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \Timer2:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \Timer2:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \Timer2:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \Timer2:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \Timer2:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \Timer2:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \Timer2:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \Timer2:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \Timer2:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \Timer2:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \Timer2:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \Timer2:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \Timer2:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \Timer2:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \Timer2:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \Timer2:TimerUDB:control_7\,
            cs_addr_0 => \Timer2:TimerUDB:per_zero\,
            z0_comb => \Timer2:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer2:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer2:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer2:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \Timer2:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \Timer2:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \Timer2:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \Timer2:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \Timer2:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \Timer2:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \Timer2:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \Timer2:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \Timer2:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \Timer2:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \Timer2:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \Timer2:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    leeT:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_901,
            clock => ClockBlock_BUS_CLK);

    \UART_3:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_3:Net_9\,
            cs_addr_2 => \UART_3:BUART:tx_state_1\,
            cs_addr_1 => \UART_3:BUART:tx_state_0\,
            cs_addr_0 => \UART_3:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_3:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_3:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_3:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_3:Net_9\,
            cs_addr_0 => \UART_3:BUART:counter_load_not\,
            ce0_reg => \UART_3:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_3:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_3:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_3:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_3:BUART:tx_fifo_notfull\,
            status_2 => \UART_3:BUART:tx_status_2\,
            status_1 => \UART_3:BUART:tx_fifo_empty\,
            status_0 => \UART_3:BUART:tx_status_0\);

    \UART_2:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:txn\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:txn\,
            main_1 => \UART_2:BUART:tx_state_1\,
            main_2 => \UART_2:BUART:tx_state_0\,
            main_3 => \UART_2:BUART:tx_shift_out\,
            main_4 => \UART_2:BUART:tx_state_2\,
            main_5 => \UART_2:BUART:tx_counter_dp\,
            main_6 => \UART_2:BUART:tx_bitclk\);

    \UART_2:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_state_1\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_state_2\,
            main_4 => \UART_2:BUART:tx_counter_dp\,
            main_5 => \UART_2:BUART:tx_bitclk\);

    \UART_2:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_state_0\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_fifo_empty\,
            main_4 => \UART_2:BUART:tx_state_2\,
            main_5 => \UART_2:BUART:tx_bitclk\);

    \UART_2:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_state_2\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_state_2\,
            main_4 => \UART_2:BUART:tx_counter_dp\,
            main_5 => \UART_2:BUART:tx_bitclk\);

    \UART_2:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_bitclk\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_state_1\,
            main_1 => \UART_2:BUART:tx_state_0\,
            main_2 => \UART_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_2:BUART:tx_state_2\);

    \UART_2:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_2:Net_9\);

    \UART_2:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_state_0\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => Net_653,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0,
            main_8 => MODIN4_6,
            main_9 => MODIN4_5,
            main_10 => MODIN4_4);

    \UART_2:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_load_fifo\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART_2:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_state_3\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART_2:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_state_2\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => Net_653,
            main_6 => \UART_2:BUART:rx_last\,
            main_7 => MODIN4_6,
            main_8 => MODIN4_5,
            main_9 => MODIN4_4);

    \UART_2:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_bitclk_enable\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_count_2\,
            main_1 => \UART_2:BUART:rx_count_1\,
            main_2 => \UART_2:BUART:rx_count_0\);

    \UART_2:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_state_3\,
            main_3 => \UART_2:BUART:rx_state_2\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_count_2\,
            main_1 => \UART_2:BUART:rx_count_1\,
            main_2 => Net_653,
            main_3 => MODIN1_1,
            main_4 => MODIN1_0);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_count_2\,
            main_1 => \UART_2:BUART:rx_count_1\,
            main_2 => Net_653,
            main_3 => MODIN1_0);

    \UART_2:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_status_3\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => Net_653,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0);

    \UART_2:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_2:BUART:rx_last\,
            clock_0 => \UART_2:Net_9\,
            main_0 => Net_653);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_0\,
            main_3 => \UART_1:BUART:tx_shift_out\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_counter_dp\,
            main_6 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => Net_667,
            main_6 => MODIN5_1,
            main_7 => MODIN5_0,
            main_8 => MODIN8_6,
            main_9 => MODIN8_5,
            main_10 => MODIN8_4);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => Net_667,
            main_6 => \UART_1:BUART:rx_last\,
            main_7 => MODIN8_6,
            main_8 => MODIN8_5,
            main_9 => MODIN8_4);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    MODIN5_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_1,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => Net_667,
            main_3 => MODIN5_1,
            main_4 => MODIN5_0);

    MODIN5_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_0,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => Net_667,
            main_3 => MODIN5_0);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => Net_667,
            main_6 => MODIN5_1,
            main_7 => MODIN5_0);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_667);

    \I2C:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:sda_in_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:Net_1109_1\);

    \I2C:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_4\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:control_4\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_2\,
            main_3 => \I2C:bI2C_UDB:m_state_1\,
            main_4 => \I2C:bI2C_UDB:m_state_0\,
            main_5 => \I2C:bI2C_UDB:m_reset\,
            main_6 => \I2C:bI2C_UDB:m_state_4_split\);

    \I2C:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_3\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:control_6\,
            main_1 => \I2C:bI2C_UDB:control_5\,
            main_2 => \I2C:bI2C_UDB:control_2\,
            main_3 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C:bI2C_UDB:m_state_4\,
            main_5 => \I2C:bI2C_UDB:m_state_3\,
            main_6 => \I2C:bI2C_UDB:m_state_2\,
            main_7 => \I2C:bI2C_UDB:m_state_1\,
            main_8 => \I2C:bI2C_UDB:m_state_0\,
            main_9 => \I2C:bI2C_UDB:m_reset\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C:bI2C_UDB:lost_arb_reg\);

    \I2C:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_2\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:m_state_4\,
            main_1 => \I2C:bI2C_UDB:m_state_3\,
            main_2 => \I2C:bI2C_UDB:m_state_2\,
            main_3 => \I2C:bI2C_UDB:m_reset\,
            main_4 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \I2C:bI2C_UDB:m_state_2_split\);

    \I2C:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_1\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\,
            main_7 => \I2C:bI2C_UDB:clkgen_tc1_reg\);

    \I2C:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_0\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\,
            main_7 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C:bI2C_UDB:m_state_0_split\);

    \I2C:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:status_3\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:status_3\,
            main_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C:bI2C_UDB:m_state_4\,
            main_3 => \I2C:bI2C_UDB:m_state_3\,
            main_4 => \I2C:bI2C_UDB:m_state_2\,
            main_5 => \I2C:bI2C_UDB:m_state_1\,
            main_6 => \I2C:bI2C_UDB:m_state_0\,
            main_7 => \I2C:bI2C_UDB:m_reset\);

    \I2C:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:status_2\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:status_2\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\);

    \I2C:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_8) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:status_1\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:status_1\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:Net_1109_1\,
            main_7 => \I2C:bI2C_UDB:m_reset\,
            main_8 => \I2C:bI2C_UDB:clkgen_tc1_reg\);

    \I2C:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:status_0\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:status_0\,
            main_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C:bI2C_UDB:m_state_4\,
            main_3 => \I2C:bI2C_UDB:m_state_3\,
            main_4 => \I2C:bI2C_UDB:m_state_2\,
            main_5 => \I2C:bI2C_UDB:m_state_1\,
            main_6 => \I2C:bI2C_UDB:m_reset\);

    \I2C:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:scl_in_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:Net_1109_0\);

    \I2C:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:scl_in_last_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:scl_in_reg\);

    \I2C:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:scl_in_last2_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:scl_in_last_reg\);

    \I2C:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:sda_in_last_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:sda_in_reg\);

    \I2C:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:sda_in_last2_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:sda_in_last_reg\);

    \I2C:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C:bI2C_UDB:m_reset\,
            main_2 => \I2C:bI2C_UDB:cnt_reset\);

    \I2C:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:lost_arb_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \I2C:bI2C_UDB:m_reset\,
            main_2 => \I2C:bI2C_UDB:lost_arb_reg\);

    \I2C:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_0_split\,
            main_0 => \I2C:bI2C_UDB:control_7\,
            main_1 => \I2C:bI2C_UDB:control_6\,
            main_2 => \I2C:bI2C_UDB:control_5\,
            main_3 => \I2C:bI2C_UDB:control_4\,
            main_4 => \I2C:bI2C_UDB:m_state_4\,
            main_5 => \I2C:bI2C_UDB:m_state_3\,
            main_6 => \I2C:bI2C_UDB:m_state_2\,
            main_7 => \I2C:bI2C_UDB:m_state_1\,
            main_8 => \I2C:bI2C_UDB:m_state_0\,
            main_9 => \I2C:bI2C_UDB:m_reset\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C:bI2C_UDB:lost_arb_reg\);

    \I2C:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:m_reset\,
            main_1 => \I2C:bI2C_UDB:clkgen_tc1_reg\);

    \I2C:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:bus_busy_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \I2C:bI2C_UDB:m_reset\,
            main_6 => \I2C:bI2C_UDB:bus_busy_reg\);

    \I2C:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:clk_eq_reg\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:Net_1109_0\,
            main_1 => \I2C:Net_643_3\);

    \I2C:Net_643_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:Net_643_3\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:clkgen_cl1\,
            main_1 => \I2C:bI2C_UDB:m_state_4\,
            main_2 => \I2C:bI2C_UDB:m_state_3\,
            main_3 => \I2C:bI2C_UDB:m_state_2\,
            main_4 => \I2C:bI2C_UDB:m_state_1\,
            main_5 => \I2C:bI2C_UDB:m_state_0\,
            main_6 => \I2C:bI2C_UDB:m_reset\,
            main_7 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C:bI2C_UDB:cnt_reset\);

    \I2C:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_2 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:sda_x_wire\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:sda_x_wire\,
            main_1 => \I2C:bI2C_UDB:control_4\,
            main_2 => \I2C:bI2C_UDB:shift_data_out\,
            main_3 => \I2C:bI2C_UDB:m_state_4\,
            main_4 => \I2C:bI2C_UDB:m_state_3\,
            main_5 => \I2C:bI2C_UDB:m_state_2\,
            main_6 => \I2C:bI2C_UDB:m_state_1\,
            main_7 => \I2C:bI2C_UDB:m_state_0\,
            main_8 => \I2C:bI2C_UDB:m_reset\,
            main_9 => \I2C:bI2C_UDB:lost_arb_reg\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc2_reg\);

    \I2C:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_reset\,
            clock_0 => \I2C:Net_970\,
            main_0 => \I2C:bI2C_UDB:control_1\);

    \I2C:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_2 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C:bI2C_UDB:m_state_2_split\,
            main_0 => \I2C:bI2C_UDB:control_6\,
            main_1 => \I2C:bI2C_UDB:control_5\,
            main_2 => \I2C:bI2C_UDB:control_4\,
            main_3 => \I2C:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C:bI2C_UDB:m_state_4\,
            main_5 => \I2C:bI2C_UDB:m_state_3\,
            main_6 => \I2C:bI2C_UDB:m_state_2\,
            main_7 => \I2C:bI2C_UDB:m_state_1\,
            main_8 => \I2C:bI2C_UDB:m_state_0\,
            main_9 => \I2C:bI2C_UDB:m_reset\,
            main_10 => \I2C:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C:bI2C_UDB:lost_arb_reg\);

    \UART_3:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:txn\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:txn\,
            main_1 => \UART_3:BUART:tx_state_1\,
            main_2 => \UART_3:BUART:tx_state_0\,
            main_3 => \UART_3:BUART:tx_shift_out\,
            main_4 => \UART_3:BUART:tx_state_2\,
            main_5 => \UART_3:BUART:tx_counter_dp\,
            main_6 => \UART_3:BUART:tx_bitclk\);

    \UART_3:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:tx_state_1\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_state_1\,
            main_1 => \UART_3:BUART:tx_state_0\,
            main_2 => \UART_3:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_3:BUART:tx_state_2\,
            main_4 => \UART_3:BUART:tx_counter_dp\,
            main_5 => \UART_3:BUART:tx_bitclk\);

    \UART_3:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:tx_state_0\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_state_1\,
            main_1 => \UART_3:BUART:tx_state_0\,
            main_2 => \UART_3:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_3:BUART:tx_fifo_empty\,
            main_4 => \UART_3:BUART:tx_state_2\,
            main_5 => \UART_3:BUART:tx_bitclk\);

    \UART_3:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:tx_state_2\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_state_1\,
            main_1 => \UART_3:BUART:tx_state_0\,
            main_2 => \UART_3:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_3:BUART:tx_state_2\,
            main_4 => \UART_3:BUART:tx_counter_dp\,
            main_5 => \UART_3:BUART:tx_bitclk\);

    \UART_3:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_3:BUART:tx_bitclk\,
            clock_0 => \UART_3:Net_9\,
            main_0 => \UART_3:BUART:tx_state_1\,
            main_1 => \UART_3:BUART:tx_state_0\,
            main_2 => \UART_3:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_3:BUART:tx_state_2\);

END __DEFAULT__;
