<stg><name>image_filter_Dilate<0, 0, 1080, 1920></name>


<trans_list>

<trans id="190" from="1" to="2">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="2">
<condition id="132">
<or_exp><and_exp><literal name="tmp_23_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="2" to="3">
<condition id="134">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="3" to="4">
<condition id="136">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="4" to="13">
<condition id="170">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="4" to="5">
<condition id="179">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="5" to="6">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="6" to="7">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="7" to="8">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="8" to="9">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="9" to="10">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="10" to="11">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="11" to="12">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="12" to="4">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="13" to="3">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:2  %cols_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %cols)

]]></node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:3  %rows_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %rows)

]]></node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="64">
<![CDATA[
entry:4  %k_buf_0_val_3 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="8" op_0_bw="64">
<![CDATA[
entry:5  %k_buf_0_val_4 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="64">
<![CDATA[
entry:6  %k_buf_0_val_5 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="12" op_0_bw="11">
<![CDATA[
entry:9  %rows_assign_cast_i_cast = zext i11 %rows_read to i12

]]></node>
<StgValue><ssdm name="rows_assign_cast_i_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="12" op_0_bw="11">
<![CDATA[
entry:10  %cols_assign_cast_i_cast = zext i11 %cols_read to i12

]]></node>
<StgValue><ssdm name="cols_assign_cast_i_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:11  br label %arrayctor.loop1.i.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i.i.i:0  %tmp_23_i = phi i1 [ %tmp_24_i, %arrayctor.loop1.i.i.i ], [ false, %entry ]

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop1.i.i.i:1  %tmp_24_i = xor i1 %tmp_23_i, true

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i.i.i:2  %rbegin_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i_i_i_i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
arrayctor.loop1.i.i.i:3  %rend_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s, i32 %rbegin_i_i_i_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i_i_i_i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1.i.i.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.i.i.i:5  br i1 %tmp_23_i, label %arrayctor.loop1.i.i.i, label %._crit_edge.i.i.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:0  %src_kernel_win_0_val_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:1  %src_kernel_win_0_val_0_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:2  %src_kernel_win_0_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:3  %src_kernel_win_0_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:4  %src_kernel_win_0_val_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:5  %src_kernel_win_0_val_2_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:6  %right_border_buf_0_val_0_0 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:7  %right_border_buf_0_val_2_0 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:8  %right_border_buf_0_val_1_0 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.i.i.i.i:9  %widthloop = add i11 2, %cols_read

]]></node>
<StgValue><ssdm name="widthloop"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.i.i.i.i:10  %tmp_35_i = add i11 -1, %cols_read

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge.i.i.i.i:11  %tmp = trunc i11 %tmp_35_i to i2

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.i.i.i.i:12  %p_assign_2 = add i11 -1, %rows_read

]]></node>
<StgValue><ssdm name="p_assign_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge.i.i.i.i:13  %tmp_57 = trunc i11 %p_assign_2 to i2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.i.i.i.i:14  %tmp_s = add i11 2, %rows_read

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_23_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i.i:15  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i_i_i = phi i11 [ 0, %._crit_edge.i.i.i.i ], [ %i_V, %5 ]

]]></node>
<StgValue><ssdm name="p_014_0_i_i_i"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_36_cast_i_cast7 = zext i11 %p_014_0_i_i_i to i12

]]></node>
<StgValue><ssdm name="tmp_36_cast_i_cast7"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1082, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %exitcond1 = icmp eq i11 %p_014_0_i_i_i, %tmp_s

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %i_V = add i11 %p_014_0_i_i_i, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %"Dilate<0, 0, 1080, 1920>.exit", label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_57_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

]]></node>
<StgValue><ssdm name="tmp_57_i"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_38_i = icmp ult i11 %p_014_0_i_i_i, %rows_read

]]></node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp_159_not_i = xor i1 %tmp_38_i, true

]]></node>
<StgValue><ssdm name="tmp_159_not_i"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_58 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_014_0_i_i_i, i32 1, i32 10)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %icmp = icmp ne i10 %tmp_58, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_194_i = icmp eq i11 %p_014_0_i_i_i, 0

]]></node>
<StgValue><ssdm name="tmp_194_i"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_194_2_i = icmp eq i11 %p_014_0_i_i_i, 1

]]></node>
<StgValue><ssdm name="tmp_194_2_i"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_216_i = icmp ugt i11 %p_014_0_i_i_i, %rows_read

]]></node>
<StgValue><ssdm name="tmp_216_i"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_219_i = add i12 %tmp_36_cast_i_cast7, -1

]]></node>
<StgValue><ssdm name="tmp_219_i"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %tmp_221_i = icmp slt i12 %tmp_219_i, %rows_assign_cast_i_cast

]]></node>
<StgValue><ssdm name="tmp_221_i"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="2" op_0_bw="11">
<![CDATA[
:11  %tmp_59 = trunc i11 %p_assign_2 to i2

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="2" op_0_bw="12">
<![CDATA[
:12  %tmp_60 = trunc i12 %tmp_219_i to i2

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="2" op_0_bw="11">
<![CDATA[
:13  %tmp_61 = trunc i11 %p_assign_2 to i2

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:14  %tmp_62 = select i1 %tmp_221_i, i2 %tmp_60, i2 %tmp_61

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:15  %tmp_63 = sub i2 %tmp_59, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %p_assign_4_1_i = add i12 %tmp_36_cast_i_cast7, -2

]]></node>
<StgValue><ssdm name="p_assign_4_1_i"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:17  %tmp_221_1_i = icmp slt i12 %p_assign_4_1_i, %rows_assign_cast_i_cast

]]></node>
<StgValue><ssdm name="tmp_221_1_i"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="2" op_0_bw="12">
<![CDATA[
:18  %tmp_64 = trunc i12 %p_assign_4_1_i to i2

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:19  %tmp_20 = select i1 %tmp_221_1_i, i2 %tmp_64, i2 %tmp_57

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:20  %row_assign_7_1_t_i = sub i2 %tmp_57, %tmp_20

]]></node>
<StgValue><ssdm name="row_assign_7_1_t_i"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:21  %p_assign_4_2_i = add i12 %tmp_36_cast_i_cast7, -3

]]></node>
<StgValue><ssdm name="p_assign_4_2_i"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:22  %tmp_221_2_i = icmp slt i12 %p_assign_4_2_i, %rows_assign_cast_i_cast

]]></node>
<StgValue><ssdm name="tmp_221_2_i"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="2" op_0_bw="12">
<![CDATA[
:23  %tmp_65 = trunc i12 %p_assign_4_2_i to i2

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:24  %tmp_21 = select i1 %tmp_221_2_i, i2 %tmp_65, i2 %tmp_57

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:25  %row_assign_7_2_t_i = sub i2 %tmp_57, %tmp_21

]]></node>
<StgValue><ssdm name="row_assign_7_2_t_i"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0">
<![CDATA[
Dilate<0, 0, 1080, 1920>.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %p_027_0_i_i_i = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge401.i.i.i ]

]]></node>
<StgValue><ssdm name="p_027_0_i_i_i"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_39_cast_i_cast6 = zext i11 %p_027_0_i_i_i to i12

]]></node>
<StgValue><ssdm name="tmp_39_cast_i_cast6"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %exitcond = icmp eq i11 %p_027_0_i_i_i, %widthloop

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %j_V = add i11 %p_027_0_i_i_i, 1

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %5, label %.critedge.i.i.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.i.i.i_ifconv:6  %tmp_66 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_027_0_i_i_i, i32 1, i32 10)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.critedge.i.i.i_ifconv:7  %icmp2 = icmp ne i10 %tmp_66, 0

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i.i_ifconv:9  %ImagLoc_x = add i12 -1, %tmp_39_cast_i_cast6

]]></node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.critedge.i.i.i_ifconv:11  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i.i_ifconv:12  %rev = xor i1 %tmp_68, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i.i_ifconv:13  %tmp_43_i = icmp slt i12 %ImagLoc_x, %cols_assign_cast_i_cast

]]></node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i.i_ifconv:14  %or_cond_i_i_i_i = and i1 %tmp_43_i, %rev

]]></node>
<StgValue><ssdm name="or_cond_i_i_i_i"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i.i_ifconv:20  %brmerge_i = or i1 %tmp_43_i, %tmp_159_not_i

]]></node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %4, label %borderInterpolate.exit410.i.i.0.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit410.i.i.0.i:1  br i1 %tmp_194_i, label %"operator().exit452.i.i.0.i", label %._crit_edge396.i.i.1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge396.i.i.1.i:0  br i1 %tmp_194_2_i, label %"operator().exit452.i.i.2.i", label %._crit_edge396.i.i.2.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge396.i.i.2.i:0  br label %._crit_edge394.i.i.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_38_i, label %.preheader388.i.i.preheader.0.i, label %._crit_edge394.i.i.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge394.i.i.i_ifconv:6  %or_cond_i_i_i = and i1 %icmp, %icmp2

]]></node>
<StgValue><ssdm name="or_cond_i_i_i"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge394.i.i.i_ifconv:7  br i1 %or_cond_i_i_i, label %._crit_edge.i458.i.i.0.0.i, label %._crit_edge401.i.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="11" op_0_bw="12">
<![CDATA[
.critedge.i.i.i_ifconv:10  %tmp_67 = trunc i12 %ImagLoc_x to i11

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.critedge.i.i.i_ifconv:15  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.critedge.i.i.i_ifconv:16  %p_assign_1 = select i1 %tmp_69, i11 0, i11 %tmp_35_i

]]></node>
<StgValue><ssdm name="p_assign_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.critedge.i.i.i_ifconv:17  %x = select i1 %or_cond_i_i_i_i, i11 %tmp_67, i11 %p_assign_1

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="2" op_0_bw="11">
<![CDATA[
.critedge.i.i.i_ifconv:18  %tmp_70 = trunc i11 %x to i2

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.i.i.i_ifconv:19  %col_assign_1 = sub i2 %tmp, %tmp_70

]]></node>
<StgValue><ssdm name="col_assign_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="11">
<![CDATA[
.critedge.i.i.i_ifconv:21  %tmp_179_i = zext i11 %x to i64

]]></node>
<StgValue><ssdm name="tmp_179_i"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i.i.i_ifconv:22  %k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_179_i

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_addr"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i.i_ifconv:23  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i.i.i_ifconv:26  %k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_179_i

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_addr"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i.i_ifconv:27  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i.i.i_ifconv:30  %k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_179_i

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i.i_ifconv:31  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i.i.i_ifconv:34  br i1 %or_cond_i_i_i_i, label %3, label %._crit_edge394.i.i.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:0  %right_border_buf_0_val_0_0_s = load i8* %right_border_buf_0_val_0_0

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_0_s"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:1  %right_border_buf_0_val_2_0_s = load i8* %right_border_buf_0_val_2_0

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_0_s"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:2  %right_border_buf_0_val_1_0_s = load i8* %right_border_buf_0_val_1_0

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_0_s"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i.i_ifconv:23  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.critedge.i.i.i_ifconv:24  %tmp_22 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_0_0_s, i8 undef, i8 undef, i2 %col_assign_1)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:25  %col_buf_0_val_0_0 = select i1 %brmerge_i, i8 %k_buf_0_val_3_load, i8 %tmp_22

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i.i_ifconv:27  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.critedge.i.i.i_ifconv:28  %tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_1_0_s, i8 undef, i8 undef, i2 %col_assign_1)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:29  %col_buf_0_val_1_0 = select i1 %brmerge_i, i8 %k_buf_0_val_4_load, i8 %tmp_23

]]></node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="brmerge_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="11">
<![CDATA[
.critedge.i.i.i_ifconv:31  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.critedge.i.i.i_ifconv:32  %tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_2_0_s, i8 undef, i8 undef, i2 %col_assign_1)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:33  %col_buf_0_val_2_0 = select i1 %brmerge_i, i8 %k_buf_0_val_5_load, i8 %tmp_24

]]></node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit410.i.i.0.i:0  %tmp_73 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_194_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit452.i.i.0.i:0  store i8 %tmp_73, i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_194_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit452.i.i.0.i:1  store i8 %tmp_73, i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_194_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0">
<![CDATA[
operator().exit452.i.i.0.i:2  br label %._crit_edge396.i.i.1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_194_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit452.i.i.2.i:0  store i8 %tmp_73, i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_194_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0">
<![CDATA[
operator().exit452.i.i.2.i:1  br label %._crit_edge396.i.i.2.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_38_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader388.i.i.preheader.0.i:0  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_38_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader388.i.i.preheader.0.i:1  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_38_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.i.preheader.0.i:2  %tmp_72 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_38_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader388.i.i.preheader.0.i:3  store i8 %tmp_72, i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_38_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.i.preheader.0.i:4  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_38_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.i.preheader.0.i:5  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_38_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader388.i.i.preheader.0.i:6  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_38_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader388.i.i.preheader.0.i:7  br label %._crit_edge394.i.i.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="143" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_216_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge394.i.i.i_ifconv:0  %tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_63)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge394.i.i.i_ifconv:1  %src_kernel_win_0_val_0_0 = select i1 %tmp_216_i, i8 %tmp_25, i8 %col_buf_0_val_0_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_216_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge394.i.i.i_ifconv:2  %tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_7_1_t_i)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge394.i.i.i_ifconv:3  %src_kernel_win_0_val_1_0 = select i1 %tmp_216_i, i8 %tmp_26, i8 %col_buf_0_val_1_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_216_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge394.i.i.i_ifconv:4  %tmp_27 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_7_2_t_i)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge394.i.i.i_ifconv:5  %src_kernel_win_0_val_2_0 = select i1 %tmp_216_i, i8 %tmp_27, i8 %col_buf_0_val_2_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:4  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_lo"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:5  %src_kernel_win_0_val_2_1_1_s = load i8* %src_kernel_win_0_val_2_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_1_s"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:6  %tmp_240_0_1_i = icmp ugt i8 %src_kernel_win_0_val_2_1_lo, %src_kernel_win_0_val_2_1_1_s

]]></node>
<StgValue><ssdm name="tmp_240_0_1_i"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:7  %temp_0_i_i_i_059_i_i_1_0_1_i = select i1 %tmp_240_0_1_i, i8 %src_kernel_win_0_val_2_1_lo, i8 %src_kernel_win_0_val_2_1_1_s

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_i_1_0_1_i"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:8  %tmp_240_0_2_i = icmp ugt i8 %src_kernel_win_0_val_2_0, %temp_0_i_i_i_059_i_i_1_0_1_i

]]></node>
<StgValue><ssdm name="tmp_240_0_2_i"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge401.i.i.i:2  %src_kernel_win_0_val_2_1_lo_1 = load i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_lo_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge401.i.i.i:4  store i8 %src_kernel_win_0_val_2_1_lo_1, i8* %src_kernel_win_0_val_2_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge401.i.i.i:5  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:2  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_lo"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:3  %src_kernel_win_0_val_1_1_1_s = load i8* %src_kernel_win_0_val_1_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_1_s"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:9  %temp_0_i_i_i_059_i_i_1_0_2_i = select i1 %tmp_240_0_2_i, i8 %src_kernel_win_0_val_2_0, i8 %temp_0_i_i_i_059_i_i_1_0_1_i

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_i_1_0_2_i"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:10  %tmp_240_1_i = icmp ugt i8 %src_kernel_win_0_val_1_1_1_s, %temp_0_i_i_i_059_i_i_1_0_2_i

]]></node>
<StgValue><ssdm name="tmp_240_1_i"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:11  %temp_0_i_i_i_059_i_i_1_1_i = select i1 %tmp_240_1_i, i8 %src_kernel_win_0_val_1_1_1_s, i8 %temp_0_i_i_i_059_i_i_1_0_2_i

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_i_1_1_i"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge401.i.i.i:1  %src_kernel_win_0_val_1_1_lo_1 = load i8* %src_kernel_win_0_val_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_lo_1"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge401.i.i.i:6  store i8 %src_kernel_win_0_val_1_1_lo_1, i8* %src_kernel_win_0_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge401.i.i.i:7  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="165" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:12  %tmp_240_1_1_i = icmp ugt i8 %src_kernel_win_0_val_1_1_lo, %temp_0_i_i_i_059_i_i_1_1_i

]]></node>
<StgValue><ssdm name="tmp_240_1_1_i"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:13  %temp_0_i_i_i_059_i_i_1_1_1_i = select i1 %tmp_240_1_1_i, i8 %src_kernel_win_0_val_1_1_lo, i8 %temp_0_i_i_i_059_i_i_1_1_i

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_i_1_1_1_i"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:14  %tmp_240_1_2_i = icmp ugt i8 %src_kernel_win_0_val_1_0, %temp_0_i_i_i_059_i_i_1_1_1_i

]]></node>
<StgValue><ssdm name="tmp_240_1_2_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge.i.i.i_ifconv:3  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.i.i.i_ifconv:4  %tmp_58_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

]]></node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge.i.i.i_ifconv:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge.i.i.i_ifconv:8  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1847) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_lo"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:1  %src_kernel_win_0_val_0_1_1_s = load i8* %src_kernel_win_0_val_0_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_1_s"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:15  %temp_0_i_i_i_059_i_i_1_1_2_i = select i1 %tmp_240_1_2_i, i8 %src_kernel_win_0_val_1_0, i8 %temp_0_i_i_i_059_i_i_1_1_1_i

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_i_1_1_2_i"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:16  %tmp_240_2_i = icmp ugt i8 %src_kernel_win_0_val_0_1_1_s, %temp_0_i_i_i_059_i_i_1_1_2_i

]]></node>
<StgValue><ssdm name="tmp_240_2_i"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:17  %temp_0_i_i_i_059_i_i_1_2_i = select i1 %tmp_240_2_i, i8 %src_kernel_win_0_val_0_1_1_s, i8 %temp_0_i_i_i_059_i_i_1_1_2_i

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_i_1_2_i"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge401.i.i.i:0  %src_kernel_win_0_val_0_1_lo_1 = load i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_lo_1"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge401.i.i.i:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_58_i)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge401.i.i.i:8  store i8 %src_kernel_win_0_val_0_1_lo_1, i8* %src_kernel_win_0_val_0_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge401.i.i.i:9  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge401.i.i.i:10  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="182" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:18  %tmp_240_2_1_i = icmp ugt i8 %src_kernel_win_0_val_0_1_lo, %temp_0_i_i_i_059_i_i_1_2_i

]]></node>
<StgValue><ssdm name="tmp_240_2_1_i"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:19  %temp_0_i_i_i_059_i_i_1_2_1_i = select i1 %tmp_240_2_1_i, i8 %src_kernel_win_0_val_0_1_lo, i8 %temp_0_i_i_i_059_i_i_1_2_i

]]></node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_i_1_2_1_i"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:20  %tmp_240_2_2_i = icmp ugt i8 %src_kernel_win_0_val_0_0, %temp_0_i_i_i_059_i_i_1_2_1_i

]]></node>
<StgValue><ssdm name="tmp_240_2_2_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="185" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:21  %tmp_28 = select i1 %tmp_240_2_2_i, i8 %src_kernel_win_0_val_0_0, i8 %temp_0_i_i_i_059_i_i_1_2_1_i

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_28)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i458.i.i.0.0.i:23  br label %._crit_edge401.i.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_57_i)

]]></node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
