$comment
	File created using the following command:
		vcd file mbr_cont_n_bits.msim.vcd -direction
$end
$date
	Mon Nov 27 21:30:51 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mbr_cont_n_bits_vlg_vec_tst $end
$var reg 2 ! C [1:0] $end
$var reg 1 " CLK $end
$var reg 4 # D [3:0] $end
$var reg 1 $ RST $end
$var wire 1 % b [3] $end
$var wire 1 & b [2] $end
$var wire 1 ' b [1] $end
$var wire 1 ( b [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 D[3]~input_o $end
$var wire 1 1 D[2]~input_o $end
$var wire 1 2 b[3]~output_o $end
$var wire 1 3 b[2]~output_o $end
$var wire 1 4 b[1]~output_o $end
$var wire 1 5 b[0]~output_o $end
$var wire 1 6 CLK~input_o $end
$var wire 1 7 CLK~inputclkctrl_outclk $end
$var wire 1 8 D[1]~input_o $end
$var wire 1 9 RST~input_o $end
$var wire 1 : RST~inputclkctrl_outclk $end
$var wire 1 ; C[0]~input_o $end
$var wire 1 < C[1]~input_o $end
$var wire 1 = inst1|inst1|inst5|inst3~0_combout $end
$var wire 1 > inst1|inst|inst~q $end
$var wire 1 ? D[0]~input_o $end
$var wire 1 @ inst|inst|inst~feeder_combout $end
$var wire 1 A inst|inst|inst~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
0"
b0 #
1$
0(
0'
0&
0%
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
19
1:
1;
0<
0=
0>
0?
0@
0A
$end
#10000
0$
09
0:
0)
#20000
1"
16
17
1)
#40000
0"
06
07
0)
#60000
1"
16
17
1)
#80000
0"
06
07
0)
#100000
1"
16
17
1)
#120000
0"
06
07
0)
#140000
1"
16
17
1)
#160000
0"
06
07
0)
#180000
1"
16
17
1)
#200000
0"
06
07
0)
#220000
1"
16
17
1)
#240000
0"
06
07
0)
#260000
1"
16
17
1)
#280000
0"
06
07
0)
#300000
1"
16
17
1)
#320000
0"
06
07
0)
#340000
1"
16
17
1)
#360000
0"
06
07
0)
#380000
1"
16
17
1)
#400000
0"
06
07
0)
#420000
1"
16
17
1)
#440000
0"
06
07
0)
#460000
1"
16
17
1)
#480000
0"
06
07
0)
#500000
1"
16
17
1)
#520000
0"
06
07
0)
#540000
1"
16
17
1)
#560000
0"
06
07
0)
#580000
1"
16
17
1)
#600000
0"
06
07
0)
#620000
1"
16
17
1)
#640000
0"
06
07
0)
#660000
1"
16
17
1)
#680000
0"
06
07
0)
#700000
1"
16
17
1)
#720000
0"
06
07
0)
#740000
1"
16
17
1)
#760000
0"
06
07
0)
#780000
1"
16
17
1)
#800000
0"
06
07
0)
#820000
1"
16
17
1)
#840000
0"
06
07
0)
#860000
1"
16
17
1)
#880000
0"
06
07
0)
#900000
1"
16
17
1)
#920000
0"
06
07
0)
#940000
1"
16
17
1)
#960000
0"
06
07
0)
#980000
1"
16
17
1)
#1000000
