#Place HBM group stack (left)
set children [::get_db insts -if {.base_cell.name==xbar_hbm_group_32}]
set current_x 3.876
set current_y 6.720
foreach child $children {
  ::mortar::move_gate -ptr $child -x_coord $current_x -y_coord $current_y -orient "my" -status_fixed
  set current_y [expr {$current_y + [::get_db $child .bbox.dy]}]
}

#Place fab group stack (right)
set children [::get_db insts -if {.base_cell.name==xbar_fab_group}]
set current_x [expr {[::get_db current_design .bbox.ur.x] - 3.876 - [::get_db [lindex $children 0] .base_cell.bbox.dx]}]
set current_y 6.720
foreach child $children {
  ::mortar::move_gate -ptr $child -x_coord $current_x -y_coord $current_y -orient "my" -status_fixed
  set current_y [expr {$current_y + [::get_db $child .bbox.dy]}]
}

#Place memories
set h_gap 10
set v_gap 10

set mem_w 31.263
set mem_h 75.712

set bottom_space [expr {([::get_db current_design .bbox.dy] / 2.0) - (((32.0 * ($mem_h + $v_gap)) - $v_gap) / 2.0)}]
set abut_space 1.989

#left
set left_space [expr {[::get_db [lindex [::get_db insts -if {.base_cell.name==xbar_hbm_group_32}] 0] .bbox.ur.x] + 7.0}]

#DE1
set place_data {
{ 1 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 1 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 2 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 2 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 3 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 3 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 4 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 4 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 5 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 5 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 6 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 6 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 7 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 7 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 8 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 8 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 9 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_8__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 9 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_8__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{10 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_9__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{10 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_9__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{11 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_10__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{11 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_10__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{12 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_11__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{12 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_11__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{13 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_12__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{13 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_12__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{14 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_13__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{14 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_13__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{15 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_14__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{15 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_14__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{16 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_15__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{16 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_15__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{17 1 axi_top/xbar_hbm2fab/g_xmem_0__sideband_mem/g_col_0__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{17 2 axi_top/xbar_hbm2fab/g_xmem_1__sideband_mem/g_col_0__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{18 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_0__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{18 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_0__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{19 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_1__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{19 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_1__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{20 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_2__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{20 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_2__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{21 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_3__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{21 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_3__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{22 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_4__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{22 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_4__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{23 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_5__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{23 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_5__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{24 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_6__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{24 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_6__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{25 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_7__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{25 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_7__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{26 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_8__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{26 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_8__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{27 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_9__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{27 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_9__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{28 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_10__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{28 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_10__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{29 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_11__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{29 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_11__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{30 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_12__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{30 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_12__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{31 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_13__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{31 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_13__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{32 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_14__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{32 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_14__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{33 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_15__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{33 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_15__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
}

#DE1p5
set place_data {
{ 1 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 1 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 2 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 2 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 3 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 3 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 4 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 4 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 5 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 5 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 6 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 6 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 7 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 7 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 8 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 8 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 9 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 9 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{10 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{10 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{11 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{11 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{12 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{12 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{13 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{13 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{14 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{14 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{15 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{15 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{16 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{16 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{17 1 axi_top/xbar_hbm2fab/g_xmem_0__sideband_mem/g_col_0__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{17 2 axi_top/xbar_hbm2fab/g_xmem_1__sideband_mem/g_col_0__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{18 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{18 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{19 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{19 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{20 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{20 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{21 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{21 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{22 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{22 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{23 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{23 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{24 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{24 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{25 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{25 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{26 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{26 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{27 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{27 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{28 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{28 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{29 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{29 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{30 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{30 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{31 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{31 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{32 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{32 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{33 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{33 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
}

#Experimental netlist
if {0} {
set place_data {
{ 1 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 1 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 2 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 2 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 3 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 3 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 4 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 4 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 5 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 5 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 6 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 6 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 7 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 7 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 8 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 8 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 9 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 9 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{10 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{10 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{11 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{11 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{12 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{12 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{13 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{13 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{14 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{14 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{15 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{15 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{16 1 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{16 2 axi_top/xbar_hbm2fab/g_xmem_0__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{17 1 axi_top/xbar_hbm2fab/g_xmem_0__sideband_mem_g_col_0__genblk2_mem_col_genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{17 2 axi_top/xbar_hbm2fab/g_xmem_1__sideband_mem_g_col_0__genblk2_mem_col_genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{18 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{18 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{19 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{19 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{20 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{20 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{21 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{21 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{22 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{22 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{23 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{23 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{24 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{24 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{25 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{25 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{26 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{26 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{27 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{27 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{28 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{28 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{29 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{29 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{30 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{30 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{31 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{31 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{32 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{32 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{33 1 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{33 2 axi_top/xbar_hbm2fab/g_xmem_1__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
}
}

foreach pitem $place_data {
  lassign $pitem row col mem
  
  set x [expr {$left_space + ($col - 1) * ($mem_w + $h_gap)}]
  set y [expr {$bottom_space + ($row - 1) * ($mem_h + $v_gap)}]
  
  set o "my"
  set x [expr {$x + $h_gap}]
  
  ::mortar::move_gate -name $mem -x_coord $x -y_coord $y -orient $o -status_fixed -no_snap
}

#right
set left_space [expr {[::get_db [lindex [::get_db insts -if {.base_cell.name==xbar_fab_group}] 0] .bbox.ll.x] - 7.0 - $mem_w - $abut_space - $mem_w - 14.0 - 14.0}]

#DE1
set place_data {
{ 1 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 1 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 2 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 2 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 3 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 3 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 4 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 4 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 5 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 5 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 6 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 6 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 7 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 7 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 8 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 8 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 9 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_8__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 9 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_8__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{10 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_9__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{10 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_9__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{11 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_10__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{11 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_10__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{12 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_11__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{12 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_11__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{13 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_12__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{13 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_12__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{14 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_13__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{14 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_13__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{15 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_14__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{15 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_14__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{16 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_15__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{16 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_15__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{17 1 axi_top/xbar_fab2hbm/g_xmem_0__sideband_mem/g_col_0__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{17 2 axi_top/xbar_fab2hbm/g_xmem_1__sideband_mem/g_col_0__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{18 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_0__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{18 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_0__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{19 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_1__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{19 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_1__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{20 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_2__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{20 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_2__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{21 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_3__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{21 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_3__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{22 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_4__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{22 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_4__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{23 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_5__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{23 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_5__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{24 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_6__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{24 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_6__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{25 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_7__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{25 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_7__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{26 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_8__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{26 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_8__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{27 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_9__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{27 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_9__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{28 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_10__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{28 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_10__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{29 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_11__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{29 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_11__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{30 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_12__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{30 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_12__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{31 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_13__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{31 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_13__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{32 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_14__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{32 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_14__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{33 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_15__genblk2_mem_col/genblk1_0__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{33 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_15__genblk2_mem_col/genblk1_1__genblk2_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
}

#DE1p5
set place_data {
{ 1 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 1 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 2 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 2 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 3 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 3 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 4 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 4 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 5 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 5 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 6 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 6 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 7 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 7 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 8 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 8 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 9 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{ 9 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{10 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{10 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{11 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{11 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{12 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{12 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{13 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{13 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{14 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{14 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{15 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{15 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{16 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{16 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{17 1 axi_top/xbar_fab2hbm/g_xmem_0__sideband_mem/g_col_0__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{17 2 axi_top/xbar_fab2hbm/g_xmem_1__sideband_mem/g_col_0__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{18 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{18 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{19 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{19 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{20 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{20 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{21 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{21 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{22 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{22 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{23 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{23 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{24 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{24 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{25 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{25 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{26 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{26 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{27 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{27 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{28 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{28 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{29 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{29 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{30 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{30 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{31 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{31 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{32 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{32 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{33 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_0__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
{33 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_1__b_256_ram/u_sms_wrapper/U_mem_sms_wrapper_int_top/U_mem}
}

#Experimental netlist
if {0} {
set place_data {
{ 1 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 1 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 2 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 2 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 3 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 3 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 4 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 4 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 5 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 5 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 6 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 6 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 7 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 7 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 8 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 8 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 9 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{ 9 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{10 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{10 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{11 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{11 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{12 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{12 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{13 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{13 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{14 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{14 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{15 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{15 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{16 1 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{16 2 axi_top/xbar_fab2hbm/g_xmem_0__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{17 1 axi_top/xbar_fab2hbm/g_xmem_0__sideband_mem_g_col_0__genblk2_mem_col_genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{17 2 axi_top/xbar_fab2hbm/g_xmem_1__sideband_mem_g_col_0__genblk2_mem_col_genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{18 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{18 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_0__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{19 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{19 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_1__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{20 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{20 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_2__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{21 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{21 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_3__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{22 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{22 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_4__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{23 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{23 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_5__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{24 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{24 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_6__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{25 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{25 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_7__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{26 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{26 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_8__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{27 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{27 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_9__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{28 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{28 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_10__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{29 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{29 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_11__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{30 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{30 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_12__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{31 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{31 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_13__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{32 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{32 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_14__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{33 1 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_0__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
{33 2 axi_top/xbar_fab2hbm/g_xmem_1__data_mem/g_col_15__genblk2_mem_col/genblk1_b_col_1__b_256_ram_u_sms_wrapper_U_mem_sms_wrapper_int_top_U_mem}
}
}

foreach pitem $place_data {
  lassign $pitem row col mem
  
  set x [expr {$left_space + ($col - 1) * ($mem_w + $h_gap)}]
  set y [expr {$bottom_space + ($row - 1) * ($mem_h + $v_gap)}]
  
  set o "r0"
  set x [expr {$x + $h_gap}]
  
  ::mortar::move_gate -name $mem -x_coord $x -y_coord $y -orient $o -status_fixed -no_snap
}
