LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY C IS

PORT (
	S: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	L: OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
END C;

ARCHITECTURE Behavior OF C IS
	SIGNAL Sum: STD_LOGIC_VECTOR(4 DOWNTO 0);
	
BEGIN
