
Stop_Watch_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001de0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00001de0  00001e74  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000004  00800068  00800068  00001e7c  2**0
                  ALLOC
  3 .stab         000012a8  00000000  00000000  00001e7c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000172a  00000000  00000000  00003124  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000484e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000498e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00004afe  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006747  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00007632  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000083e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00008540  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  000087cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008f9b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 1a 09 	jmp	0x1234	; 0x1234 <__vector_1>
       8:	0c 94 32 09 	jmp	0x1264	; 0x1264 <__vector_2>
       c:	0c 94 5c 09 	jmp	0x12b8	; 0x12b8 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 d4 08 	jmp	0x11a8	; 0x11a8 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	ac 36       	cpi	r26, 0x6C	; 108
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e0 ee       	ldi	r30, 0xE0	; 224
      78:	fd e1       	ldi	r31, 0x1D	; 29
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 86 09 	call	0x130c	; 0x130c <main>
      8a:	0c 94 ee 0e 	jmp	0x1ddc	; 0x1ddc <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 b7 0e 	jmp	0x1d6e	; 0x1d6e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 d3 0e 	jmp	0x1da6	; 0x1da6 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 c3 0e 	jmp	0x1d86	; 0x1d86 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 df 0e 	jmp	0x1dbe	; 0x1dbe <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 c3 0e 	jmp	0x1d86	; 0x1d86 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 df 0e 	jmp	0x1dbe	; 0x1dbe <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 b7 0e 	jmp	0x1d6e	; 0x1d6e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 d3 0e 	jmp	0x1da6	; 0x1da6 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 c3 0e 	jmp	0x1d86	; 0x1d86 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 df 0e 	jmp	0x1dbe	; 0x1dbe <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 c3 0e 	jmp	0x1d86	; 0x1d86 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 df 0e 	jmp	0x1dbe	; 0x1dbe <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 c3 0e 	jmp	0x1d86	; 0x1d86 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 df 0e 	jmp	0x1dbe	; 0x1dbe <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 c7 0e 	jmp	0x1d8e	; 0x1d8e <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 e3 0e 	jmp	0x1dc6	; 0x1dc6 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <int0_init>:
#include "commonMacros.h"
#include "externalInterrupts.h" /* Include External Interrupts header file */
#include <avr/io.h> /* Include AVR I/O header file */

/* Function to initialize external interrupt 0 with specified mode (rising/falling edge) */
void int0_init(unsigned char mode){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <int0_init+0x6>
     b4c:	0f 92       	push	r0
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
     b52:	89 83       	std	Y+1, r24	; 0x01
    switch (mode){
     b54:	89 81       	ldd	r24, Y+1	; 0x01
     b56:	28 2f       	mov	r18, r24
     b58:	30 e0       	ldi	r19, 0x00	; 0
     b5a:	3b 83       	std	Y+3, r19	; 0x03
     b5c:	2a 83       	std	Y+2, r18	; 0x02
     b5e:	8a 81       	ldd	r24, Y+2	; 0x02
     b60:	9b 81       	ldd	r25, Y+3	; 0x03
     b62:	82 35       	cpi	r24, 0x52	; 82
     b64:	91 05       	cpc	r25, r1
     b66:	a9 f0       	breq	.+42     	; 0xb92 <int0_init+0x4c>
     b68:	2a 81       	ldd	r18, Y+2	; 0x02
     b6a:	3b 81       	ldd	r19, Y+3	; 0x03
     b6c:	23 35       	cpi	r18, 0x53	; 83
     b6e:	31 05       	cpc	r19, r1
     b70:	34 f4       	brge	.+12     	; 0xb7e <int0_init+0x38>
     b72:	8a 81       	ldd	r24, Y+2	; 0x02
     b74:	9b 81       	ldd	r25, Y+3	; 0x03
     b76:	86 34       	cpi	r24, 0x46	; 70
     b78:	91 05       	cpc	r25, r1
     b7a:	d1 f0       	breq	.+52     	; 0xbb0 <int0_init+0x6a>
     b7c:	27 c0       	rjmp	.+78     	; 0xbcc <int0_init+0x86>
     b7e:	2a 81       	ldd	r18, Y+2	; 0x02
     b80:	3b 81       	ldd	r19, Y+3	; 0x03
     b82:	26 36       	cpi	r18, 0x66	; 102
     b84:	31 05       	cpc	r19, r1
     b86:	a1 f0       	breq	.+40     	; 0xbb0 <int0_init+0x6a>
     b88:	8a 81       	ldd	r24, Y+2	; 0x02
     b8a:	9b 81       	ldd	r25, Y+3	; 0x03
     b8c:	82 37       	cpi	r24, 0x72	; 114
     b8e:	91 05       	cpc	r25, r1
     b90:	e9 f4       	brne	.+58     	; 0xbcc <int0_init+0x86>
        case 'r':
        case 'R':
            /* Set INT0 to trigger on rising edge */
            SET_PIN(MCUCR,ISC01);
     b92:	a5 e5       	ldi	r26, 0x55	; 85
     b94:	b0 e0       	ldi	r27, 0x00	; 0
     b96:	e5 e5       	ldi	r30, 0x55	; 85
     b98:	f0 e0       	ldi	r31, 0x00	; 0
     b9a:	80 81       	ld	r24, Z
     b9c:	82 60       	ori	r24, 0x02	; 2
     b9e:	8c 93       	st	X, r24
            SET_PIN(MCUCR,ISC00);
     ba0:	a5 e5       	ldi	r26, 0x55	; 85
     ba2:	b0 e0       	ldi	r27, 0x00	; 0
     ba4:	e5 e5       	ldi	r30, 0x55	; 85
     ba6:	f0 e0       	ldi	r31, 0x00	; 0
     ba8:	80 81       	ld	r24, Z
     baa:	81 60       	ori	r24, 0x01	; 1
     bac:	8c 93       	st	X, r24
     bae:	0e c0       	rjmp	.+28     	; 0xbcc <int0_init+0x86>
            break;
        case 'f':
        case 'F':
            /* Set INT0 to trigger on falling edge */
            SET_PIN(MCUCR,ISC01);
     bb0:	a5 e5       	ldi	r26, 0x55	; 85
     bb2:	b0 e0       	ldi	r27, 0x00	; 0
     bb4:	e5 e5       	ldi	r30, 0x55	; 85
     bb6:	f0 e0       	ldi	r31, 0x00	; 0
     bb8:	80 81       	ld	r24, Z
     bba:	82 60       	ori	r24, 0x02	; 2
     bbc:	8c 93       	st	X, r24
            CLEAR_PIN(MCUCR,ISC00);
     bbe:	a5 e5       	ldi	r26, 0x55	; 85
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e5 e5       	ldi	r30, 0x55	; 85
     bc4:	f0 e0       	ldi	r31, 0x00	; 0
     bc6:	80 81       	ld	r24, Z
     bc8:	8e 7f       	andi	r24, 0xFE	; 254
     bca:	8c 93       	st	X, r24
            break;
    }
    SET_PIN(GICR,INT0);     /* Enable external interrupt 0 */
     bcc:	ab e5       	ldi	r26, 0x5B	; 91
     bce:	b0 e0       	ldi	r27, 0x00	; 0
     bd0:	eb e5       	ldi	r30, 0x5B	; 91
     bd2:	f0 e0       	ldi	r31, 0x00	; 0
     bd4:	80 81       	ld	r24, Z
     bd6:	80 64       	ori	r24, 0x40	; 64
     bd8:	8c 93       	st	X, r24
    SET_PIN(GIFR,INTF0);    /* Clear any pending INT0 interrupt flags */
     bda:	aa e5       	ldi	r26, 0x5A	; 90
     bdc:	b0 e0       	ldi	r27, 0x00	; 0
     bde:	ea e5       	ldi	r30, 0x5A	; 90
     be0:	f0 e0       	ldi	r31, 0x00	; 0
     be2:	80 81       	ld	r24, Z
     be4:	80 64       	ori	r24, 0x40	; 64
     be6:	8c 93       	st	X, r24
}
     be8:	0f 90       	pop	r0
     bea:	0f 90       	pop	r0
     bec:	0f 90       	pop	r0
     bee:	cf 91       	pop	r28
     bf0:	df 91       	pop	r29
     bf2:	08 95       	ret

00000bf4 <int1_init>:

/* Function to initialize external interrupt 1 with specified mode (rising/falling edge) */
void int1_init(unsigned char mode){
     bf4:	df 93       	push	r29
     bf6:	cf 93       	push	r28
     bf8:	00 d0       	rcall	.+0      	; 0xbfa <int1_init+0x6>
     bfa:	0f 92       	push	r0
     bfc:	cd b7       	in	r28, 0x3d	; 61
     bfe:	de b7       	in	r29, 0x3e	; 62
     c00:	89 83       	std	Y+1, r24	; 0x01
    switch (mode){
     c02:	89 81       	ldd	r24, Y+1	; 0x01
     c04:	28 2f       	mov	r18, r24
     c06:	30 e0       	ldi	r19, 0x00	; 0
     c08:	3b 83       	std	Y+3, r19	; 0x03
     c0a:	2a 83       	std	Y+2, r18	; 0x02
     c0c:	8a 81       	ldd	r24, Y+2	; 0x02
     c0e:	9b 81       	ldd	r25, Y+3	; 0x03
     c10:	82 35       	cpi	r24, 0x52	; 82
     c12:	91 05       	cpc	r25, r1
     c14:	a9 f0       	breq	.+42     	; 0xc40 <int1_init+0x4c>
     c16:	2a 81       	ldd	r18, Y+2	; 0x02
     c18:	3b 81       	ldd	r19, Y+3	; 0x03
     c1a:	23 35       	cpi	r18, 0x53	; 83
     c1c:	31 05       	cpc	r19, r1
     c1e:	34 f4       	brge	.+12     	; 0xc2c <int1_init+0x38>
     c20:	8a 81       	ldd	r24, Y+2	; 0x02
     c22:	9b 81       	ldd	r25, Y+3	; 0x03
     c24:	86 34       	cpi	r24, 0x46	; 70
     c26:	91 05       	cpc	r25, r1
     c28:	d1 f0       	breq	.+52     	; 0xc5e <int1_init+0x6a>
     c2a:	27 c0       	rjmp	.+78     	; 0xc7a <int1_init+0x86>
     c2c:	2a 81       	ldd	r18, Y+2	; 0x02
     c2e:	3b 81       	ldd	r19, Y+3	; 0x03
     c30:	26 36       	cpi	r18, 0x66	; 102
     c32:	31 05       	cpc	r19, r1
     c34:	a1 f0       	breq	.+40     	; 0xc5e <int1_init+0x6a>
     c36:	8a 81       	ldd	r24, Y+2	; 0x02
     c38:	9b 81       	ldd	r25, Y+3	; 0x03
     c3a:	82 37       	cpi	r24, 0x72	; 114
     c3c:	91 05       	cpc	r25, r1
     c3e:	e9 f4       	brne	.+58     	; 0xc7a <int1_init+0x86>
        case 'r':
        case 'R':
            /* Set INT1 to trigger on rising edge */
            SET_PIN(MCUCR,ISC10);
     c40:	a5 e5       	ldi	r26, 0x55	; 85
     c42:	b0 e0       	ldi	r27, 0x00	; 0
     c44:	e5 e5       	ldi	r30, 0x55	; 85
     c46:	f0 e0       	ldi	r31, 0x00	; 0
     c48:	80 81       	ld	r24, Z
     c4a:	84 60       	ori	r24, 0x04	; 4
     c4c:	8c 93       	st	X, r24
            SET_PIN(MCUCR,ISC11);
     c4e:	a5 e5       	ldi	r26, 0x55	; 85
     c50:	b0 e0       	ldi	r27, 0x00	; 0
     c52:	e5 e5       	ldi	r30, 0x55	; 85
     c54:	f0 e0       	ldi	r31, 0x00	; 0
     c56:	80 81       	ld	r24, Z
     c58:	88 60       	ori	r24, 0x08	; 8
     c5a:	8c 93       	st	X, r24
     c5c:	0e c0       	rjmp	.+28     	; 0xc7a <int1_init+0x86>
            break;
        case 'f':
        case 'F':
            /* Set INT1 to trigger on falling edge */
            SET_PIN(MCUCR,ISC11);
     c5e:	a5 e5       	ldi	r26, 0x55	; 85
     c60:	b0 e0       	ldi	r27, 0x00	; 0
     c62:	e5 e5       	ldi	r30, 0x55	; 85
     c64:	f0 e0       	ldi	r31, 0x00	; 0
     c66:	80 81       	ld	r24, Z
     c68:	88 60       	ori	r24, 0x08	; 8
     c6a:	8c 93       	st	X, r24
            CLEAR_PIN(MCUCR,ISC10);
     c6c:	a5 e5       	ldi	r26, 0x55	; 85
     c6e:	b0 e0       	ldi	r27, 0x00	; 0
     c70:	e5 e5       	ldi	r30, 0x55	; 85
     c72:	f0 e0       	ldi	r31, 0x00	; 0
     c74:	80 81       	ld	r24, Z
     c76:	8b 7f       	andi	r24, 0xFB	; 251
     c78:	8c 93       	st	X, r24
            break;
    }
    SET_PIN(GICR,INT1);     /* Enable external interrupt 1 */
     c7a:	ab e5       	ldi	r26, 0x5B	; 91
     c7c:	b0 e0       	ldi	r27, 0x00	; 0
     c7e:	eb e5       	ldi	r30, 0x5B	; 91
     c80:	f0 e0       	ldi	r31, 0x00	; 0
     c82:	80 81       	ld	r24, Z
     c84:	80 68       	ori	r24, 0x80	; 128
     c86:	8c 93       	st	X, r24
    SET_PIN(GIFR,INTF1);    /* Clear any pending INT1 interrupt flags */
     c88:	aa e5       	ldi	r26, 0x5A	; 90
     c8a:	b0 e0       	ldi	r27, 0x00	; 0
     c8c:	ea e5       	ldi	r30, 0x5A	; 90
     c8e:	f0 e0       	ldi	r31, 0x00	; 0
     c90:	80 81       	ld	r24, Z
     c92:	80 68       	ori	r24, 0x80	; 128
     c94:	8c 93       	st	X, r24
}
     c96:	0f 90       	pop	r0
     c98:	0f 90       	pop	r0
     c9a:	0f 90       	pop	r0
     c9c:	cf 91       	pop	r28
     c9e:	df 91       	pop	r29
     ca0:	08 95       	ret

00000ca2 <int2_init>:

/* Function to initialize external interrupt 2 with specified mode (rising/falling edge) */
void int2_init(unsigned char mode){
     ca2:	df 93       	push	r29
     ca4:	cf 93       	push	r28
     ca6:	00 d0       	rcall	.+0      	; 0xca8 <int2_init+0x6>
     ca8:	0f 92       	push	r0
     caa:	cd b7       	in	r28, 0x3d	; 61
     cac:	de b7       	in	r29, 0x3e	; 62
     cae:	89 83       	std	Y+1, r24	; 0x01
    switch (mode){
     cb0:	89 81       	ldd	r24, Y+1	; 0x01
     cb2:	28 2f       	mov	r18, r24
     cb4:	30 e0       	ldi	r19, 0x00	; 0
     cb6:	3b 83       	std	Y+3, r19	; 0x03
     cb8:	2a 83       	std	Y+2, r18	; 0x02
     cba:	8a 81       	ldd	r24, Y+2	; 0x02
     cbc:	9b 81       	ldd	r25, Y+3	; 0x03
     cbe:	82 35       	cpi	r24, 0x52	; 82
     cc0:	91 05       	cpc	r25, r1
     cc2:	a9 f0       	breq	.+42     	; 0xcee <int2_init+0x4c>
     cc4:	2a 81       	ldd	r18, Y+2	; 0x02
     cc6:	3b 81       	ldd	r19, Y+3	; 0x03
     cc8:	23 35       	cpi	r18, 0x53	; 83
     cca:	31 05       	cpc	r19, r1
     ccc:	34 f4       	brge	.+12     	; 0xcda <int2_init+0x38>
     cce:	8a 81       	ldd	r24, Y+2	; 0x02
     cd0:	9b 81       	ldd	r25, Y+3	; 0x03
     cd2:	86 34       	cpi	r24, 0x46	; 70
     cd4:	91 05       	cpc	r25, r1
     cd6:	99 f0       	breq	.+38     	; 0xcfe <int2_init+0x5c>
     cd8:	19 c0       	rjmp	.+50     	; 0xd0c <int2_init+0x6a>
     cda:	2a 81       	ldd	r18, Y+2	; 0x02
     cdc:	3b 81       	ldd	r19, Y+3	; 0x03
     cde:	26 36       	cpi	r18, 0x66	; 102
     ce0:	31 05       	cpc	r19, r1
     ce2:	69 f0       	breq	.+26     	; 0xcfe <int2_init+0x5c>
     ce4:	8a 81       	ldd	r24, Y+2	; 0x02
     ce6:	9b 81       	ldd	r25, Y+3	; 0x03
     ce8:	82 37       	cpi	r24, 0x72	; 114
     cea:	91 05       	cpc	r25, r1
     cec:	79 f4       	brne	.+30     	; 0xd0c <int2_init+0x6a>
        case 'r':
        case 'R':
            /* Set INT2 to trigger on rising edge */
            SET_PIN(MCUCSR,ISC2);
     cee:	a4 e5       	ldi	r26, 0x54	; 84
     cf0:	b0 e0       	ldi	r27, 0x00	; 0
     cf2:	e4 e5       	ldi	r30, 0x54	; 84
     cf4:	f0 e0       	ldi	r31, 0x00	; 0
     cf6:	80 81       	ld	r24, Z
     cf8:	80 64       	ori	r24, 0x40	; 64
     cfa:	8c 93       	st	X, r24
     cfc:	07 c0       	rjmp	.+14     	; 0xd0c <int2_init+0x6a>
            break;
        case 'f':
        case 'F':
            /* Set INT2 to trigger on falling edge */
            CLEAR_PIN(MCUCSR,ISC2);
     cfe:	a4 e5       	ldi	r26, 0x54	; 84
     d00:	b0 e0       	ldi	r27, 0x00	; 0
     d02:	e4 e5       	ldi	r30, 0x54	; 84
     d04:	f0 e0       	ldi	r31, 0x00	; 0
     d06:	80 81       	ld	r24, Z
     d08:	8f 7b       	andi	r24, 0xBF	; 191
     d0a:	8c 93       	st	X, r24
            break;
    }
    SET_PIN(GICR,INT2);     /* Enable external interrupt 2 */
     d0c:	ab e5       	ldi	r26, 0x5B	; 91
     d0e:	b0 e0       	ldi	r27, 0x00	; 0
     d10:	eb e5       	ldi	r30, 0x5B	; 91
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	80 81       	ld	r24, Z
     d16:	80 62       	ori	r24, 0x20	; 32
     d18:	8c 93       	st	X, r24
    SET_PIN(GIFR,INTF2);    /* Clear any pending INT2 interrupt flags */
     d1a:	aa e5       	ldi	r26, 0x5A	; 90
     d1c:	b0 e0       	ldi	r27, 0x00	; 0
     d1e:	ea e5       	ldi	r30, 0x5A	; 90
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	80 81       	ld	r24, Z
     d24:	80 62       	ori	r24, 0x20	; 32
     d26:	8c 93       	st	X, r24
}
     d28:	0f 90       	pop	r0
     d2a:	0f 90       	pop	r0
     d2c:	0f 90       	pop	r0
     d2e:	cf 91       	pop	r28
     d30:	df 91       	pop	r29
     d32:	08 95       	ret

00000d34 <directPin>:
#include "gpio.h" /* Include GPIO header file */
#include <avr/io.h> /* Include AVR I/O header file */
#include <util/delay.h> /* Include delay header file */

/* Function to configure a specific pin on a specific port as input or output */
void directPin(unsigned char port, unsigned char num, unsigned char type){
     d34:	df 93       	push	r29
     d36:	cf 93       	push	r28
     d38:	00 d0       	rcall	.+0      	; 0xd3a <directPin+0x6>
     d3a:	00 d0       	rcall	.+0      	; 0xd3c <directPin+0x8>
     d3c:	0f 92       	push	r0
     d3e:	cd b7       	in	r28, 0x3d	; 61
     d40:	de b7       	in	r29, 0x3e	; 62
     d42:	89 83       	std	Y+1, r24	; 0x01
     d44:	6a 83       	std	Y+2, r22	; 0x02
     d46:	4b 83       	std	Y+3, r20	; 0x03
    switch(port){
     d48:	89 81       	ldd	r24, Y+1	; 0x01
     d4a:	28 2f       	mov	r18, r24
     d4c:	30 e0       	ldi	r19, 0x00	; 0
     d4e:	3d 83       	std	Y+5, r19	; 0x05
     d50:	2c 83       	std	Y+4, r18	; 0x04
     d52:	8c 81       	ldd	r24, Y+4	; 0x04
     d54:	9d 81       	ldd	r25, Y+5	; 0x05
     d56:	84 34       	cpi	r24, 0x44	; 68
     d58:	91 05       	cpc	r25, r1
     d5a:	09 f4       	brne	.+2      	; 0xd5e <directPin+0x2a>
     d5c:	b9 c0       	rjmp	.+370    	; 0xed0 <directPin+0x19c>
     d5e:	2c 81       	ldd	r18, Y+4	; 0x04
     d60:	3d 81       	ldd	r19, Y+5	; 0x05
     d62:	25 34       	cpi	r18, 0x45	; 69
     d64:	31 05       	cpc	r19, r1
     d66:	94 f4       	brge	.+36     	; 0xd8c <directPin+0x58>
     d68:	8c 81       	ldd	r24, Y+4	; 0x04
     d6a:	9d 81       	ldd	r25, Y+5	; 0x05
     d6c:	82 34       	cpi	r24, 0x42	; 66
     d6e:	91 05       	cpc	r25, r1
     d70:	09 f4       	brne	.+2      	; 0xd74 <directPin+0x40>
     d72:	56 c0       	rjmp	.+172    	; 0xe20 <directPin+0xec>
     d74:	2c 81       	ldd	r18, Y+4	; 0x04
     d76:	3d 81       	ldd	r19, Y+5	; 0x05
     d78:	23 34       	cpi	r18, 0x43	; 67
     d7a:	31 05       	cpc	r19, r1
     d7c:	0c f0       	brlt	.+2      	; 0xd80 <directPin+0x4c>
     d7e:	7c c0       	rjmp	.+248    	; 0xe78 <directPin+0x144>
     d80:	8c 81       	ldd	r24, Y+4	; 0x04
     d82:	9d 81       	ldd	r25, Y+5	; 0x05
     d84:	81 34       	cpi	r24, 0x41	; 65
     d86:	91 05       	cpc	r25, r1
     d88:	f9 f0       	breq	.+62     	; 0xdc8 <directPin+0x94>
     d8a:	cd c0       	rjmp	.+410    	; 0xf26 <directPin+0x1f2>
     d8c:	2c 81       	ldd	r18, Y+4	; 0x04
     d8e:	3d 81       	ldd	r19, Y+5	; 0x05
     d90:	22 36       	cpi	r18, 0x62	; 98
     d92:	31 05       	cpc	r19, r1
     d94:	09 f4       	brne	.+2      	; 0xd98 <directPin+0x64>
     d96:	44 c0       	rjmp	.+136    	; 0xe20 <directPin+0xec>
     d98:	8c 81       	ldd	r24, Y+4	; 0x04
     d9a:	9d 81       	ldd	r25, Y+5	; 0x05
     d9c:	83 36       	cpi	r24, 0x63	; 99
     d9e:	91 05       	cpc	r25, r1
     da0:	34 f4       	brge	.+12     	; 0xdae <directPin+0x7a>
     da2:	2c 81       	ldd	r18, Y+4	; 0x04
     da4:	3d 81       	ldd	r19, Y+5	; 0x05
     da6:	21 36       	cpi	r18, 0x61	; 97
     da8:	31 05       	cpc	r19, r1
     daa:	71 f0       	breq	.+28     	; 0xdc8 <directPin+0x94>
     dac:	bc c0       	rjmp	.+376    	; 0xf26 <directPin+0x1f2>
     dae:	8c 81       	ldd	r24, Y+4	; 0x04
     db0:	9d 81       	ldd	r25, Y+5	; 0x05
     db2:	83 36       	cpi	r24, 0x63	; 99
     db4:	91 05       	cpc	r25, r1
     db6:	09 f4       	brne	.+2      	; 0xdba <directPin+0x86>
     db8:	5f c0       	rjmp	.+190    	; 0xe78 <directPin+0x144>
     dba:	2c 81       	ldd	r18, Y+4	; 0x04
     dbc:	3d 81       	ldd	r19, Y+5	; 0x05
     dbe:	24 36       	cpi	r18, 0x64	; 100
     dc0:	31 05       	cpc	r19, r1
     dc2:	09 f4       	brne	.+2      	; 0xdc6 <directPin+0x92>
     dc4:	85 c0       	rjmp	.+266    	; 0xed0 <directPin+0x19c>
     dc6:	af c0       	rjmp	.+350    	; 0xf26 <directPin+0x1f2>
        case 'a':
        case 'A':
            if(type){
     dc8:	8b 81       	ldd	r24, Y+3	; 0x03
     dca:	88 23       	and	r24, r24
     dcc:	a1 f0       	breq	.+40     	; 0xdf6 <directPin+0xc2>
                DDRA |= 1<<num; /* Set pin as output */
     dce:	aa e3       	ldi	r26, 0x3A	; 58
     dd0:	b0 e0       	ldi	r27, 0x00	; 0
     dd2:	ea e3       	ldi	r30, 0x3A	; 58
     dd4:	f0 e0       	ldi	r31, 0x00	; 0
     dd6:	80 81       	ld	r24, Z
     dd8:	48 2f       	mov	r20, r24
     dda:	8a 81       	ldd	r24, Y+2	; 0x02
     ddc:	28 2f       	mov	r18, r24
     dde:	30 e0       	ldi	r19, 0x00	; 0
     de0:	81 e0       	ldi	r24, 0x01	; 1
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	02 2e       	mov	r0, r18
     de6:	02 c0       	rjmp	.+4      	; 0xdec <directPin+0xb8>
     de8:	88 0f       	add	r24, r24
     dea:	99 1f       	adc	r25, r25
     dec:	0a 94       	dec	r0
     dee:	e2 f7       	brpl	.-8      	; 0xde8 <directPin+0xb4>
     df0:	84 2b       	or	r24, r20
     df2:	8c 93       	st	X, r24
     df4:	98 c0       	rjmp	.+304    	; 0xf26 <directPin+0x1f2>
            } else {
                DDRA &= ~(1<<num); /* Set pin as input */
     df6:	aa e3       	ldi	r26, 0x3A	; 58
     df8:	b0 e0       	ldi	r27, 0x00	; 0
     dfa:	ea e3       	ldi	r30, 0x3A	; 58
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	80 81       	ld	r24, Z
     e00:	48 2f       	mov	r20, r24
     e02:	8a 81       	ldd	r24, Y+2	; 0x02
     e04:	28 2f       	mov	r18, r24
     e06:	30 e0       	ldi	r19, 0x00	; 0
     e08:	81 e0       	ldi	r24, 0x01	; 1
     e0a:	90 e0       	ldi	r25, 0x00	; 0
     e0c:	02 2e       	mov	r0, r18
     e0e:	02 c0       	rjmp	.+4      	; 0xe14 <directPin+0xe0>
     e10:	88 0f       	add	r24, r24
     e12:	99 1f       	adc	r25, r25
     e14:	0a 94       	dec	r0
     e16:	e2 f7       	brpl	.-8      	; 0xe10 <directPin+0xdc>
     e18:	80 95       	com	r24
     e1a:	84 23       	and	r24, r20
     e1c:	8c 93       	st	X, r24
     e1e:	83 c0       	rjmp	.+262    	; 0xf26 <directPin+0x1f2>
            }
            break;
        case 'b':
        case 'B':
            if(type){
     e20:	8b 81       	ldd	r24, Y+3	; 0x03
     e22:	88 23       	and	r24, r24
     e24:	a1 f0       	breq	.+40     	; 0xe4e <directPin+0x11a>
                DDRB |= 1<<num; /* Set pin as output */
     e26:	a7 e3       	ldi	r26, 0x37	; 55
     e28:	b0 e0       	ldi	r27, 0x00	; 0
     e2a:	e7 e3       	ldi	r30, 0x37	; 55
     e2c:	f0 e0       	ldi	r31, 0x00	; 0
     e2e:	80 81       	ld	r24, Z
     e30:	48 2f       	mov	r20, r24
     e32:	8a 81       	ldd	r24, Y+2	; 0x02
     e34:	28 2f       	mov	r18, r24
     e36:	30 e0       	ldi	r19, 0x00	; 0
     e38:	81 e0       	ldi	r24, 0x01	; 1
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	02 2e       	mov	r0, r18
     e3e:	02 c0       	rjmp	.+4      	; 0xe44 <directPin+0x110>
     e40:	88 0f       	add	r24, r24
     e42:	99 1f       	adc	r25, r25
     e44:	0a 94       	dec	r0
     e46:	e2 f7       	brpl	.-8      	; 0xe40 <directPin+0x10c>
     e48:	84 2b       	or	r24, r20
     e4a:	8c 93       	st	X, r24
     e4c:	6c c0       	rjmp	.+216    	; 0xf26 <directPin+0x1f2>
            } else {
                DDRB &= ~(1<<num); /* Set pin as input */
     e4e:	a7 e3       	ldi	r26, 0x37	; 55
     e50:	b0 e0       	ldi	r27, 0x00	; 0
     e52:	e7 e3       	ldi	r30, 0x37	; 55
     e54:	f0 e0       	ldi	r31, 0x00	; 0
     e56:	80 81       	ld	r24, Z
     e58:	48 2f       	mov	r20, r24
     e5a:	8a 81       	ldd	r24, Y+2	; 0x02
     e5c:	28 2f       	mov	r18, r24
     e5e:	30 e0       	ldi	r19, 0x00	; 0
     e60:	81 e0       	ldi	r24, 0x01	; 1
     e62:	90 e0       	ldi	r25, 0x00	; 0
     e64:	02 2e       	mov	r0, r18
     e66:	02 c0       	rjmp	.+4      	; 0xe6c <directPin+0x138>
     e68:	88 0f       	add	r24, r24
     e6a:	99 1f       	adc	r25, r25
     e6c:	0a 94       	dec	r0
     e6e:	e2 f7       	brpl	.-8      	; 0xe68 <directPin+0x134>
     e70:	80 95       	com	r24
     e72:	84 23       	and	r24, r20
     e74:	8c 93       	st	X, r24
     e76:	57 c0       	rjmp	.+174    	; 0xf26 <directPin+0x1f2>
            }
            break;
        case 'c':
        case 'C':
            if(type){
     e78:	8b 81       	ldd	r24, Y+3	; 0x03
     e7a:	88 23       	and	r24, r24
     e7c:	a1 f0       	breq	.+40     	; 0xea6 <directPin+0x172>
                DDRC |= 1<<num; /* Set pin as output */
     e7e:	a4 e3       	ldi	r26, 0x34	; 52
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	e4 e3       	ldi	r30, 0x34	; 52
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	48 2f       	mov	r20, r24
     e8a:	8a 81       	ldd	r24, Y+2	; 0x02
     e8c:	28 2f       	mov	r18, r24
     e8e:	30 e0       	ldi	r19, 0x00	; 0
     e90:	81 e0       	ldi	r24, 0x01	; 1
     e92:	90 e0       	ldi	r25, 0x00	; 0
     e94:	02 2e       	mov	r0, r18
     e96:	02 c0       	rjmp	.+4      	; 0xe9c <directPin+0x168>
     e98:	88 0f       	add	r24, r24
     e9a:	99 1f       	adc	r25, r25
     e9c:	0a 94       	dec	r0
     e9e:	e2 f7       	brpl	.-8      	; 0xe98 <directPin+0x164>
     ea0:	84 2b       	or	r24, r20
     ea2:	8c 93       	st	X, r24
     ea4:	40 c0       	rjmp	.+128    	; 0xf26 <directPin+0x1f2>
            } else {
                DDRC &= ~(1<<num); /* Set pin as input */
     ea6:	a4 e3       	ldi	r26, 0x34	; 52
     ea8:	b0 e0       	ldi	r27, 0x00	; 0
     eaa:	e4 e3       	ldi	r30, 0x34	; 52
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	48 2f       	mov	r20, r24
     eb2:	8a 81       	ldd	r24, Y+2	; 0x02
     eb4:	28 2f       	mov	r18, r24
     eb6:	30 e0       	ldi	r19, 0x00	; 0
     eb8:	81 e0       	ldi	r24, 0x01	; 1
     eba:	90 e0       	ldi	r25, 0x00	; 0
     ebc:	02 2e       	mov	r0, r18
     ebe:	02 c0       	rjmp	.+4      	; 0xec4 <directPin+0x190>
     ec0:	88 0f       	add	r24, r24
     ec2:	99 1f       	adc	r25, r25
     ec4:	0a 94       	dec	r0
     ec6:	e2 f7       	brpl	.-8      	; 0xec0 <directPin+0x18c>
     ec8:	80 95       	com	r24
     eca:	84 23       	and	r24, r20
     ecc:	8c 93       	st	X, r24
     ece:	2b c0       	rjmp	.+86     	; 0xf26 <directPin+0x1f2>
            }
            break;
        case 'd':
        case 'D':
            if(type){
     ed0:	8b 81       	ldd	r24, Y+3	; 0x03
     ed2:	88 23       	and	r24, r24
     ed4:	a1 f0       	breq	.+40     	; 0xefe <directPin+0x1ca>
                DDRD |= 1<<num; /* Set pin as output */
     ed6:	a1 e3       	ldi	r26, 0x31	; 49
     ed8:	b0 e0       	ldi	r27, 0x00	; 0
     eda:	e1 e3       	ldi	r30, 0x31	; 49
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	48 2f       	mov	r20, r24
     ee2:	8a 81       	ldd	r24, Y+2	; 0x02
     ee4:	28 2f       	mov	r18, r24
     ee6:	30 e0       	ldi	r19, 0x00	; 0
     ee8:	81 e0       	ldi	r24, 0x01	; 1
     eea:	90 e0       	ldi	r25, 0x00	; 0
     eec:	02 2e       	mov	r0, r18
     eee:	02 c0       	rjmp	.+4      	; 0xef4 <directPin+0x1c0>
     ef0:	88 0f       	add	r24, r24
     ef2:	99 1f       	adc	r25, r25
     ef4:	0a 94       	dec	r0
     ef6:	e2 f7       	brpl	.-8      	; 0xef0 <directPin+0x1bc>
     ef8:	84 2b       	or	r24, r20
     efa:	8c 93       	st	X, r24
     efc:	14 c0       	rjmp	.+40     	; 0xf26 <directPin+0x1f2>
            } else {
                DDRD &= ~(1<<num); /* Set pin as input */
     efe:	a1 e3       	ldi	r26, 0x31	; 49
     f00:	b0 e0       	ldi	r27, 0x00	; 0
     f02:	e1 e3       	ldi	r30, 0x31	; 49
     f04:	f0 e0       	ldi	r31, 0x00	; 0
     f06:	80 81       	ld	r24, Z
     f08:	48 2f       	mov	r20, r24
     f0a:	8a 81       	ldd	r24, Y+2	; 0x02
     f0c:	28 2f       	mov	r18, r24
     f0e:	30 e0       	ldi	r19, 0x00	; 0
     f10:	81 e0       	ldi	r24, 0x01	; 1
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	02 2e       	mov	r0, r18
     f16:	02 c0       	rjmp	.+4      	; 0xf1c <directPin+0x1e8>
     f18:	88 0f       	add	r24, r24
     f1a:	99 1f       	adc	r25, r25
     f1c:	0a 94       	dec	r0
     f1e:	e2 f7       	brpl	.-8      	; 0xf18 <directPin+0x1e4>
     f20:	80 95       	com	r24
     f22:	84 23       	and	r24, r20
     f24:	8c 93       	st	X, r24
            }
            break;
    }
}
     f26:	0f 90       	pop	r0
     f28:	0f 90       	pop	r0
     f2a:	0f 90       	pop	r0
     f2c:	0f 90       	pop	r0
     f2e:	0f 90       	pop	r0
     f30:	cf 91       	pop	r28
     f32:	df 91       	pop	r29
     f34:	08 95       	ret

00000f36 <setPin>:

/* Function to set a specific pin on a specific port to logic high */
void setPin(unsigned char port, unsigned char num){
     f36:	df 93       	push	r29
     f38:	cf 93       	push	r28
     f3a:	00 d0       	rcall	.+0      	; 0xf3c <setPin+0x6>
     f3c:	00 d0       	rcall	.+0      	; 0xf3e <setPin+0x8>
     f3e:	cd b7       	in	r28, 0x3d	; 61
     f40:	de b7       	in	r29, 0x3e	; 62
     f42:	89 83       	std	Y+1, r24	; 0x01
     f44:	6a 83       	std	Y+2, r22	; 0x02
    switch(port){
     f46:	89 81       	ldd	r24, Y+1	; 0x01
     f48:	28 2f       	mov	r18, r24
     f4a:	30 e0       	ldi	r19, 0x00	; 0
     f4c:	3c 83       	std	Y+4, r19	; 0x04
     f4e:	2b 83       	std	Y+3, r18	; 0x03
     f50:	8b 81       	ldd	r24, Y+3	; 0x03
     f52:	9c 81       	ldd	r25, Y+4	; 0x04
     f54:	84 34       	cpi	r24, 0x44	; 68
     f56:	91 05       	cpc	r25, r1
     f58:	09 f4       	brne	.+2      	; 0xf5c <setPin+0x26>
     f5a:	6d c0       	rjmp	.+218    	; 0x1036 <setPin+0x100>
     f5c:	2b 81       	ldd	r18, Y+3	; 0x03
     f5e:	3c 81       	ldd	r19, Y+4	; 0x04
     f60:	25 34       	cpi	r18, 0x45	; 69
     f62:	31 05       	cpc	r19, r1
     f64:	8c f4       	brge	.+34     	; 0xf88 <setPin+0x52>
     f66:	8b 81       	ldd	r24, Y+3	; 0x03
     f68:	9c 81       	ldd	r25, Y+4	; 0x04
     f6a:	82 34       	cpi	r24, 0x42	; 66
     f6c:	91 05       	cpc	r25, r1
     f6e:	d9 f1       	breq	.+118    	; 0xfe6 <setPin+0xb0>
     f70:	2b 81       	ldd	r18, Y+3	; 0x03
     f72:	3c 81       	ldd	r19, Y+4	; 0x04
     f74:	23 34       	cpi	r18, 0x43	; 67
     f76:	31 05       	cpc	r19, r1
     f78:	0c f0       	brlt	.+2      	; 0xf7c <setPin+0x46>
     f7a:	49 c0       	rjmp	.+146    	; 0x100e <setPin+0xd8>
     f7c:	8b 81       	ldd	r24, Y+3	; 0x03
     f7e:	9c 81       	ldd	r25, Y+4	; 0x04
     f80:	81 34       	cpi	r24, 0x41	; 65
     f82:	91 05       	cpc	r25, r1
     f84:	e1 f0       	breq	.+56     	; 0xfbe <setPin+0x88>
     f86:	6a c0       	rjmp	.+212    	; 0x105c <setPin+0x126>
     f88:	2b 81       	ldd	r18, Y+3	; 0x03
     f8a:	3c 81       	ldd	r19, Y+4	; 0x04
     f8c:	22 36       	cpi	r18, 0x62	; 98
     f8e:	31 05       	cpc	r19, r1
     f90:	51 f1       	breq	.+84     	; 0xfe6 <setPin+0xb0>
     f92:	8b 81       	ldd	r24, Y+3	; 0x03
     f94:	9c 81       	ldd	r25, Y+4	; 0x04
     f96:	83 36       	cpi	r24, 0x63	; 99
     f98:	91 05       	cpc	r25, r1
     f9a:	34 f4       	brge	.+12     	; 0xfa8 <setPin+0x72>
     f9c:	2b 81       	ldd	r18, Y+3	; 0x03
     f9e:	3c 81       	ldd	r19, Y+4	; 0x04
     fa0:	21 36       	cpi	r18, 0x61	; 97
     fa2:	31 05       	cpc	r19, r1
     fa4:	61 f0       	breq	.+24     	; 0xfbe <setPin+0x88>
     fa6:	5a c0       	rjmp	.+180    	; 0x105c <setPin+0x126>
     fa8:	8b 81       	ldd	r24, Y+3	; 0x03
     faa:	9c 81       	ldd	r25, Y+4	; 0x04
     fac:	83 36       	cpi	r24, 0x63	; 99
     fae:	91 05       	cpc	r25, r1
     fb0:	71 f1       	breq	.+92     	; 0x100e <setPin+0xd8>
     fb2:	2b 81       	ldd	r18, Y+3	; 0x03
     fb4:	3c 81       	ldd	r19, Y+4	; 0x04
     fb6:	24 36       	cpi	r18, 0x64	; 100
     fb8:	31 05       	cpc	r19, r1
     fba:	e9 f1       	breq	.+122    	; 0x1036 <setPin+0x100>
     fbc:	4f c0       	rjmp	.+158    	; 0x105c <setPin+0x126>
        case 'a':
        case 'A':
            PORTA |= 1<<num; /* Set pin to logic high */
     fbe:	ab e3       	ldi	r26, 0x3B	; 59
     fc0:	b0 e0       	ldi	r27, 0x00	; 0
     fc2:	eb e3       	ldi	r30, 0x3B	; 59
     fc4:	f0 e0       	ldi	r31, 0x00	; 0
     fc6:	80 81       	ld	r24, Z
     fc8:	48 2f       	mov	r20, r24
     fca:	8a 81       	ldd	r24, Y+2	; 0x02
     fcc:	28 2f       	mov	r18, r24
     fce:	30 e0       	ldi	r19, 0x00	; 0
     fd0:	81 e0       	ldi	r24, 0x01	; 1
     fd2:	90 e0       	ldi	r25, 0x00	; 0
     fd4:	02 2e       	mov	r0, r18
     fd6:	02 c0       	rjmp	.+4      	; 0xfdc <setPin+0xa6>
     fd8:	88 0f       	add	r24, r24
     fda:	99 1f       	adc	r25, r25
     fdc:	0a 94       	dec	r0
     fde:	e2 f7       	brpl	.-8      	; 0xfd8 <setPin+0xa2>
     fe0:	84 2b       	or	r24, r20
     fe2:	8c 93       	st	X, r24
     fe4:	3b c0       	rjmp	.+118    	; 0x105c <setPin+0x126>
            break;
        case 'b':
        case 'B':
            PORTB |= 1<<num; /* Set pin to logic high */
     fe6:	a8 e3       	ldi	r26, 0x38	; 56
     fe8:	b0 e0       	ldi	r27, 0x00	; 0
     fea:	e8 e3       	ldi	r30, 0x38	; 56
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	80 81       	ld	r24, Z
     ff0:	48 2f       	mov	r20, r24
     ff2:	8a 81       	ldd	r24, Y+2	; 0x02
     ff4:	28 2f       	mov	r18, r24
     ff6:	30 e0       	ldi	r19, 0x00	; 0
     ff8:	81 e0       	ldi	r24, 0x01	; 1
     ffa:	90 e0       	ldi	r25, 0x00	; 0
     ffc:	02 2e       	mov	r0, r18
     ffe:	02 c0       	rjmp	.+4      	; 0x1004 <setPin+0xce>
    1000:	88 0f       	add	r24, r24
    1002:	99 1f       	adc	r25, r25
    1004:	0a 94       	dec	r0
    1006:	e2 f7       	brpl	.-8      	; 0x1000 <setPin+0xca>
    1008:	84 2b       	or	r24, r20
    100a:	8c 93       	st	X, r24
    100c:	27 c0       	rjmp	.+78     	; 0x105c <setPin+0x126>
            break;
        case 'c':
        case 'C':
            PORTC |= 1<<num; /* Set pin to logic high */
    100e:	a5 e3       	ldi	r26, 0x35	; 53
    1010:	b0 e0       	ldi	r27, 0x00	; 0
    1012:	e5 e3       	ldi	r30, 0x35	; 53
    1014:	f0 e0       	ldi	r31, 0x00	; 0
    1016:	80 81       	ld	r24, Z
    1018:	48 2f       	mov	r20, r24
    101a:	8a 81       	ldd	r24, Y+2	; 0x02
    101c:	28 2f       	mov	r18, r24
    101e:	30 e0       	ldi	r19, 0x00	; 0
    1020:	81 e0       	ldi	r24, 0x01	; 1
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	02 2e       	mov	r0, r18
    1026:	02 c0       	rjmp	.+4      	; 0x102c <setPin+0xf6>
    1028:	88 0f       	add	r24, r24
    102a:	99 1f       	adc	r25, r25
    102c:	0a 94       	dec	r0
    102e:	e2 f7       	brpl	.-8      	; 0x1028 <setPin+0xf2>
    1030:	84 2b       	or	r24, r20
    1032:	8c 93       	st	X, r24
    1034:	13 c0       	rjmp	.+38     	; 0x105c <setPin+0x126>
            break;
        case 'd':
        case 'D':
            PORTD |= 1<<num; /* Set pin to logic high */
    1036:	a2 e3       	ldi	r26, 0x32	; 50
    1038:	b0 e0       	ldi	r27, 0x00	; 0
    103a:	e2 e3       	ldi	r30, 0x32	; 50
    103c:	f0 e0       	ldi	r31, 0x00	; 0
    103e:	80 81       	ld	r24, Z
    1040:	48 2f       	mov	r20, r24
    1042:	8a 81       	ldd	r24, Y+2	; 0x02
    1044:	28 2f       	mov	r18, r24
    1046:	30 e0       	ldi	r19, 0x00	; 0
    1048:	81 e0       	ldi	r24, 0x01	; 1
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	02 2e       	mov	r0, r18
    104e:	02 c0       	rjmp	.+4      	; 0x1054 <setPin+0x11e>
    1050:	88 0f       	add	r24, r24
    1052:	99 1f       	adc	r25, r25
    1054:	0a 94       	dec	r0
    1056:	e2 f7       	brpl	.-8      	; 0x1050 <setPin+0x11a>
    1058:	84 2b       	or	r24, r20
    105a:	8c 93       	st	X, r24
            break;
    }
}
    105c:	0f 90       	pop	r0
    105e:	0f 90       	pop	r0
    1060:	0f 90       	pop	r0
    1062:	0f 90       	pop	r0
    1064:	cf 91       	pop	r28
    1066:	df 91       	pop	r29
    1068:	08 95       	ret

0000106a <clearPin>:

/* Function to clear a specific pin on a specific port (set to logic low) */
void clearPin(unsigned char port, unsigned char num){
    106a:	df 93       	push	r29
    106c:	cf 93       	push	r28
    106e:	00 d0       	rcall	.+0      	; 0x1070 <clearPin+0x6>
    1070:	00 d0       	rcall	.+0      	; 0x1072 <clearPin+0x8>
    1072:	cd b7       	in	r28, 0x3d	; 61
    1074:	de b7       	in	r29, 0x3e	; 62
    1076:	89 83       	std	Y+1, r24	; 0x01
    1078:	6a 83       	std	Y+2, r22	; 0x02
    switch(port){
    107a:	89 81       	ldd	r24, Y+1	; 0x01
    107c:	28 2f       	mov	r18, r24
    107e:	30 e0       	ldi	r19, 0x00	; 0
    1080:	3c 83       	std	Y+4, r19	; 0x04
    1082:	2b 83       	std	Y+3, r18	; 0x03
    1084:	8b 81       	ldd	r24, Y+3	; 0x03
    1086:	9c 81       	ldd	r25, Y+4	; 0x04
    1088:	84 34       	cpi	r24, 0x44	; 68
    108a:	91 05       	cpc	r25, r1
    108c:	09 f4       	brne	.+2      	; 0x1090 <clearPin+0x26>
    108e:	71 c0       	rjmp	.+226    	; 0x1172 <clearPin+0x108>
    1090:	2b 81       	ldd	r18, Y+3	; 0x03
    1092:	3c 81       	ldd	r19, Y+4	; 0x04
    1094:	25 34       	cpi	r18, 0x45	; 69
    1096:	31 05       	cpc	r19, r1
    1098:	8c f4       	brge	.+34     	; 0x10bc <clearPin+0x52>
    109a:	8b 81       	ldd	r24, Y+3	; 0x03
    109c:	9c 81       	ldd	r25, Y+4	; 0x04
    109e:	82 34       	cpi	r24, 0x42	; 66
    10a0:	91 05       	cpc	r25, r1
    10a2:	e9 f1       	breq	.+122    	; 0x111e <clearPin+0xb4>
    10a4:	2b 81       	ldd	r18, Y+3	; 0x03
    10a6:	3c 81       	ldd	r19, Y+4	; 0x04
    10a8:	23 34       	cpi	r18, 0x43	; 67
    10aa:	31 05       	cpc	r19, r1
    10ac:	0c f0       	brlt	.+2      	; 0x10b0 <clearPin+0x46>
    10ae:	4c c0       	rjmp	.+152    	; 0x1148 <clearPin+0xde>
    10b0:	8b 81       	ldd	r24, Y+3	; 0x03
    10b2:	9c 81       	ldd	r25, Y+4	; 0x04
    10b4:	81 34       	cpi	r24, 0x41	; 65
    10b6:	91 05       	cpc	r25, r1
    10b8:	e9 f0       	breq	.+58     	; 0x10f4 <clearPin+0x8a>
    10ba:	6f c0       	rjmp	.+222    	; 0x119a <clearPin+0x130>
    10bc:	2b 81       	ldd	r18, Y+3	; 0x03
    10be:	3c 81       	ldd	r19, Y+4	; 0x04
    10c0:	22 36       	cpi	r18, 0x62	; 98
    10c2:	31 05       	cpc	r19, r1
    10c4:	61 f1       	breq	.+88     	; 0x111e <clearPin+0xb4>
    10c6:	8b 81       	ldd	r24, Y+3	; 0x03
    10c8:	9c 81       	ldd	r25, Y+4	; 0x04
    10ca:	83 36       	cpi	r24, 0x63	; 99
    10cc:	91 05       	cpc	r25, r1
    10ce:	34 f4       	brge	.+12     	; 0x10dc <clearPin+0x72>
    10d0:	2b 81       	ldd	r18, Y+3	; 0x03
    10d2:	3c 81       	ldd	r19, Y+4	; 0x04
    10d4:	21 36       	cpi	r18, 0x61	; 97
    10d6:	31 05       	cpc	r19, r1
    10d8:	69 f0       	breq	.+26     	; 0x10f4 <clearPin+0x8a>
    10da:	5f c0       	rjmp	.+190    	; 0x119a <clearPin+0x130>
    10dc:	8b 81       	ldd	r24, Y+3	; 0x03
    10de:	9c 81       	ldd	r25, Y+4	; 0x04
    10e0:	83 36       	cpi	r24, 0x63	; 99
    10e2:	91 05       	cpc	r25, r1
    10e4:	89 f1       	breq	.+98     	; 0x1148 <clearPin+0xde>
    10e6:	2b 81       	ldd	r18, Y+3	; 0x03
    10e8:	3c 81       	ldd	r19, Y+4	; 0x04
    10ea:	24 36       	cpi	r18, 0x64	; 100
    10ec:	31 05       	cpc	r19, r1
    10ee:	09 f4       	brne	.+2      	; 0x10f2 <clearPin+0x88>
    10f0:	40 c0       	rjmp	.+128    	; 0x1172 <clearPin+0x108>
    10f2:	53 c0       	rjmp	.+166    	; 0x119a <clearPin+0x130>
        case 'a':
        case 'A':
            PORTA &= ~(1<<num); /* Set pin to logic low */
    10f4:	ab e3       	ldi	r26, 0x3B	; 59
    10f6:	b0 e0       	ldi	r27, 0x00	; 0
    10f8:	eb e3       	ldi	r30, 0x3B	; 59
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	80 81       	ld	r24, Z
    10fe:	48 2f       	mov	r20, r24
    1100:	8a 81       	ldd	r24, Y+2	; 0x02
    1102:	28 2f       	mov	r18, r24
    1104:	30 e0       	ldi	r19, 0x00	; 0
    1106:	81 e0       	ldi	r24, 0x01	; 1
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	02 2e       	mov	r0, r18
    110c:	02 c0       	rjmp	.+4      	; 0x1112 <clearPin+0xa8>
    110e:	88 0f       	add	r24, r24
    1110:	99 1f       	adc	r25, r25
    1112:	0a 94       	dec	r0
    1114:	e2 f7       	brpl	.-8      	; 0x110e <clearPin+0xa4>
    1116:	80 95       	com	r24
    1118:	84 23       	and	r24, r20
    111a:	8c 93       	st	X, r24
    111c:	3e c0       	rjmp	.+124    	; 0x119a <clearPin+0x130>
            break;
        case 'b':
        case 'B':
            PORTB &= ~(1<<num); /* Set pin to logic low */
    111e:	a8 e3       	ldi	r26, 0x38	; 56
    1120:	b0 e0       	ldi	r27, 0x00	; 0
    1122:	e8 e3       	ldi	r30, 0x38	; 56
    1124:	f0 e0       	ldi	r31, 0x00	; 0
    1126:	80 81       	ld	r24, Z
    1128:	48 2f       	mov	r20, r24
    112a:	8a 81       	ldd	r24, Y+2	; 0x02
    112c:	28 2f       	mov	r18, r24
    112e:	30 e0       	ldi	r19, 0x00	; 0
    1130:	81 e0       	ldi	r24, 0x01	; 1
    1132:	90 e0       	ldi	r25, 0x00	; 0
    1134:	02 2e       	mov	r0, r18
    1136:	02 c0       	rjmp	.+4      	; 0x113c <clearPin+0xd2>
    1138:	88 0f       	add	r24, r24
    113a:	99 1f       	adc	r25, r25
    113c:	0a 94       	dec	r0
    113e:	e2 f7       	brpl	.-8      	; 0x1138 <clearPin+0xce>
    1140:	80 95       	com	r24
    1142:	84 23       	and	r24, r20
    1144:	8c 93       	st	X, r24
    1146:	29 c0       	rjmp	.+82     	; 0x119a <clearPin+0x130>
            break;
        case 'c':
        case 'C':
            PORTC &= ~(1<<num); /* Set pin to logic low */
    1148:	a5 e3       	ldi	r26, 0x35	; 53
    114a:	b0 e0       	ldi	r27, 0x00	; 0
    114c:	e5 e3       	ldi	r30, 0x35	; 53
    114e:	f0 e0       	ldi	r31, 0x00	; 0
    1150:	80 81       	ld	r24, Z
    1152:	48 2f       	mov	r20, r24
    1154:	8a 81       	ldd	r24, Y+2	; 0x02
    1156:	28 2f       	mov	r18, r24
    1158:	30 e0       	ldi	r19, 0x00	; 0
    115a:	81 e0       	ldi	r24, 0x01	; 1
    115c:	90 e0       	ldi	r25, 0x00	; 0
    115e:	02 2e       	mov	r0, r18
    1160:	02 c0       	rjmp	.+4      	; 0x1166 <clearPin+0xfc>
    1162:	88 0f       	add	r24, r24
    1164:	99 1f       	adc	r25, r25
    1166:	0a 94       	dec	r0
    1168:	e2 f7       	brpl	.-8      	; 0x1162 <clearPin+0xf8>
    116a:	80 95       	com	r24
    116c:	84 23       	and	r24, r20
    116e:	8c 93       	st	X, r24
    1170:	14 c0       	rjmp	.+40     	; 0x119a <clearPin+0x130>
            break;
        case 'd':
        case 'D':
            PORTD &= ~(1<<num); /* Set pin to logic low */
    1172:	a2 e3       	ldi	r26, 0x32	; 50
    1174:	b0 e0       	ldi	r27, 0x00	; 0
    1176:	e2 e3       	ldi	r30, 0x32	; 50
    1178:	f0 e0       	ldi	r31, 0x00	; 0
    117a:	80 81       	ld	r24, Z
    117c:	48 2f       	mov	r20, r24
    117e:	8a 81       	ldd	r24, Y+2	; 0x02
    1180:	28 2f       	mov	r18, r24
    1182:	30 e0       	ldi	r19, 0x00	; 0
    1184:	81 e0       	ldi	r24, 0x01	; 1
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	02 2e       	mov	r0, r18
    118a:	02 c0       	rjmp	.+4      	; 0x1190 <clearPin+0x126>
    118c:	88 0f       	add	r24, r24
    118e:	99 1f       	adc	r25, r25
    1190:	0a 94       	dec	r0
    1192:	e2 f7       	brpl	.-8      	; 0x118c <clearPin+0x122>
    1194:	80 95       	com	r24
    1196:	84 23       	and	r24, r20
    1198:	8c 93       	st	X, r24
            break;
    }
}
    119a:	0f 90       	pop	r0
    119c:	0f 90       	pop	r0
    119e:	0f 90       	pop	r0
    11a0:	0f 90       	pop	r0
    11a2:	cf 91       	pop	r28
    11a4:	df 91       	pop	r29
    11a6:	08 95       	ret

000011a8 <__vector_7>:
#include "timer1.h"         /* Include Timer1 header file */
#include "externalInterrupts.h" /* Include External Interrupts header file */

volatile unsigned long seconds = 0; /* Variable to keep track of elapsed seconds */

ISR(TIMER1_COMPA_vect){ /* Timer1 Compare Match A interrupt service routine */
    11a8:	1f 92       	push	r1
    11aa:	0f 92       	push	r0
    11ac:	0f b6       	in	r0, 0x3f	; 63
    11ae:	0f 92       	push	r0
    11b0:	11 24       	eor	r1, r1
    11b2:	2f 93       	push	r18
    11b4:	8f 93       	push	r24
    11b6:	9f 93       	push	r25
    11b8:	af 93       	push	r26
    11ba:	bf 93       	push	r27
    11bc:	df 93       	push	r29
    11be:	cf 93       	push	r28
    11c0:	cd b7       	in	r28, 0x3d	; 61
    11c2:	de b7       	in	r29, 0x3e	; 62
    if(seconds < 359999){ /* Check if seconds haven't reached the max value */
    11c4:	80 91 68 00 	lds	r24, 0x0068
    11c8:	90 91 69 00 	lds	r25, 0x0069
    11cc:	a0 91 6a 00 	lds	r26, 0x006A
    11d0:	b0 91 6b 00 	lds	r27, 0x006B
    11d4:	8f 33       	cpi	r24, 0x3F	; 63
    11d6:	2e e7       	ldi	r18, 0x7E	; 126
    11d8:	92 07       	cpc	r25, r18
    11da:	25 e0       	ldi	r18, 0x05	; 5
    11dc:	a2 07       	cpc	r26, r18
    11de:	20 e0       	ldi	r18, 0x00	; 0
    11e0:	b2 07       	cpc	r27, r18
    11e2:	a0 f4       	brcc	.+40     	; 0x120c <__vector_7+0x64>
        seconds++;
    11e4:	80 91 68 00 	lds	r24, 0x0068
    11e8:	90 91 69 00 	lds	r25, 0x0069
    11ec:	a0 91 6a 00 	lds	r26, 0x006A
    11f0:	b0 91 6b 00 	lds	r27, 0x006B
    11f4:	01 96       	adiw	r24, 0x01	; 1
    11f6:	a1 1d       	adc	r26, r1
    11f8:	b1 1d       	adc	r27, r1
    11fa:	80 93 68 00 	sts	0x0068, r24
    11fe:	90 93 69 00 	sts	0x0069, r25
    1202:	a0 93 6a 00 	sts	0x006A, r26
    1206:	b0 93 6b 00 	sts	0x006B, r27
    120a:	08 c0       	rjmp	.+16     	; 0x121c <__vector_7+0x74>
    } else {
        seconds = 0; /* Reset seconds to 0 if it reaches the max value */
    120c:	10 92 68 00 	sts	0x0068, r1
    1210:	10 92 69 00 	sts	0x0069, r1
    1214:	10 92 6a 00 	sts	0x006A, r1
    1218:	10 92 6b 00 	sts	0x006B, r1
    }
}
    121c:	cf 91       	pop	r28
    121e:	df 91       	pop	r29
    1220:	bf 91       	pop	r27
    1222:	af 91       	pop	r26
    1224:	9f 91       	pop	r25
    1226:	8f 91       	pop	r24
    1228:	2f 91       	pop	r18
    122a:	0f 90       	pop	r0
    122c:	0f be       	out	0x3f, r0	; 63
    122e:	0f 90       	pop	r0
    1230:	1f 90       	pop	r1
    1232:	18 95       	reti

00001234 <__vector_1>:

ISR(INT0_vect){ /* External Interrupt 0 service routine */
    1234:	1f 92       	push	r1
    1236:	0f 92       	push	r0
    1238:	0f b6       	in	r0, 0x3f	; 63
    123a:	0f 92       	push	r0
    123c:	11 24       	eor	r1, r1
    123e:	df 93       	push	r29
    1240:	cf 93       	push	r28
    1242:	cd b7       	in	r28, 0x3d	; 61
    1244:	de b7       	in	r29, 0x3e	; 62
    seconds = 0; /* Reset seconds when triggered */
    1246:	10 92 68 00 	sts	0x0068, r1
    124a:	10 92 69 00 	sts	0x0069, r1
    124e:	10 92 6a 00 	sts	0x006A, r1
    1252:	10 92 6b 00 	sts	0x006B, r1
}
    1256:	cf 91       	pop	r28
    1258:	df 91       	pop	r29
    125a:	0f 90       	pop	r0
    125c:	0f be       	out	0x3f, r0	; 63
    125e:	0f 90       	pop	r0
    1260:	1f 90       	pop	r1
    1262:	18 95       	reti

00001264 <__vector_2>:

ISR(INT1_vect){ /* External Interrupt 1 service routine */
    1264:	1f 92       	push	r1
    1266:	0f 92       	push	r0
    1268:	0f b6       	in	r0, 0x3f	; 63
    126a:	0f 92       	push	r0
    126c:	11 24       	eor	r1, r1
    126e:	2f 93       	push	r18
    1270:	3f 93       	push	r19
    1272:	4f 93       	push	r20
    1274:	5f 93       	push	r21
    1276:	6f 93       	push	r22
    1278:	7f 93       	push	r23
    127a:	8f 93       	push	r24
    127c:	9f 93       	push	r25
    127e:	af 93       	push	r26
    1280:	bf 93       	push	r27
    1282:	ef 93       	push	r30
    1284:	ff 93       	push	r31
    1286:	df 93       	push	r29
    1288:	cf 93       	push	r28
    128a:	cd b7       	in	r28, 0x3d	; 61
    128c:	de b7       	in	r29, 0x3e	; 62
    timer1_clk_stop(); /* Stop Timer1 when triggered */
    128e:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <timer1_clk_stop>
}
    1292:	cf 91       	pop	r28
    1294:	df 91       	pop	r29
    1296:	ff 91       	pop	r31
    1298:	ef 91       	pop	r30
    129a:	bf 91       	pop	r27
    129c:	af 91       	pop	r26
    129e:	9f 91       	pop	r25
    12a0:	8f 91       	pop	r24
    12a2:	7f 91       	pop	r23
    12a4:	6f 91       	pop	r22
    12a6:	5f 91       	pop	r21
    12a8:	4f 91       	pop	r20
    12aa:	3f 91       	pop	r19
    12ac:	2f 91       	pop	r18
    12ae:	0f 90       	pop	r0
    12b0:	0f be       	out	0x3f, r0	; 63
    12b2:	0f 90       	pop	r0
    12b4:	1f 90       	pop	r1
    12b6:	18 95       	reti

000012b8 <__vector_3>:

ISR(INT2_vect){ /* External Interrupt 2 service routine */
    12b8:	1f 92       	push	r1
    12ba:	0f 92       	push	r0
    12bc:	0f b6       	in	r0, 0x3f	; 63
    12be:	0f 92       	push	r0
    12c0:	11 24       	eor	r1, r1
    12c2:	2f 93       	push	r18
    12c4:	3f 93       	push	r19
    12c6:	4f 93       	push	r20
    12c8:	5f 93       	push	r21
    12ca:	6f 93       	push	r22
    12cc:	7f 93       	push	r23
    12ce:	8f 93       	push	r24
    12d0:	9f 93       	push	r25
    12d2:	af 93       	push	r26
    12d4:	bf 93       	push	r27
    12d6:	ef 93       	push	r30
    12d8:	ff 93       	push	r31
    12da:	df 93       	push	r29
    12dc:	cf 93       	push	r28
    12de:	cd b7       	in	r28, 0x3d	; 61
    12e0:	de b7       	in	r29, 0x3e	; 62
    timer1_clk_continue(); /* Continue Timer1 when triggered */
    12e2:	0e 94 84 0e 	call	0x1d08	; 0x1d08 <timer1_clk_continue>
}
    12e6:	cf 91       	pop	r28
    12e8:	df 91       	pop	r29
    12ea:	ff 91       	pop	r31
    12ec:	ef 91       	pop	r30
    12ee:	bf 91       	pop	r27
    12f0:	af 91       	pop	r26
    12f2:	9f 91       	pop	r25
    12f4:	8f 91       	pop	r24
    12f6:	7f 91       	pop	r23
    12f8:	6f 91       	pop	r22
    12fa:	5f 91       	pop	r21
    12fc:	4f 91       	pop	r20
    12fe:	3f 91       	pop	r19
    1300:	2f 91       	pop	r18
    1302:	0f 90       	pop	r0
    1304:	0f be       	out	0x3f, r0	; 63
    1306:	0f 90       	pop	r0
    1308:	1f 90       	pop	r1
    130a:	18 95       	reti

0000130c <main>:

void main(void){
    130c:	ff 92       	push	r15
    130e:	0f 93       	push	r16
    1310:	1f 93       	push	r17
    1312:	df 93       	push	r29
    1314:	cf 93       	push	r28
    1316:	cd b7       	in	r28, 0x3d	; 61
    1318:	de b7       	in	r29, 0x3e	; 62
    131a:	c0 56       	subi	r28, 0x60	; 96
    131c:	d0 40       	sbci	r29, 0x00	; 0
    131e:	0f b6       	in	r0, 0x3f	; 63
    1320:	f8 94       	cli
    1322:	de bf       	out	0x3e, r29	; 62
    1324:	0f be       	out	0x3f, r0	; 63
    1326:	cd bf       	out	0x3d, r28	; 61
	unsigned long i_hours = 0, i_minutes = 0, i_seconds = 0;
    1328:	fe 01       	movw	r30, r28
    132a:	e3 5a       	subi	r30, 0xA3	; 163
    132c:	ff 4f       	sbci	r31, 0xFF	; 255
    132e:	10 82       	st	Z, r1
    1330:	11 82       	std	Z+1, r1	; 0x01
    1332:	12 82       	std	Z+2, r1	; 0x02
    1334:	13 82       	std	Z+3, r1	; 0x03
    1336:	fe 01       	movw	r30, r28
    1338:	e7 5a       	subi	r30, 0xA7	; 167
    133a:	ff 4f       	sbci	r31, 0xFF	; 255
    133c:	10 82       	st	Z, r1
    133e:	11 82       	std	Z+1, r1	; 0x01
    1340:	12 82       	std	Z+2, r1	; 0x02
    1342:	13 82       	std	Z+3, r1	; 0x03
    1344:	fe 01       	movw	r30, r28
    1346:	eb 5a       	subi	r30, 0xAB	; 171
    1348:	ff 4f       	sbci	r31, 0xFF	; 255
    134a:	10 82       	st	Z, r1
    134c:	11 82       	std	Z+1, r1	; 0x01
    134e:	12 82       	std	Z+2, r1	; 0x02
    1350:	13 82       	std	Z+3, r1	; 0x03
    /* Set the first 4 pins in port C as output */
    DDRC |= 0x0F;
    1352:	a4 e3       	ldi	r26, 0x34	; 52
    1354:	b0 e0       	ldi	r27, 0x00	; 0
    1356:	e4 e3       	ldi	r30, 0x34	; 52
    1358:	f0 e0       	ldi	r31, 0x00	; 0
    135a:	80 81       	ld	r24, Z
    135c:	8f 60       	ori	r24, 0x0F	; 15
    135e:	8c 93       	st	X, r24
    /* Set the initial value of the first 4 pins in Port C to low */
    PORTC &= 0xF0;
    1360:	a5 e3       	ldi	r26, 0x35	; 53
    1362:	b0 e0       	ldi	r27, 0x00	; 0
    1364:	e5 e3       	ldi	r30, 0x35	; 53
    1366:	f0 e0       	ldi	r31, 0x00	; 0
    1368:	80 81       	ld	r24, Z
    136a:	80 7f       	andi	r24, 0xF0	; 240
    136c:	8c 93       	st	X, r24
    /* Set the first 6 pins in port A as output */
    DDRA |= 0x7F;
    136e:	aa e3       	ldi	r26, 0x3A	; 58
    1370:	b0 e0       	ldi	r27, 0x00	; 0
    1372:	ea e3       	ldi	r30, 0x3A	; 58
    1374:	f0 e0       	ldi	r31, 0x00	; 0
    1376:	80 81       	ld	r24, Z
    1378:	8f 67       	ori	r24, 0x7F	; 127
    137a:	8c 93       	st	X, r24
    /* Set the initial value of the first 6 pins in port A to low */
    PORTA &= 0x80;
    137c:	ab e3       	ldi	r26, 0x3B	; 59
    137e:	b0 e0       	ldi	r27, 0x00	; 0
    1380:	eb e3       	ldi	r30, 0x3B	; 59
    1382:	f0 e0       	ldi	r31, 0x00	; 0
    1384:	80 81       	ld	r24, Z
    1386:	80 78       	andi	r24, 0x80	; 128
    1388:	8c 93       	st	X, r24

    directPin('D', 2, 0);
    138a:	84 e4       	ldi	r24, 0x44	; 68
    138c:	62 e0       	ldi	r22, 0x02	; 2
    138e:	40 e0       	ldi	r20, 0x00	; 0
    1390:	0e 94 9a 06 	call	0xd34	; 0xd34 <directPin>
    directPin('D', 3, 0);
    1394:	84 e4       	ldi	r24, 0x44	; 68
    1396:	63 e0       	ldi	r22, 0x03	; 3
    1398:	40 e0       	ldi	r20, 0x00	; 0
    139a:	0e 94 9a 06 	call	0xd34	; 0xd34 <directPin>
    directPin('B', 2, 0);
    139e:	82 e4       	ldi	r24, 0x42	; 66
    13a0:	62 e0       	ldi	r22, 0x02	; 2
    13a2:	40 e0       	ldi	r20, 0x00	; 0
    13a4:	0e 94 9a 06 	call	0xd34	; 0xd34 <directPin>

    setPin('D', 2); /* Enable internal pull-up resistor on PD2 */
    13a8:	84 e4       	ldi	r24, 0x44	; 68
    13aa:	62 e0       	ldi	r22, 0x02	; 2
    13ac:	0e 94 9b 07 	call	0xf36	; 0xf36 <setPin>
    setPin('B', 2); /* Enable internal pull-up resistor on PB2 */
    13b0:	82 e4       	ldi	r24, 0x42	; 66
    13b2:	62 e0       	ldi	r22, 0x02	; 2
    13b4:	0e 94 9b 07 	call	0xf36	; 0xf36 <setPin>
    /* Disable pull-up disable */
    CLEAR_PIN(SFIOR,PUD);
    13b8:	a0 e5       	ldi	r26, 0x50	; 80
    13ba:	b0 e0       	ldi	r27, 0x00	; 0
    13bc:	e0 e5       	ldi	r30, 0x50	; 80
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	80 81       	ld	r24, Z
    13c2:	8b 7f       	andi	r24, 0xFB	; 251
    13c4:	8c 93       	st	X, r24

    /* Enable the global interrupt bit (i-bit) */
    SET_PIN(SREG,7);
    13c6:	af e5       	ldi	r26, 0x5F	; 95
    13c8:	b0 e0       	ldi	r27, 0x00	; 0
    13ca:	ef e5       	ldi	r30, 0x5F	; 95
    13cc:	f0 e0       	ldi	r31, 0x00	; 0
    13ce:	80 81       	ld	r24, Z
    13d0:	80 68       	ori	r24, 0x80	; 128
    13d2:	8c 93       	st	X, r24

    int0_init('f'); /* Initialize external interrupt 0 (falling edge trigger) */
    13d4:	86 e6       	ldi	r24, 0x66	; 102
    13d6:	0e 94 a3 05 	call	0xb46	; 0xb46 <int0_init>
    int1_init('r'); /* Initialize external interrupt 1 (rising edge trigger) */
    13da:	82 e7       	ldi	r24, 0x72	; 114
    13dc:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <int1_init>
    int2_init('f'); /* Initialize external interrupt 2 (falling edge trigger) */
    13e0:	86 e6       	ldi	r24, 0x66	; 102
    13e2:	0e 94 51 06 	call	0xca2	; 0xca2 <int2_init>

    timer1A_CTC_init(15625); /* Enable Timer1 in CTC mode */
    13e6:	89 e0       	ldi	r24, 0x09	; 9
    13e8:	9d e3       	ldi	r25, 0x3D	; 61
    13ea:	0e 94 3a 0e 	call	0x1c74	; 0x1c74 <timer1A_CTC_init>


    for(;;){ /* Infinite loop */
        i_hours = seconds / 3600; /* Calculate hours */
    13ee:	80 91 68 00 	lds	r24, 0x0068
    13f2:	90 91 69 00 	lds	r25, 0x0069
    13f6:	a0 91 6a 00 	lds	r26, 0x006A
    13fa:	b0 91 6b 00 	lds	r27, 0x006B
    13fe:	8e 01       	movw	r16, r28
    1400:	03 5a       	subi	r16, 0xA3	; 163
    1402:	1f 4f       	sbci	r17, 0xFF	; 255
    1404:	20 e1       	ldi	r18, 0x10	; 16
    1406:	3e e0       	ldi	r19, 0x0E	; 14
    1408:	40 e0       	ldi	r20, 0x00	; 0
    140a:	50 e0       	ldi	r21, 0x00	; 0
    140c:	bc 01       	movw	r22, r24
    140e:	cd 01       	movw	r24, r26
    1410:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
    1414:	da 01       	movw	r26, r20
    1416:	c9 01       	movw	r24, r18
    1418:	f8 01       	movw	r30, r16
    141a:	80 83       	st	Z, r24
    141c:	91 83       	std	Z+1, r25	; 0x01
    141e:	a2 83       	std	Z+2, r26	; 0x02
    1420:	b3 83       	std	Z+3, r27	; 0x03
        i_minutes = (seconds % 3600) / 60; /* Calculate minutes */
    1422:	80 91 68 00 	lds	r24, 0x0068
    1426:	90 91 69 00 	lds	r25, 0x0069
    142a:	a0 91 6a 00 	lds	r26, 0x006A
    142e:	b0 91 6b 00 	lds	r27, 0x006B
    1432:	20 e1       	ldi	r18, 0x10	; 16
    1434:	3e e0       	ldi	r19, 0x0E	; 14
    1436:	40 e0       	ldi	r20, 0x00	; 0
    1438:	50 e0       	ldi	r21, 0x00	; 0
    143a:	bc 01       	movw	r22, r24
    143c:	cd 01       	movw	r24, r26
    143e:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
    1442:	dc 01       	movw	r26, r24
    1444:	cb 01       	movw	r24, r22
    1446:	8e 01       	movw	r16, r28
    1448:	07 5a       	subi	r16, 0xA7	; 167
    144a:	1f 4f       	sbci	r17, 0xFF	; 255
    144c:	2c e3       	ldi	r18, 0x3C	; 60
    144e:	30 e0       	ldi	r19, 0x00	; 0
    1450:	40 e0       	ldi	r20, 0x00	; 0
    1452:	50 e0       	ldi	r21, 0x00	; 0
    1454:	bc 01       	movw	r22, r24
    1456:	cd 01       	movw	r24, r26
    1458:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
    145c:	da 01       	movw	r26, r20
    145e:	c9 01       	movw	r24, r18
    1460:	f8 01       	movw	r30, r16
    1462:	80 83       	st	Z, r24
    1464:	91 83       	std	Z+1, r25	; 0x01
    1466:	a2 83       	std	Z+2, r26	; 0x02
    1468:	b3 83       	std	Z+3, r27	; 0x03
        i_seconds = seconds % 60; /* Calculate seconds */
    146a:	80 91 68 00 	lds	r24, 0x0068
    146e:	90 91 69 00 	lds	r25, 0x0069
    1472:	a0 91 6a 00 	lds	r26, 0x006A
    1476:	b0 91 6b 00 	lds	r27, 0x006B
    147a:	8e 01       	movw	r16, r28
    147c:	0b 5a       	subi	r16, 0xAB	; 171
    147e:	1f 4f       	sbci	r17, 0xFF	; 255
    1480:	2c e3       	ldi	r18, 0x3C	; 60
    1482:	30 e0       	ldi	r19, 0x00	; 0
    1484:	40 e0       	ldi	r20, 0x00	; 0
    1486:	50 e0       	ldi	r21, 0x00	; 0
    1488:	bc 01       	movw	r22, r24
    148a:	cd 01       	movw	r24, r26
    148c:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
    1490:	dc 01       	movw	r26, r24
    1492:	cb 01       	movw	r24, r22
    1494:	f8 01       	movw	r30, r16
    1496:	80 83       	st	Z, r24
    1498:	91 83       	std	Z+1, r25	; 0x01
    149a:	a2 83       	std	Z+2, r26	; 0x02
    149c:	b3 83       	std	Z+3, r27	; 0x03
    	stopwatchDisplay(i_seconds,i_minutes,i_hours); /* Display time on stopwatch */
    149e:	05 e3       	ldi	r16, 0x35	; 53
    14a0:	10 e0       	ldi	r17, 0x00	; 0
    14a2:	e5 e3       	ldi	r30, 0x35	; 53
    14a4:	f0 e0       	ldi	r31, 0x00	; 0
    14a6:	80 81       	ld	r24, Z
    14a8:	0f 2e       	mov	r0, r31
    14aa:	f0 ef       	ldi	r31, 0xF0	; 240
    14ac:	ff 2e       	mov	r15, r31
    14ae:	f0 2d       	mov	r31, r0
    14b0:	f8 22       	and	r15, r24
    14b2:	fe 01       	movw	r30, r28
    14b4:	eb 5a       	subi	r30, 0xAB	; 171
    14b6:	ff 4f       	sbci	r31, 0xFF	; 255
    14b8:	80 81       	ld	r24, Z
    14ba:	91 81       	ldd	r25, Z+1	; 0x01
    14bc:	a2 81       	ldd	r26, Z+2	; 0x02
    14be:	b3 81       	ldd	r27, Z+3	; 0x03
    14c0:	2a e0       	ldi	r18, 0x0A	; 10
    14c2:	30 e0       	ldi	r19, 0x00	; 0
    14c4:	40 e0       	ldi	r20, 0x00	; 0
    14c6:	50 e0       	ldi	r21, 0x00	; 0
    14c8:	bc 01       	movw	r22, r24
    14ca:	cd 01       	movw	r24, r26
    14cc:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
    14d0:	dc 01       	movw	r26, r24
    14d2:	cb 01       	movw	r24, r22
    14d4:	8f 70       	andi	r24, 0x0F	; 15
    14d6:	8f 29       	or	r24, r15
    14d8:	f8 01       	movw	r30, r16
    14da:	80 83       	st	Z, r24
    14dc:	81 e6       	ldi	r24, 0x61	; 97
    14de:	60 e0       	ldi	r22, 0x00	; 0
    14e0:	0e 94 9b 07 	call	0xf36	; 0xf36 <setPin>
    14e4:	fe 01       	movw	r30, r28
    14e6:	ef 5a       	subi	r30, 0xAF	; 175
    14e8:	ff 4f       	sbci	r31, 0xFF	; 255
    14ea:	80 e0       	ldi	r24, 0x00	; 0
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	a0 e4       	ldi	r26, 0x40	; 64
    14f0:	b0 e4       	ldi	r27, 0x40	; 64
    14f2:	80 83       	st	Z, r24
    14f4:	91 83       	std	Z+1, r25	; 0x01
    14f6:	a2 83       	std	Z+2, r26	; 0x02
    14f8:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14fa:	8e 01       	movw	r16, r28
    14fc:	03 5b       	subi	r16, 0xB3	; 179
    14fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1500:	fe 01       	movw	r30, r28
    1502:	ef 5a       	subi	r30, 0xAF	; 175
    1504:	ff 4f       	sbci	r31, 0xFF	; 255
    1506:	60 81       	ld	r22, Z
    1508:	71 81       	ldd	r23, Z+1	; 0x01
    150a:	82 81       	ldd	r24, Z+2	; 0x02
    150c:	93 81       	ldd	r25, Z+3	; 0x03
    150e:	20 e0       	ldi	r18, 0x00	; 0
    1510:	30 e0       	ldi	r19, 0x00	; 0
    1512:	4a e7       	ldi	r20, 0x7A	; 122
    1514:	53 e4       	ldi	r21, 0x43	; 67
    1516:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    151a:	dc 01       	movw	r26, r24
    151c:	cb 01       	movw	r24, r22
    151e:	f8 01       	movw	r30, r16
    1520:	80 83       	st	Z, r24
    1522:	91 83       	std	Z+1, r25	; 0x01
    1524:	a2 83       	std	Z+2, r26	; 0x02
    1526:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1528:	fe 01       	movw	r30, r28
    152a:	e3 5b       	subi	r30, 0xB3	; 179
    152c:	ff 4f       	sbci	r31, 0xFF	; 255
    152e:	60 81       	ld	r22, Z
    1530:	71 81       	ldd	r23, Z+1	; 0x01
    1532:	82 81       	ldd	r24, Z+2	; 0x02
    1534:	93 81       	ldd	r25, Z+3	; 0x03
    1536:	20 e0       	ldi	r18, 0x00	; 0
    1538:	30 e0       	ldi	r19, 0x00	; 0
    153a:	40 e8       	ldi	r20, 0x80	; 128
    153c:	5f e3       	ldi	r21, 0x3F	; 63
    153e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1542:	88 23       	and	r24, r24
    1544:	44 f4       	brge	.+16     	; 0x1556 <main+0x24a>
		__ticks = 1;
    1546:	fe 01       	movw	r30, r28
    1548:	e5 5b       	subi	r30, 0xB5	; 181
    154a:	ff 4f       	sbci	r31, 0xFF	; 255
    154c:	81 e0       	ldi	r24, 0x01	; 1
    154e:	90 e0       	ldi	r25, 0x00	; 0
    1550:	91 83       	std	Z+1, r25	; 0x01
    1552:	80 83       	st	Z, r24
    1554:	64 c0       	rjmp	.+200    	; 0x161e <main+0x312>
	else if (__tmp > 65535)
    1556:	fe 01       	movw	r30, r28
    1558:	e3 5b       	subi	r30, 0xB3	; 179
    155a:	ff 4f       	sbci	r31, 0xFF	; 255
    155c:	60 81       	ld	r22, Z
    155e:	71 81       	ldd	r23, Z+1	; 0x01
    1560:	82 81       	ldd	r24, Z+2	; 0x02
    1562:	93 81       	ldd	r25, Z+3	; 0x03
    1564:	20 e0       	ldi	r18, 0x00	; 0
    1566:	3f ef       	ldi	r19, 0xFF	; 255
    1568:	4f e7       	ldi	r20, 0x7F	; 127
    156a:	57 e4       	ldi	r21, 0x47	; 71
    156c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1570:	18 16       	cp	r1, r24
    1572:	0c f0       	brlt	.+2      	; 0x1576 <main+0x26a>
    1574:	43 c0       	rjmp	.+134    	; 0x15fc <main+0x2f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1576:	fe 01       	movw	r30, r28
    1578:	ef 5a       	subi	r30, 0xAF	; 175
    157a:	ff 4f       	sbci	r31, 0xFF	; 255
    157c:	60 81       	ld	r22, Z
    157e:	71 81       	ldd	r23, Z+1	; 0x01
    1580:	82 81       	ldd	r24, Z+2	; 0x02
    1582:	93 81       	ldd	r25, Z+3	; 0x03
    1584:	20 e0       	ldi	r18, 0x00	; 0
    1586:	30 e0       	ldi	r19, 0x00	; 0
    1588:	40 e2       	ldi	r20, 0x20	; 32
    158a:	51 e4       	ldi	r21, 0x41	; 65
    158c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1590:	dc 01       	movw	r26, r24
    1592:	cb 01       	movw	r24, r22
    1594:	8e 01       	movw	r16, r28
    1596:	05 5b       	subi	r16, 0xB5	; 181
    1598:	1f 4f       	sbci	r17, 0xFF	; 255
    159a:	bc 01       	movw	r22, r24
    159c:	cd 01       	movw	r24, r26
    159e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15a2:	dc 01       	movw	r26, r24
    15a4:	cb 01       	movw	r24, r22
    15a6:	f8 01       	movw	r30, r16
    15a8:	91 83       	std	Z+1, r25	; 0x01
    15aa:	80 83       	st	Z, r24
    15ac:	1f c0       	rjmp	.+62     	; 0x15ec <main+0x2e0>
    15ae:	fe 01       	movw	r30, r28
    15b0:	e7 5b       	subi	r30, 0xB7	; 183
    15b2:	ff 4f       	sbci	r31, 0xFF	; 255
    15b4:	89 e1       	ldi	r24, 0x19	; 25
    15b6:	90 e0       	ldi	r25, 0x00	; 0
    15b8:	91 83       	std	Z+1, r25	; 0x01
    15ba:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    15bc:	fe 01       	movw	r30, r28
    15be:	e7 5b       	subi	r30, 0xB7	; 183
    15c0:	ff 4f       	sbci	r31, 0xFF	; 255
    15c2:	80 81       	ld	r24, Z
    15c4:	91 81       	ldd	r25, Z+1	; 0x01
    15c6:	01 97       	sbiw	r24, 0x01	; 1
    15c8:	f1 f7       	brne	.-4      	; 0x15c6 <main+0x2ba>
    15ca:	fe 01       	movw	r30, r28
    15cc:	e7 5b       	subi	r30, 0xB7	; 183
    15ce:	ff 4f       	sbci	r31, 0xFF	; 255
    15d0:	91 83       	std	Z+1, r25	; 0x01
    15d2:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    15d4:	de 01       	movw	r26, r28
    15d6:	a5 5b       	subi	r26, 0xB5	; 181
    15d8:	bf 4f       	sbci	r27, 0xFF	; 255
    15da:	fe 01       	movw	r30, r28
    15dc:	e5 5b       	subi	r30, 0xB5	; 181
    15de:	ff 4f       	sbci	r31, 0xFF	; 255
    15e0:	80 81       	ld	r24, Z
    15e2:	91 81       	ldd	r25, Z+1	; 0x01
    15e4:	01 97       	sbiw	r24, 0x01	; 1
    15e6:	11 96       	adiw	r26, 0x01	; 1
    15e8:	9c 93       	st	X, r25
    15ea:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    15ec:	fe 01       	movw	r30, r28
    15ee:	e5 5b       	subi	r30, 0xB5	; 181
    15f0:	ff 4f       	sbci	r31, 0xFF	; 255
    15f2:	80 81       	ld	r24, Z
    15f4:	91 81       	ldd	r25, Z+1	; 0x01
    15f6:	00 97       	sbiw	r24, 0x00	; 0
    15f8:	d1 f6       	brne	.-76     	; 0x15ae <main+0x2a2>
    15fa:	27 c0       	rjmp	.+78     	; 0x164a <main+0x33e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    15fc:	8e 01       	movw	r16, r28
    15fe:	05 5b       	subi	r16, 0xB5	; 181
    1600:	1f 4f       	sbci	r17, 0xFF	; 255
    1602:	fe 01       	movw	r30, r28
    1604:	e3 5b       	subi	r30, 0xB3	; 179
    1606:	ff 4f       	sbci	r31, 0xFF	; 255
    1608:	60 81       	ld	r22, Z
    160a:	71 81       	ldd	r23, Z+1	; 0x01
    160c:	82 81       	ldd	r24, Z+2	; 0x02
    160e:	93 81       	ldd	r25, Z+3	; 0x03
    1610:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1614:	dc 01       	movw	r26, r24
    1616:	cb 01       	movw	r24, r22
    1618:	f8 01       	movw	r30, r16
    161a:	91 83       	std	Z+1, r25	; 0x01
    161c:	80 83       	st	Z, r24
    161e:	de 01       	movw	r26, r28
    1620:	a9 5b       	subi	r26, 0xB9	; 185
    1622:	bf 4f       	sbci	r27, 0xFF	; 255
    1624:	fe 01       	movw	r30, r28
    1626:	e5 5b       	subi	r30, 0xB5	; 181
    1628:	ff 4f       	sbci	r31, 0xFF	; 255
    162a:	80 81       	ld	r24, Z
    162c:	91 81       	ldd	r25, Z+1	; 0x01
    162e:	8d 93       	st	X+, r24
    1630:	9c 93       	st	X, r25
    1632:	fe 01       	movw	r30, r28
    1634:	e9 5b       	subi	r30, 0xB9	; 185
    1636:	ff 4f       	sbci	r31, 0xFF	; 255
    1638:	80 81       	ld	r24, Z
    163a:	91 81       	ldd	r25, Z+1	; 0x01
    163c:	01 97       	sbiw	r24, 0x01	; 1
    163e:	f1 f7       	brne	.-4      	; 0x163c <main+0x330>
    1640:	fe 01       	movw	r30, r28
    1642:	e9 5b       	subi	r30, 0xB9	; 185
    1644:	ff 4f       	sbci	r31, 0xFF	; 255
    1646:	91 83       	std	Z+1, r25	; 0x01
    1648:	80 83       	st	Z, r24
    164a:	81 e6       	ldi	r24, 0x61	; 97
    164c:	60 e0       	ldi	r22, 0x00	; 0
    164e:	0e 94 35 08 	call	0x106a	; 0x106a <clearPin>
    1652:	05 e3       	ldi	r16, 0x35	; 53
    1654:	10 e0       	ldi	r17, 0x00	; 0
    1656:	e5 e3       	ldi	r30, 0x35	; 53
    1658:	f0 e0       	ldi	r31, 0x00	; 0
    165a:	80 81       	ld	r24, Z
    165c:	0f 2e       	mov	r0, r31
    165e:	f0 ef       	ldi	r31, 0xF0	; 240
    1660:	ff 2e       	mov	r15, r31
    1662:	f0 2d       	mov	r31, r0
    1664:	f8 22       	and	r15, r24
    1666:	fe 01       	movw	r30, r28
    1668:	eb 5a       	subi	r30, 0xAB	; 171
    166a:	ff 4f       	sbci	r31, 0xFF	; 255
    166c:	80 81       	ld	r24, Z
    166e:	91 81       	ldd	r25, Z+1	; 0x01
    1670:	a2 81       	ldd	r26, Z+2	; 0x02
    1672:	b3 81       	ldd	r27, Z+3	; 0x03
    1674:	2a e0       	ldi	r18, 0x0A	; 10
    1676:	30 e0       	ldi	r19, 0x00	; 0
    1678:	40 e0       	ldi	r20, 0x00	; 0
    167a:	50 e0       	ldi	r21, 0x00	; 0
    167c:	bc 01       	movw	r22, r24
    167e:	cd 01       	movw	r24, r26
    1680:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
    1684:	da 01       	movw	r26, r20
    1686:	c9 01       	movw	r24, r18
    1688:	8f 70       	andi	r24, 0x0F	; 15
    168a:	8f 29       	or	r24, r15
    168c:	f8 01       	movw	r30, r16
    168e:	80 83       	st	Z, r24
    1690:	81 e6       	ldi	r24, 0x61	; 97
    1692:	61 e0       	ldi	r22, 0x01	; 1
    1694:	0e 94 9b 07 	call	0xf36	; 0xf36 <setPin>
    1698:	fe 01       	movw	r30, r28
    169a:	ed 5b       	subi	r30, 0xBD	; 189
    169c:	ff 4f       	sbci	r31, 0xFF	; 255
    169e:	80 e0       	ldi	r24, 0x00	; 0
    16a0:	90 e0       	ldi	r25, 0x00	; 0
    16a2:	a0 e4       	ldi	r26, 0x40	; 64
    16a4:	b0 e4       	ldi	r27, 0x40	; 64
    16a6:	80 83       	st	Z, r24
    16a8:	91 83       	std	Z+1, r25	; 0x01
    16aa:	a2 83       	std	Z+2, r26	; 0x02
    16ac:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    16ae:	8e 01       	movw	r16, r28
    16b0:	01 5c       	subi	r16, 0xC1	; 193
    16b2:	1f 4f       	sbci	r17, 0xFF	; 255
    16b4:	fe 01       	movw	r30, r28
    16b6:	ed 5b       	subi	r30, 0xBD	; 189
    16b8:	ff 4f       	sbci	r31, 0xFF	; 255
    16ba:	60 81       	ld	r22, Z
    16bc:	71 81       	ldd	r23, Z+1	; 0x01
    16be:	82 81       	ldd	r24, Z+2	; 0x02
    16c0:	93 81       	ldd	r25, Z+3	; 0x03
    16c2:	20 e0       	ldi	r18, 0x00	; 0
    16c4:	30 e0       	ldi	r19, 0x00	; 0
    16c6:	4a e7       	ldi	r20, 0x7A	; 122
    16c8:	53 e4       	ldi	r21, 0x43	; 67
    16ca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16ce:	dc 01       	movw	r26, r24
    16d0:	cb 01       	movw	r24, r22
    16d2:	f8 01       	movw	r30, r16
    16d4:	80 83       	st	Z, r24
    16d6:	91 83       	std	Z+1, r25	; 0x01
    16d8:	a2 83       	std	Z+2, r26	; 0x02
    16da:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    16dc:	fe 01       	movw	r30, r28
    16de:	ff 96       	adiw	r30, 0x3f	; 63
    16e0:	60 81       	ld	r22, Z
    16e2:	71 81       	ldd	r23, Z+1	; 0x01
    16e4:	82 81       	ldd	r24, Z+2	; 0x02
    16e6:	93 81       	ldd	r25, Z+3	; 0x03
    16e8:	20 e0       	ldi	r18, 0x00	; 0
    16ea:	30 e0       	ldi	r19, 0x00	; 0
    16ec:	40 e8       	ldi	r20, 0x80	; 128
    16ee:	5f e3       	ldi	r21, 0x3F	; 63
    16f0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    16f4:	88 23       	and	r24, r24
    16f6:	2c f4       	brge	.+10     	; 0x1702 <main+0x3f6>
		__ticks = 1;
    16f8:	81 e0       	ldi	r24, 0x01	; 1
    16fa:	90 e0       	ldi	r25, 0x00	; 0
    16fc:	9e af       	std	Y+62, r25	; 0x3e
    16fe:	8d af       	std	Y+61, r24	; 0x3d
    1700:	46 c0       	rjmp	.+140    	; 0x178e <main+0x482>
	else if (__tmp > 65535)
    1702:	fe 01       	movw	r30, r28
    1704:	ff 96       	adiw	r30, 0x3f	; 63
    1706:	60 81       	ld	r22, Z
    1708:	71 81       	ldd	r23, Z+1	; 0x01
    170a:	82 81       	ldd	r24, Z+2	; 0x02
    170c:	93 81       	ldd	r25, Z+3	; 0x03
    170e:	20 e0       	ldi	r18, 0x00	; 0
    1710:	3f ef       	ldi	r19, 0xFF	; 255
    1712:	4f e7       	ldi	r20, 0x7F	; 127
    1714:	57 e4       	ldi	r21, 0x47	; 71
    1716:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    171a:	18 16       	cp	r1, r24
    171c:	64 f5       	brge	.+88     	; 0x1776 <main+0x46a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    171e:	fe 01       	movw	r30, r28
    1720:	ed 5b       	subi	r30, 0xBD	; 189
    1722:	ff 4f       	sbci	r31, 0xFF	; 255
    1724:	60 81       	ld	r22, Z
    1726:	71 81       	ldd	r23, Z+1	; 0x01
    1728:	82 81       	ldd	r24, Z+2	; 0x02
    172a:	93 81       	ldd	r25, Z+3	; 0x03
    172c:	20 e0       	ldi	r18, 0x00	; 0
    172e:	30 e0       	ldi	r19, 0x00	; 0
    1730:	40 e2       	ldi	r20, 0x20	; 32
    1732:	51 e4       	ldi	r21, 0x41	; 65
    1734:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1738:	dc 01       	movw	r26, r24
    173a:	cb 01       	movw	r24, r22
    173c:	bc 01       	movw	r22, r24
    173e:	cd 01       	movw	r24, r26
    1740:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1744:	dc 01       	movw	r26, r24
    1746:	cb 01       	movw	r24, r22
    1748:	9e af       	std	Y+62, r25	; 0x3e
    174a:	8d af       	std	Y+61, r24	; 0x3d
    174c:	0f c0       	rjmp	.+30     	; 0x176c <main+0x460>
    174e:	89 e1       	ldi	r24, 0x19	; 25
    1750:	90 e0       	ldi	r25, 0x00	; 0
    1752:	9c af       	std	Y+60, r25	; 0x3c
    1754:	8b af       	std	Y+59, r24	; 0x3b
    1756:	8b ad       	ldd	r24, Y+59	; 0x3b
    1758:	9c ad       	ldd	r25, Y+60	; 0x3c
    175a:	01 97       	sbiw	r24, 0x01	; 1
    175c:	f1 f7       	brne	.-4      	; 0x175a <main+0x44e>
    175e:	9c af       	std	Y+60, r25	; 0x3c
    1760:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1762:	8d ad       	ldd	r24, Y+61	; 0x3d
    1764:	9e ad       	ldd	r25, Y+62	; 0x3e
    1766:	01 97       	sbiw	r24, 0x01	; 1
    1768:	9e af       	std	Y+62, r25	; 0x3e
    176a:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    176c:	8d ad       	ldd	r24, Y+61	; 0x3d
    176e:	9e ad       	ldd	r25, Y+62	; 0x3e
    1770:	00 97       	sbiw	r24, 0x00	; 0
    1772:	69 f7       	brne	.-38     	; 0x174e <main+0x442>
    1774:	16 c0       	rjmp	.+44     	; 0x17a2 <main+0x496>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1776:	fe 01       	movw	r30, r28
    1778:	ff 96       	adiw	r30, 0x3f	; 63
    177a:	60 81       	ld	r22, Z
    177c:	71 81       	ldd	r23, Z+1	; 0x01
    177e:	82 81       	ldd	r24, Z+2	; 0x02
    1780:	93 81       	ldd	r25, Z+3	; 0x03
    1782:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1786:	dc 01       	movw	r26, r24
    1788:	cb 01       	movw	r24, r22
    178a:	9e af       	std	Y+62, r25	; 0x3e
    178c:	8d af       	std	Y+61, r24	; 0x3d
    178e:	8d ad       	ldd	r24, Y+61	; 0x3d
    1790:	9e ad       	ldd	r25, Y+62	; 0x3e
    1792:	9a af       	std	Y+58, r25	; 0x3a
    1794:	89 af       	std	Y+57, r24	; 0x39
    1796:	89 ad       	ldd	r24, Y+57	; 0x39
    1798:	9a ad       	ldd	r25, Y+58	; 0x3a
    179a:	01 97       	sbiw	r24, 0x01	; 1
    179c:	f1 f7       	brne	.-4      	; 0x179a <main+0x48e>
    179e:	9a af       	std	Y+58, r25	; 0x3a
    17a0:	89 af       	std	Y+57, r24	; 0x39
    17a2:	81 e6       	ldi	r24, 0x61	; 97
    17a4:	61 e0       	ldi	r22, 0x01	; 1
    17a6:	0e 94 35 08 	call	0x106a	; 0x106a <clearPin>
    17aa:	05 e3       	ldi	r16, 0x35	; 53
    17ac:	10 e0       	ldi	r17, 0x00	; 0
    17ae:	e5 e3       	ldi	r30, 0x35	; 53
    17b0:	f0 e0       	ldi	r31, 0x00	; 0
    17b2:	80 81       	ld	r24, Z
    17b4:	0f 2e       	mov	r0, r31
    17b6:	f0 ef       	ldi	r31, 0xF0	; 240
    17b8:	ff 2e       	mov	r15, r31
    17ba:	f0 2d       	mov	r31, r0
    17bc:	f8 22       	and	r15, r24
    17be:	fe 01       	movw	r30, r28
    17c0:	e7 5a       	subi	r30, 0xA7	; 167
    17c2:	ff 4f       	sbci	r31, 0xFF	; 255
    17c4:	80 81       	ld	r24, Z
    17c6:	91 81       	ldd	r25, Z+1	; 0x01
    17c8:	a2 81       	ldd	r26, Z+2	; 0x02
    17ca:	b3 81       	ldd	r27, Z+3	; 0x03
    17cc:	2a e0       	ldi	r18, 0x0A	; 10
    17ce:	30 e0       	ldi	r19, 0x00	; 0
    17d0:	40 e0       	ldi	r20, 0x00	; 0
    17d2:	50 e0       	ldi	r21, 0x00	; 0
    17d4:	bc 01       	movw	r22, r24
    17d6:	cd 01       	movw	r24, r26
    17d8:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
    17dc:	dc 01       	movw	r26, r24
    17de:	cb 01       	movw	r24, r22
    17e0:	8f 70       	andi	r24, 0x0F	; 15
    17e2:	8f 29       	or	r24, r15
    17e4:	f8 01       	movw	r30, r16
    17e6:	80 83       	st	Z, r24
    17e8:	81 e6       	ldi	r24, 0x61	; 97
    17ea:	62 e0       	ldi	r22, 0x02	; 2
    17ec:	0e 94 9b 07 	call	0xf36	; 0xf36 <setPin>
    17f0:	80 e0       	ldi	r24, 0x00	; 0
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	a0 e4       	ldi	r26, 0x40	; 64
    17f6:	b0 e4       	ldi	r27, 0x40	; 64
    17f8:	8d ab       	std	Y+53, r24	; 0x35
    17fa:	9e ab       	std	Y+54, r25	; 0x36
    17fc:	af ab       	std	Y+55, r26	; 0x37
    17fe:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1800:	6d a9       	ldd	r22, Y+53	; 0x35
    1802:	7e a9       	ldd	r23, Y+54	; 0x36
    1804:	8f a9       	ldd	r24, Y+55	; 0x37
    1806:	98 ad       	ldd	r25, Y+56	; 0x38
    1808:	20 e0       	ldi	r18, 0x00	; 0
    180a:	30 e0       	ldi	r19, 0x00	; 0
    180c:	4a e7       	ldi	r20, 0x7A	; 122
    180e:	53 e4       	ldi	r21, 0x43	; 67
    1810:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1814:	dc 01       	movw	r26, r24
    1816:	cb 01       	movw	r24, r22
    1818:	89 ab       	std	Y+49, r24	; 0x31
    181a:	9a ab       	std	Y+50, r25	; 0x32
    181c:	ab ab       	std	Y+51, r26	; 0x33
    181e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1820:	69 a9       	ldd	r22, Y+49	; 0x31
    1822:	7a a9       	ldd	r23, Y+50	; 0x32
    1824:	8b a9       	ldd	r24, Y+51	; 0x33
    1826:	9c a9       	ldd	r25, Y+52	; 0x34
    1828:	20 e0       	ldi	r18, 0x00	; 0
    182a:	30 e0       	ldi	r19, 0x00	; 0
    182c:	40 e8       	ldi	r20, 0x80	; 128
    182e:	5f e3       	ldi	r21, 0x3F	; 63
    1830:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1834:	88 23       	and	r24, r24
    1836:	2c f4       	brge	.+10     	; 0x1842 <main+0x536>
		__ticks = 1;
    1838:	81 e0       	ldi	r24, 0x01	; 1
    183a:	90 e0       	ldi	r25, 0x00	; 0
    183c:	98 ab       	std	Y+48, r25	; 0x30
    183e:	8f a7       	std	Y+47, r24	; 0x2f
    1840:	3f c0       	rjmp	.+126    	; 0x18c0 <main+0x5b4>
	else if (__tmp > 65535)
    1842:	69 a9       	ldd	r22, Y+49	; 0x31
    1844:	7a a9       	ldd	r23, Y+50	; 0x32
    1846:	8b a9       	ldd	r24, Y+51	; 0x33
    1848:	9c a9       	ldd	r25, Y+52	; 0x34
    184a:	20 e0       	ldi	r18, 0x00	; 0
    184c:	3f ef       	ldi	r19, 0xFF	; 255
    184e:	4f e7       	ldi	r20, 0x7F	; 127
    1850:	57 e4       	ldi	r21, 0x47	; 71
    1852:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1856:	18 16       	cp	r1, r24
    1858:	4c f5       	brge	.+82     	; 0x18ac <main+0x5a0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    185a:	6d a9       	ldd	r22, Y+53	; 0x35
    185c:	7e a9       	ldd	r23, Y+54	; 0x36
    185e:	8f a9       	ldd	r24, Y+55	; 0x37
    1860:	98 ad       	ldd	r25, Y+56	; 0x38
    1862:	20 e0       	ldi	r18, 0x00	; 0
    1864:	30 e0       	ldi	r19, 0x00	; 0
    1866:	40 e2       	ldi	r20, 0x20	; 32
    1868:	51 e4       	ldi	r21, 0x41	; 65
    186a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    186e:	dc 01       	movw	r26, r24
    1870:	cb 01       	movw	r24, r22
    1872:	bc 01       	movw	r22, r24
    1874:	cd 01       	movw	r24, r26
    1876:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    187a:	dc 01       	movw	r26, r24
    187c:	cb 01       	movw	r24, r22
    187e:	98 ab       	std	Y+48, r25	; 0x30
    1880:	8f a7       	std	Y+47, r24	; 0x2f
    1882:	0f c0       	rjmp	.+30     	; 0x18a2 <main+0x596>
    1884:	89 e1       	ldi	r24, 0x19	; 25
    1886:	90 e0       	ldi	r25, 0x00	; 0
    1888:	9e a7       	std	Y+46, r25	; 0x2e
    188a:	8d a7       	std	Y+45, r24	; 0x2d
    188c:	8d a5       	ldd	r24, Y+45	; 0x2d
    188e:	9e a5       	ldd	r25, Y+46	; 0x2e
    1890:	01 97       	sbiw	r24, 0x01	; 1
    1892:	f1 f7       	brne	.-4      	; 0x1890 <main+0x584>
    1894:	9e a7       	std	Y+46, r25	; 0x2e
    1896:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1898:	8f a5       	ldd	r24, Y+47	; 0x2f
    189a:	98 a9       	ldd	r25, Y+48	; 0x30
    189c:	01 97       	sbiw	r24, 0x01	; 1
    189e:	98 ab       	std	Y+48, r25	; 0x30
    18a0:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18a2:	8f a5       	ldd	r24, Y+47	; 0x2f
    18a4:	98 a9       	ldd	r25, Y+48	; 0x30
    18a6:	00 97       	sbiw	r24, 0x00	; 0
    18a8:	69 f7       	brne	.-38     	; 0x1884 <main+0x578>
    18aa:	14 c0       	rjmp	.+40     	; 0x18d4 <main+0x5c8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18ac:	69 a9       	ldd	r22, Y+49	; 0x31
    18ae:	7a a9       	ldd	r23, Y+50	; 0x32
    18b0:	8b a9       	ldd	r24, Y+51	; 0x33
    18b2:	9c a9       	ldd	r25, Y+52	; 0x34
    18b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18b8:	dc 01       	movw	r26, r24
    18ba:	cb 01       	movw	r24, r22
    18bc:	98 ab       	std	Y+48, r25	; 0x30
    18be:	8f a7       	std	Y+47, r24	; 0x2f
    18c0:	8f a5       	ldd	r24, Y+47	; 0x2f
    18c2:	98 a9       	ldd	r25, Y+48	; 0x30
    18c4:	9c a7       	std	Y+44, r25	; 0x2c
    18c6:	8b a7       	std	Y+43, r24	; 0x2b
    18c8:	8b a5       	ldd	r24, Y+43	; 0x2b
    18ca:	9c a5       	ldd	r25, Y+44	; 0x2c
    18cc:	01 97       	sbiw	r24, 0x01	; 1
    18ce:	f1 f7       	brne	.-4      	; 0x18cc <main+0x5c0>
    18d0:	9c a7       	std	Y+44, r25	; 0x2c
    18d2:	8b a7       	std	Y+43, r24	; 0x2b
    18d4:	81 e6       	ldi	r24, 0x61	; 97
    18d6:	62 e0       	ldi	r22, 0x02	; 2
    18d8:	0e 94 35 08 	call	0x106a	; 0x106a <clearPin>
    18dc:	05 e3       	ldi	r16, 0x35	; 53
    18de:	10 e0       	ldi	r17, 0x00	; 0
    18e0:	e5 e3       	ldi	r30, 0x35	; 53
    18e2:	f0 e0       	ldi	r31, 0x00	; 0
    18e4:	80 81       	ld	r24, Z
    18e6:	0f 2e       	mov	r0, r31
    18e8:	f0 ef       	ldi	r31, 0xF0	; 240
    18ea:	ff 2e       	mov	r15, r31
    18ec:	f0 2d       	mov	r31, r0
    18ee:	f8 22       	and	r15, r24
    18f0:	fe 01       	movw	r30, r28
    18f2:	e7 5a       	subi	r30, 0xA7	; 167
    18f4:	ff 4f       	sbci	r31, 0xFF	; 255
    18f6:	80 81       	ld	r24, Z
    18f8:	91 81       	ldd	r25, Z+1	; 0x01
    18fa:	a2 81       	ldd	r26, Z+2	; 0x02
    18fc:	b3 81       	ldd	r27, Z+3	; 0x03
    18fe:	2a e0       	ldi	r18, 0x0A	; 10
    1900:	30 e0       	ldi	r19, 0x00	; 0
    1902:	40 e0       	ldi	r20, 0x00	; 0
    1904:	50 e0       	ldi	r21, 0x00	; 0
    1906:	bc 01       	movw	r22, r24
    1908:	cd 01       	movw	r24, r26
    190a:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
    190e:	da 01       	movw	r26, r20
    1910:	c9 01       	movw	r24, r18
    1912:	8f 70       	andi	r24, 0x0F	; 15
    1914:	8f 29       	or	r24, r15
    1916:	f8 01       	movw	r30, r16
    1918:	80 83       	st	Z, r24
    191a:	81 e6       	ldi	r24, 0x61	; 97
    191c:	63 e0       	ldi	r22, 0x03	; 3
    191e:	0e 94 9b 07 	call	0xf36	; 0xf36 <setPin>
    1922:	80 e0       	ldi	r24, 0x00	; 0
    1924:	90 e0       	ldi	r25, 0x00	; 0
    1926:	a0 e4       	ldi	r26, 0x40	; 64
    1928:	b0 e4       	ldi	r27, 0x40	; 64
    192a:	8f a3       	std	Y+39, r24	; 0x27
    192c:	98 a7       	std	Y+40, r25	; 0x28
    192e:	a9 a7       	std	Y+41, r26	; 0x29
    1930:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1932:	6f a1       	ldd	r22, Y+39	; 0x27
    1934:	78 a5       	ldd	r23, Y+40	; 0x28
    1936:	89 a5       	ldd	r24, Y+41	; 0x29
    1938:	9a a5       	ldd	r25, Y+42	; 0x2a
    193a:	20 e0       	ldi	r18, 0x00	; 0
    193c:	30 e0       	ldi	r19, 0x00	; 0
    193e:	4a e7       	ldi	r20, 0x7A	; 122
    1940:	53 e4       	ldi	r21, 0x43	; 67
    1942:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1946:	dc 01       	movw	r26, r24
    1948:	cb 01       	movw	r24, r22
    194a:	8b a3       	std	Y+35, r24	; 0x23
    194c:	9c a3       	std	Y+36, r25	; 0x24
    194e:	ad a3       	std	Y+37, r26	; 0x25
    1950:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1952:	6b a1       	ldd	r22, Y+35	; 0x23
    1954:	7c a1       	ldd	r23, Y+36	; 0x24
    1956:	8d a1       	ldd	r24, Y+37	; 0x25
    1958:	9e a1       	ldd	r25, Y+38	; 0x26
    195a:	20 e0       	ldi	r18, 0x00	; 0
    195c:	30 e0       	ldi	r19, 0x00	; 0
    195e:	40 e8       	ldi	r20, 0x80	; 128
    1960:	5f e3       	ldi	r21, 0x3F	; 63
    1962:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1966:	88 23       	and	r24, r24
    1968:	2c f4       	brge	.+10     	; 0x1974 <main+0x668>
		__ticks = 1;
    196a:	81 e0       	ldi	r24, 0x01	; 1
    196c:	90 e0       	ldi	r25, 0x00	; 0
    196e:	9a a3       	std	Y+34, r25	; 0x22
    1970:	89 a3       	std	Y+33, r24	; 0x21
    1972:	3f c0       	rjmp	.+126    	; 0x19f2 <main+0x6e6>
	else if (__tmp > 65535)
    1974:	6b a1       	ldd	r22, Y+35	; 0x23
    1976:	7c a1       	ldd	r23, Y+36	; 0x24
    1978:	8d a1       	ldd	r24, Y+37	; 0x25
    197a:	9e a1       	ldd	r25, Y+38	; 0x26
    197c:	20 e0       	ldi	r18, 0x00	; 0
    197e:	3f ef       	ldi	r19, 0xFF	; 255
    1980:	4f e7       	ldi	r20, 0x7F	; 127
    1982:	57 e4       	ldi	r21, 0x47	; 71
    1984:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1988:	18 16       	cp	r1, r24
    198a:	4c f5       	brge	.+82     	; 0x19de <main+0x6d2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    198c:	6f a1       	ldd	r22, Y+39	; 0x27
    198e:	78 a5       	ldd	r23, Y+40	; 0x28
    1990:	89 a5       	ldd	r24, Y+41	; 0x29
    1992:	9a a5       	ldd	r25, Y+42	; 0x2a
    1994:	20 e0       	ldi	r18, 0x00	; 0
    1996:	30 e0       	ldi	r19, 0x00	; 0
    1998:	40 e2       	ldi	r20, 0x20	; 32
    199a:	51 e4       	ldi	r21, 0x41	; 65
    199c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19a0:	dc 01       	movw	r26, r24
    19a2:	cb 01       	movw	r24, r22
    19a4:	bc 01       	movw	r22, r24
    19a6:	cd 01       	movw	r24, r26
    19a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19ac:	dc 01       	movw	r26, r24
    19ae:	cb 01       	movw	r24, r22
    19b0:	9a a3       	std	Y+34, r25	; 0x22
    19b2:	89 a3       	std	Y+33, r24	; 0x21
    19b4:	0f c0       	rjmp	.+30     	; 0x19d4 <main+0x6c8>
    19b6:	89 e1       	ldi	r24, 0x19	; 25
    19b8:	90 e0       	ldi	r25, 0x00	; 0
    19ba:	98 a3       	std	Y+32, r25	; 0x20
    19bc:	8f 8f       	std	Y+31, r24	; 0x1f
    19be:	8f 8d       	ldd	r24, Y+31	; 0x1f
    19c0:	98 a1       	ldd	r25, Y+32	; 0x20
    19c2:	01 97       	sbiw	r24, 0x01	; 1
    19c4:	f1 f7       	brne	.-4      	; 0x19c2 <main+0x6b6>
    19c6:	98 a3       	std	Y+32, r25	; 0x20
    19c8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19ca:	89 a1       	ldd	r24, Y+33	; 0x21
    19cc:	9a a1       	ldd	r25, Y+34	; 0x22
    19ce:	01 97       	sbiw	r24, 0x01	; 1
    19d0:	9a a3       	std	Y+34, r25	; 0x22
    19d2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19d4:	89 a1       	ldd	r24, Y+33	; 0x21
    19d6:	9a a1       	ldd	r25, Y+34	; 0x22
    19d8:	00 97       	sbiw	r24, 0x00	; 0
    19da:	69 f7       	brne	.-38     	; 0x19b6 <main+0x6aa>
    19dc:	14 c0       	rjmp	.+40     	; 0x1a06 <main+0x6fa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19de:	6b a1       	ldd	r22, Y+35	; 0x23
    19e0:	7c a1       	ldd	r23, Y+36	; 0x24
    19e2:	8d a1       	ldd	r24, Y+37	; 0x25
    19e4:	9e a1       	ldd	r25, Y+38	; 0x26
    19e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19ea:	dc 01       	movw	r26, r24
    19ec:	cb 01       	movw	r24, r22
    19ee:	9a a3       	std	Y+34, r25	; 0x22
    19f0:	89 a3       	std	Y+33, r24	; 0x21
    19f2:	89 a1       	ldd	r24, Y+33	; 0x21
    19f4:	9a a1       	ldd	r25, Y+34	; 0x22
    19f6:	9e 8f       	std	Y+30, r25	; 0x1e
    19f8:	8d 8f       	std	Y+29, r24	; 0x1d
    19fa:	8d 8d       	ldd	r24, Y+29	; 0x1d
    19fc:	9e 8d       	ldd	r25, Y+30	; 0x1e
    19fe:	01 97       	sbiw	r24, 0x01	; 1
    1a00:	f1 f7       	brne	.-4      	; 0x19fe <main+0x6f2>
    1a02:	9e 8f       	std	Y+30, r25	; 0x1e
    1a04:	8d 8f       	std	Y+29, r24	; 0x1d
    1a06:	81 e6       	ldi	r24, 0x61	; 97
    1a08:	63 e0       	ldi	r22, 0x03	; 3
    1a0a:	0e 94 35 08 	call	0x106a	; 0x106a <clearPin>
    1a0e:	05 e3       	ldi	r16, 0x35	; 53
    1a10:	10 e0       	ldi	r17, 0x00	; 0
    1a12:	e5 e3       	ldi	r30, 0x35	; 53
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	80 81       	ld	r24, Z
    1a18:	0f 2e       	mov	r0, r31
    1a1a:	f0 ef       	ldi	r31, 0xF0	; 240
    1a1c:	ff 2e       	mov	r15, r31
    1a1e:	f0 2d       	mov	r31, r0
    1a20:	f8 22       	and	r15, r24
    1a22:	fe 01       	movw	r30, r28
    1a24:	e3 5a       	subi	r30, 0xA3	; 163
    1a26:	ff 4f       	sbci	r31, 0xFF	; 255
    1a28:	80 81       	ld	r24, Z
    1a2a:	91 81       	ldd	r25, Z+1	; 0x01
    1a2c:	a2 81       	ldd	r26, Z+2	; 0x02
    1a2e:	b3 81       	ldd	r27, Z+3	; 0x03
    1a30:	2a e0       	ldi	r18, 0x0A	; 10
    1a32:	30 e0       	ldi	r19, 0x00	; 0
    1a34:	40 e0       	ldi	r20, 0x00	; 0
    1a36:	50 e0       	ldi	r21, 0x00	; 0
    1a38:	bc 01       	movw	r22, r24
    1a3a:	cd 01       	movw	r24, r26
    1a3c:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
    1a40:	dc 01       	movw	r26, r24
    1a42:	cb 01       	movw	r24, r22
    1a44:	8f 70       	andi	r24, 0x0F	; 15
    1a46:	8f 29       	or	r24, r15
    1a48:	f8 01       	movw	r30, r16
    1a4a:	80 83       	st	Z, r24
    1a4c:	81 e6       	ldi	r24, 0x61	; 97
    1a4e:	64 e0       	ldi	r22, 0x04	; 4
    1a50:	0e 94 9b 07 	call	0xf36	; 0xf36 <setPin>
    1a54:	80 e0       	ldi	r24, 0x00	; 0
    1a56:	90 e0       	ldi	r25, 0x00	; 0
    1a58:	a0 e4       	ldi	r26, 0x40	; 64
    1a5a:	b0 e4       	ldi	r27, 0x40	; 64
    1a5c:	89 8f       	std	Y+25, r24	; 0x19
    1a5e:	9a 8f       	std	Y+26, r25	; 0x1a
    1a60:	ab 8f       	std	Y+27, r26	; 0x1b
    1a62:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a64:	69 8d       	ldd	r22, Y+25	; 0x19
    1a66:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1a68:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1a6a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1a6c:	20 e0       	ldi	r18, 0x00	; 0
    1a6e:	30 e0       	ldi	r19, 0x00	; 0
    1a70:	4a e7       	ldi	r20, 0x7A	; 122
    1a72:	53 e4       	ldi	r21, 0x43	; 67
    1a74:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a78:	dc 01       	movw	r26, r24
    1a7a:	cb 01       	movw	r24, r22
    1a7c:	8d 8b       	std	Y+21, r24	; 0x15
    1a7e:	9e 8b       	std	Y+22, r25	; 0x16
    1a80:	af 8b       	std	Y+23, r26	; 0x17
    1a82:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1a84:	6d 89       	ldd	r22, Y+21	; 0x15
    1a86:	7e 89       	ldd	r23, Y+22	; 0x16
    1a88:	8f 89       	ldd	r24, Y+23	; 0x17
    1a8a:	98 8d       	ldd	r25, Y+24	; 0x18
    1a8c:	20 e0       	ldi	r18, 0x00	; 0
    1a8e:	30 e0       	ldi	r19, 0x00	; 0
    1a90:	40 e8       	ldi	r20, 0x80	; 128
    1a92:	5f e3       	ldi	r21, 0x3F	; 63
    1a94:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1a98:	88 23       	and	r24, r24
    1a9a:	2c f4       	brge	.+10     	; 0x1aa6 <main+0x79a>
		__ticks = 1;
    1a9c:	81 e0       	ldi	r24, 0x01	; 1
    1a9e:	90 e0       	ldi	r25, 0x00	; 0
    1aa0:	9c 8b       	std	Y+20, r25	; 0x14
    1aa2:	8b 8b       	std	Y+19, r24	; 0x13
    1aa4:	3f c0       	rjmp	.+126    	; 0x1b24 <main+0x818>
	else if (__tmp > 65535)
    1aa6:	6d 89       	ldd	r22, Y+21	; 0x15
    1aa8:	7e 89       	ldd	r23, Y+22	; 0x16
    1aaa:	8f 89       	ldd	r24, Y+23	; 0x17
    1aac:	98 8d       	ldd	r25, Y+24	; 0x18
    1aae:	20 e0       	ldi	r18, 0x00	; 0
    1ab0:	3f ef       	ldi	r19, 0xFF	; 255
    1ab2:	4f e7       	ldi	r20, 0x7F	; 127
    1ab4:	57 e4       	ldi	r21, 0x47	; 71
    1ab6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1aba:	18 16       	cp	r1, r24
    1abc:	4c f5       	brge	.+82     	; 0x1b10 <main+0x804>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1abe:	69 8d       	ldd	r22, Y+25	; 0x19
    1ac0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1ac2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1ac4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1ac6:	20 e0       	ldi	r18, 0x00	; 0
    1ac8:	30 e0       	ldi	r19, 0x00	; 0
    1aca:	40 e2       	ldi	r20, 0x20	; 32
    1acc:	51 e4       	ldi	r21, 0x41	; 65
    1ace:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ad2:	dc 01       	movw	r26, r24
    1ad4:	cb 01       	movw	r24, r22
    1ad6:	bc 01       	movw	r22, r24
    1ad8:	cd 01       	movw	r24, r26
    1ada:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ade:	dc 01       	movw	r26, r24
    1ae0:	cb 01       	movw	r24, r22
    1ae2:	9c 8b       	std	Y+20, r25	; 0x14
    1ae4:	8b 8b       	std	Y+19, r24	; 0x13
    1ae6:	0f c0       	rjmp	.+30     	; 0x1b06 <main+0x7fa>
    1ae8:	89 e1       	ldi	r24, 0x19	; 25
    1aea:	90 e0       	ldi	r25, 0x00	; 0
    1aec:	9a 8b       	std	Y+18, r25	; 0x12
    1aee:	89 8b       	std	Y+17, r24	; 0x11
    1af0:	89 89       	ldd	r24, Y+17	; 0x11
    1af2:	9a 89       	ldd	r25, Y+18	; 0x12
    1af4:	01 97       	sbiw	r24, 0x01	; 1
    1af6:	f1 f7       	brne	.-4      	; 0x1af4 <main+0x7e8>
    1af8:	9a 8b       	std	Y+18, r25	; 0x12
    1afa:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1afc:	8b 89       	ldd	r24, Y+19	; 0x13
    1afe:	9c 89       	ldd	r25, Y+20	; 0x14
    1b00:	01 97       	sbiw	r24, 0x01	; 1
    1b02:	9c 8b       	std	Y+20, r25	; 0x14
    1b04:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b06:	8b 89       	ldd	r24, Y+19	; 0x13
    1b08:	9c 89       	ldd	r25, Y+20	; 0x14
    1b0a:	00 97       	sbiw	r24, 0x00	; 0
    1b0c:	69 f7       	brne	.-38     	; 0x1ae8 <main+0x7dc>
    1b0e:	14 c0       	rjmp	.+40     	; 0x1b38 <main+0x82c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b10:	6d 89       	ldd	r22, Y+21	; 0x15
    1b12:	7e 89       	ldd	r23, Y+22	; 0x16
    1b14:	8f 89       	ldd	r24, Y+23	; 0x17
    1b16:	98 8d       	ldd	r25, Y+24	; 0x18
    1b18:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b1c:	dc 01       	movw	r26, r24
    1b1e:	cb 01       	movw	r24, r22
    1b20:	9c 8b       	std	Y+20, r25	; 0x14
    1b22:	8b 8b       	std	Y+19, r24	; 0x13
    1b24:	8b 89       	ldd	r24, Y+19	; 0x13
    1b26:	9c 89       	ldd	r25, Y+20	; 0x14
    1b28:	98 8b       	std	Y+16, r25	; 0x10
    1b2a:	8f 87       	std	Y+15, r24	; 0x0f
    1b2c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1b2e:	98 89       	ldd	r25, Y+16	; 0x10
    1b30:	01 97       	sbiw	r24, 0x01	; 1
    1b32:	f1 f7       	brne	.-4      	; 0x1b30 <main+0x824>
    1b34:	98 8b       	std	Y+16, r25	; 0x10
    1b36:	8f 87       	std	Y+15, r24	; 0x0f
    1b38:	81 e6       	ldi	r24, 0x61	; 97
    1b3a:	64 e0       	ldi	r22, 0x04	; 4
    1b3c:	0e 94 35 08 	call	0x106a	; 0x106a <clearPin>
    1b40:	05 e3       	ldi	r16, 0x35	; 53
    1b42:	10 e0       	ldi	r17, 0x00	; 0
    1b44:	e5 e3       	ldi	r30, 0x35	; 53
    1b46:	f0 e0       	ldi	r31, 0x00	; 0
    1b48:	80 81       	ld	r24, Z
    1b4a:	0f 2e       	mov	r0, r31
    1b4c:	f0 ef       	ldi	r31, 0xF0	; 240
    1b4e:	ff 2e       	mov	r15, r31
    1b50:	f0 2d       	mov	r31, r0
    1b52:	f8 22       	and	r15, r24
    1b54:	fe 01       	movw	r30, r28
    1b56:	e3 5a       	subi	r30, 0xA3	; 163
    1b58:	ff 4f       	sbci	r31, 0xFF	; 255
    1b5a:	80 81       	ld	r24, Z
    1b5c:	91 81       	ldd	r25, Z+1	; 0x01
    1b5e:	a2 81       	ldd	r26, Z+2	; 0x02
    1b60:	b3 81       	ldd	r27, Z+3	; 0x03
    1b62:	2a e0       	ldi	r18, 0x0A	; 10
    1b64:	30 e0       	ldi	r19, 0x00	; 0
    1b66:	40 e0       	ldi	r20, 0x00	; 0
    1b68:	50 e0       	ldi	r21, 0x00	; 0
    1b6a:	bc 01       	movw	r22, r24
    1b6c:	cd 01       	movw	r24, r26
    1b6e:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <__udivmodsi4>
    1b72:	da 01       	movw	r26, r20
    1b74:	c9 01       	movw	r24, r18
    1b76:	8f 70       	andi	r24, 0x0F	; 15
    1b78:	8f 29       	or	r24, r15
    1b7a:	f8 01       	movw	r30, r16
    1b7c:	80 83       	st	Z, r24
    1b7e:	81 e6       	ldi	r24, 0x61	; 97
    1b80:	65 e0       	ldi	r22, 0x05	; 5
    1b82:	0e 94 9b 07 	call	0xf36	; 0xf36 <setPin>
    1b86:	80 e0       	ldi	r24, 0x00	; 0
    1b88:	90 e0       	ldi	r25, 0x00	; 0
    1b8a:	a0 e4       	ldi	r26, 0x40	; 64
    1b8c:	b0 e4       	ldi	r27, 0x40	; 64
    1b8e:	8b 87       	std	Y+11, r24	; 0x0b
    1b90:	9c 87       	std	Y+12, r25	; 0x0c
    1b92:	ad 87       	std	Y+13, r26	; 0x0d
    1b94:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b96:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b98:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b9a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b9c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b9e:	20 e0       	ldi	r18, 0x00	; 0
    1ba0:	30 e0       	ldi	r19, 0x00	; 0
    1ba2:	4a e7       	ldi	r20, 0x7A	; 122
    1ba4:	53 e4       	ldi	r21, 0x43	; 67
    1ba6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1baa:	dc 01       	movw	r26, r24
    1bac:	cb 01       	movw	r24, r22
    1bae:	8f 83       	std	Y+7, r24	; 0x07
    1bb0:	98 87       	std	Y+8, r25	; 0x08
    1bb2:	a9 87       	std	Y+9, r26	; 0x09
    1bb4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1bb6:	6f 81       	ldd	r22, Y+7	; 0x07
    1bb8:	78 85       	ldd	r23, Y+8	; 0x08
    1bba:	89 85       	ldd	r24, Y+9	; 0x09
    1bbc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bbe:	20 e0       	ldi	r18, 0x00	; 0
    1bc0:	30 e0       	ldi	r19, 0x00	; 0
    1bc2:	40 e8       	ldi	r20, 0x80	; 128
    1bc4:	5f e3       	ldi	r21, 0x3F	; 63
    1bc6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1bca:	88 23       	and	r24, r24
    1bcc:	2c f4       	brge	.+10     	; 0x1bd8 <main+0x8cc>
		__ticks = 1;
    1bce:	81 e0       	ldi	r24, 0x01	; 1
    1bd0:	90 e0       	ldi	r25, 0x00	; 0
    1bd2:	9e 83       	std	Y+6, r25	; 0x06
    1bd4:	8d 83       	std	Y+5, r24	; 0x05
    1bd6:	3f c0       	rjmp	.+126    	; 0x1c56 <main+0x94a>
	else if (__tmp > 65535)
    1bd8:	6f 81       	ldd	r22, Y+7	; 0x07
    1bda:	78 85       	ldd	r23, Y+8	; 0x08
    1bdc:	89 85       	ldd	r24, Y+9	; 0x09
    1bde:	9a 85       	ldd	r25, Y+10	; 0x0a
    1be0:	20 e0       	ldi	r18, 0x00	; 0
    1be2:	3f ef       	ldi	r19, 0xFF	; 255
    1be4:	4f e7       	ldi	r20, 0x7F	; 127
    1be6:	57 e4       	ldi	r21, 0x47	; 71
    1be8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1bec:	18 16       	cp	r1, r24
    1bee:	4c f5       	brge	.+82     	; 0x1c42 <main+0x936>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1bf0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1bf2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1bf4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1bf6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1bf8:	20 e0       	ldi	r18, 0x00	; 0
    1bfa:	30 e0       	ldi	r19, 0x00	; 0
    1bfc:	40 e2       	ldi	r20, 0x20	; 32
    1bfe:	51 e4       	ldi	r21, 0x41	; 65
    1c00:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c04:	dc 01       	movw	r26, r24
    1c06:	cb 01       	movw	r24, r22
    1c08:	bc 01       	movw	r22, r24
    1c0a:	cd 01       	movw	r24, r26
    1c0c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c10:	dc 01       	movw	r26, r24
    1c12:	cb 01       	movw	r24, r22
    1c14:	9e 83       	std	Y+6, r25	; 0x06
    1c16:	8d 83       	std	Y+5, r24	; 0x05
    1c18:	0f c0       	rjmp	.+30     	; 0x1c38 <main+0x92c>
    1c1a:	89 e1       	ldi	r24, 0x19	; 25
    1c1c:	90 e0       	ldi	r25, 0x00	; 0
    1c1e:	9c 83       	std	Y+4, r25	; 0x04
    1c20:	8b 83       	std	Y+3, r24	; 0x03
    1c22:	8b 81       	ldd	r24, Y+3	; 0x03
    1c24:	9c 81       	ldd	r25, Y+4	; 0x04
    1c26:	01 97       	sbiw	r24, 0x01	; 1
    1c28:	f1 f7       	brne	.-4      	; 0x1c26 <main+0x91a>
    1c2a:	9c 83       	std	Y+4, r25	; 0x04
    1c2c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c2e:	8d 81       	ldd	r24, Y+5	; 0x05
    1c30:	9e 81       	ldd	r25, Y+6	; 0x06
    1c32:	01 97       	sbiw	r24, 0x01	; 1
    1c34:	9e 83       	std	Y+6, r25	; 0x06
    1c36:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c38:	8d 81       	ldd	r24, Y+5	; 0x05
    1c3a:	9e 81       	ldd	r25, Y+6	; 0x06
    1c3c:	00 97       	sbiw	r24, 0x00	; 0
    1c3e:	69 f7       	brne	.-38     	; 0x1c1a <main+0x90e>
    1c40:	14 c0       	rjmp	.+40     	; 0x1c6a <main+0x95e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c42:	6f 81       	ldd	r22, Y+7	; 0x07
    1c44:	78 85       	ldd	r23, Y+8	; 0x08
    1c46:	89 85       	ldd	r24, Y+9	; 0x09
    1c48:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c4a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c4e:	dc 01       	movw	r26, r24
    1c50:	cb 01       	movw	r24, r22
    1c52:	9e 83       	std	Y+6, r25	; 0x06
    1c54:	8d 83       	std	Y+5, r24	; 0x05
    1c56:	8d 81       	ldd	r24, Y+5	; 0x05
    1c58:	9e 81       	ldd	r25, Y+6	; 0x06
    1c5a:	9a 83       	std	Y+2, r25	; 0x02
    1c5c:	89 83       	std	Y+1, r24	; 0x01
    1c5e:	89 81       	ldd	r24, Y+1	; 0x01
    1c60:	9a 81       	ldd	r25, Y+2	; 0x02
    1c62:	01 97       	sbiw	r24, 0x01	; 1
    1c64:	f1 f7       	brne	.-4      	; 0x1c62 <main+0x956>
    1c66:	9a 83       	std	Y+2, r25	; 0x02
    1c68:	89 83       	std	Y+1, r24	; 0x01
    1c6a:	81 e6       	ldi	r24, 0x61	; 97
    1c6c:	65 e0       	ldi	r22, 0x05	; 5
    1c6e:	0e 94 35 08 	call	0x106a	; 0x106a <clearPin>
    1c72:	bd cb       	rjmp	.-2182   	; 0x13ee <main+0xe2>

00001c74 <timer1A_CTC_init>:
#include "ATmega32_Reg.h"
//#include <avr/io.h>
#include "timer1.h" /* Include Timer1 header file */

/* Function to initialize Timer1 in CTC mode */
void timer1A_CTC_init(unsigned short compare_value){
    1c74:	df 93       	push	r29
    1c76:	cf 93       	push	r28
    1c78:	00 d0       	rcall	.+0      	; 0x1c7a <timer1A_CTC_init+0x6>
    1c7a:	cd b7       	in	r28, 0x3d	; 61
    1c7c:	de b7       	in	r29, 0x3e	; 62
    1c7e:	9a 83       	std	Y+2, r25	; 0x02
    1c80:	89 83       	std	Y+1, r24	; 0x01
	/*TCNT1 = 0;
	OCR1A = compare_value;*/
    TCNT1_REG.TwoBytes = 0; /* Reset Timer1 counter */
    1c82:	ec e4       	ldi	r30, 0x4C	; 76
    1c84:	f0 e0       	ldi	r31, 0x00	; 0
    1c86:	11 82       	std	Z+1, r1	; 0x01
    1c88:	10 82       	st	Z, r1
    OCR1A_REG.TwoBytes = compare_value; /* Set the value to compare with the counter for a specified interval */
    1c8a:	ea e4       	ldi	r30, 0x4A	; 74
    1c8c:	f0 e0       	ldi	r31, 0x00	; 0
    1c8e:	89 81       	ldd	r24, Y+1	; 0x01
    1c90:	9a 81       	ldd	r25, Y+2	; 0x02
    1c92:	91 83       	std	Z+1, r25	; 0x01
    1c94:	80 83       	st	Z, r24
    //SET_PIN(TIMSK,OCIE1A); /* Enable Timer1 Output Compare A (OCIE1A) interrupt */
    TIMSK_REG.Bits.OCIE1A = 1;
    1c96:	e9 e5       	ldi	r30, 0x59	; 89
    1c98:	f0 e0       	ldi	r31, 0x00	; 0
    1c9a:	80 81       	ld	r24, Z
    1c9c:	80 61       	ori	r24, 0x10	; 16
    1c9e:	80 83       	st	Z, r24
    //SET_PIN(TIFR,OCF1A); /* Clear any pending Timer1 Output Compare A (OCF1A) interrupt flag */
    TIFR_REG.Bits.OCFIA = 1;
    1ca0:	e8 e5       	ldi	r30, 0x58	; 88
    1ca2:	f0 e0       	ldi	r31, 0x00	; 0
    1ca4:	80 81       	ld	r24, Z
    1ca6:	80 61       	ori	r24, 0x10	; 16
    1ca8:	80 83       	st	Z, r24
    //SET_PIN(TCCR1A,FOC1A); /* Set Force Output Compare (FOC) bit for channel A (not relevant in CTC mode) */
    TCCR1A_REG.Bits.FOC1A = 1;
    1caa:	ef e4       	ldi	r30, 0x4F	; 79
    1cac:	f0 e0       	ldi	r31, 0x00	; 0
    1cae:	80 81       	ld	r24, Z
    1cb0:	88 60       	ori	r24, 0x08	; 8
    1cb2:	80 83       	st	Z, r24
    /* Set Waveform Generation Mode to CTC, set pre-scaler to divide clock by 64 */
    //SET_PIN(TCCR1B,CS10);
    //SET_PIN(TCCR1B,CS11);
    //SET_PIN(TCCR1B,WGM12);

    TCCR1B_REG.Bits.CS10 = 1;
    1cb4:	ee e4       	ldi	r30, 0x4E	; 78
    1cb6:	f0 e0       	ldi	r31, 0x00	; 0
    1cb8:	80 81       	ld	r24, Z
    1cba:	81 60       	ori	r24, 0x01	; 1
    1cbc:	80 83       	st	Z, r24
    TCCR1B_REG.Bits.CS11 = 1;
    1cbe:	ee e4       	ldi	r30, 0x4E	; 78
    1cc0:	f0 e0       	ldi	r31, 0x00	; 0
    1cc2:	80 81       	ld	r24, Z
    1cc4:	82 60       	ori	r24, 0x02	; 2
    1cc6:	80 83       	st	Z, r24
    TCCR1B_REG.Bits.WGM12 = 1;
    1cc8:	ee e4       	ldi	r30, 0x4E	; 78
    1cca:	f0 e0       	ldi	r31, 0x00	; 0
    1ccc:	80 81       	ld	r24, Z
    1cce:	88 60       	ori	r24, 0x08	; 8
    1cd0:	80 83       	st	Z, r24
}
    1cd2:	0f 90       	pop	r0
    1cd4:	0f 90       	pop	r0
    1cd6:	cf 91       	pop	r28
    1cd8:	df 91       	pop	r29
    1cda:	08 95       	ret

00001cdc <timer1_clk_stop>:

/* Function to stop Timer1 clock */
void timer1_clk_stop(void){
    1cdc:	df 93       	push	r29
    1cde:	cf 93       	push	r28
    1ce0:	cd b7       	in	r28, 0x3d	; 61
    1ce2:	de b7       	in	r29, 0x3e	; 62
    /* Clear bits for the clock source, effectively stopping the timer */
    //CLEAR_PIN(TCCR1B,CS10);
    //CLEAR_PIN(TCCR1B,CS11);
    //CLEAR_PIN(TCCR1B,CS12);
	TCCR1B_REG.Bits.CS10 = 0;
    1ce4:	ee e4       	ldi	r30, 0x4E	; 78
    1ce6:	f0 e0       	ldi	r31, 0x00	; 0
    1ce8:	80 81       	ld	r24, Z
    1cea:	8e 7f       	andi	r24, 0xFE	; 254
    1cec:	80 83       	st	Z, r24
	TCCR1B_REG.Bits.CS11 = 0;
    1cee:	ee e4       	ldi	r30, 0x4E	; 78
    1cf0:	f0 e0       	ldi	r31, 0x00	; 0
    1cf2:	80 81       	ld	r24, Z
    1cf4:	8d 7f       	andi	r24, 0xFD	; 253
    1cf6:	80 83       	st	Z, r24
	TCCR1B_REG.Bits.CS12 = 0;
    1cf8:	ee e4       	ldi	r30, 0x4E	; 78
    1cfa:	f0 e0       	ldi	r31, 0x00	; 0
    1cfc:	80 81       	ld	r24, Z
    1cfe:	8b 7f       	andi	r24, 0xFB	; 251
    1d00:	80 83       	st	Z, r24
}
    1d02:	cf 91       	pop	r28
    1d04:	df 91       	pop	r29
    1d06:	08 95       	ret

00001d08 <timer1_clk_continue>:

/* Function to continue Timer1 clock */
void timer1_clk_continue(void){
    1d08:	df 93       	push	r29
    1d0a:	cf 93       	push	r28
    1d0c:	cd b7       	in	r28, 0x3d	; 61
    1d0e:	de b7       	in	r29, 0x3e	; 62
    /* Set prescaler bits to start the timer again */
    //SET_PIN(TCCR1B,CS10);
    //SET_PIN(TCCR1B,CS11);
	TCCR1B_REG.Bits.CS10 = 1;
    1d10:	ee e4       	ldi	r30, 0x4E	; 78
    1d12:	f0 e0       	ldi	r31, 0x00	; 0
    1d14:	80 81       	ld	r24, Z
    1d16:	81 60       	ori	r24, 0x01	; 1
    1d18:	80 83       	st	Z, r24
	TCCR1B_REG.Bits.CS11 = 1;
    1d1a:	ee e4       	ldi	r30, 0x4E	; 78
    1d1c:	f0 e0       	ldi	r31, 0x00	; 0
    1d1e:	80 81       	ld	r24, Z
    1d20:	82 60       	ori	r24, 0x02	; 2
    1d22:	80 83       	st	Z, r24
}
    1d24:	cf 91       	pop	r28
    1d26:	df 91       	pop	r29
    1d28:	08 95       	ret

00001d2a <__udivmodsi4>:
    1d2a:	a1 e2       	ldi	r26, 0x21	; 33
    1d2c:	1a 2e       	mov	r1, r26
    1d2e:	aa 1b       	sub	r26, r26
    1d30:	bb 1b       	sub	r27, r27
    1d32:	fd 01       	movw	r30, r26
    1d34:	0d c0       	rjmp	.+26     	; 0x1d50 <__udivmodsi4_ep>

00001d36 <__udivmodsi4_loop>:
    1d36:	aa 1f       	adc	r26, r26
    1d38:	bb 1f       	adc	r27, r27
    1d3a:	ee 1f       	adc	r30, r30
    1d3c:	ff 1f       	adc	r31, r31
    1d3e:	a2 17       	cp	r26, r18
    1d40:	b3 07       	cpc	r27, r19
    1d42:	e4 07       	cpc	r30, r20
    1d44:	f5 07       	cpc	r31, r21
    1d46:	20 f0       	brcs	.+8      	; 0x1d50 <__udivmodsi4_ep>
    1d48:	a2 1b       	sub	r26, r18
    1d4a:	b3 0b       	sbc	r27, r19
    1d4c:	e4 0b       	sbc	r30, r20
    1d4e:	f5 0b       	sbc	r31, r21

00001d50 <__udivmodsi4_ep>:
    1d50:	66 1f       	adc	r22, r22
    1d52:	77 1f       	adc	r23, r23
    1d54:	88 1f       	adc	r24, r24
    1d56:	99 1f       	adc	r25, r25
    1d58:	1a 94       	dec	r1
    1d5a:	69 f7       	brne	.-38     	; 0x1d36 <__udivmodsi4_loop>
    1d5c:	60 95       	com	r22
    1d5e:	70 95       	com	r23
    1d60:	80 95       	com	r24
    1d62:	90 95       	com	r25
    1d64:	9b 01       	movw	r18, r22
    1d66:	ac 01       	movw	r20, r24
    1d68:	bd 01       	movw	r22, r26
    1d6a:	cf 01       	movw	r24, r30
    1d6c:	08 95       	ret

00001d6e <__prologue_saves__>:
    1d6e:	2f 92       	push	r2
    1d70:	3f 92       	push	r3
    1d72:	4f 92       	push	r4
    1d74:	5f 92       	push	r5
    1d76:	6f 92       	push	r6
    1d78:	7f 92       	push	r7
    1d7a:	8f 92       	push	r8
    1d7c:	9f 92       	push	r9
    1d7e:	af 92       	push	r10
    1d80:	bf 92       	push	r11
    1d82:	cf 92       	push	r12
    1d84:	df 92       	push	r13
    1d86:	ef 92       	push	r14
    1d88:	ff 92       	push	r15
    1d8a:	0f 93       	push	r16
    1d8c:	1f 93       	push	r17
    1d8e:	cf 93       	push	r28
    1d90:	df 93       	push	r29
    1d92:	cd b7       	in	r28, 0x3d	; 61
    1d94:	de b7       	in	r29, 0x3e	; 62
    1d96:	ca 1b       	sub	r28, r26
    1d98:	db 0b       	sbc	r29, r27
    1d9a:	0f b6       	in	r0, 0x3f	; 63
    1d9c:	f8 94       	cli
    1d9e:	de bf       	out	0x3e, r29	; 62
    1da0:	0f be       	out	0x3f, r0	; 63
    1da2:	cd bf       	out	0x3d, r28	; 61
    1da4:	09 94       	ijmp

00001da6 <__epilogue_restores__>:
    1da6:	2a 88       	ldd	r2, Y+18	; 0x12
    1da8:	39 88       	ldd	r3, Y+17	; 0x11
    1daa:	48 88       	ldd	r4, Y+16	; 0x10
    1dac:	5f 84       	ldd	r5, Y+15	; 0x0f
    1dae:	6e 84       	ldd	r6, Y+14	; 0x0e
    1db0:	7d 84       	ldd	r7, Y+13	; 0x0d
    1db2:	8c 84       	ldd	r8, Y+12	; 0x0c
    1db4:	9b 84       	ldd	r9, Y+11	; 0x0b
    1db6:	aa 84       	ldd	r10, Y+10	; 0x0a
    1db8:	b9 84       	ldd	r11, Y+9	; 0x09
    1dba:	c8 84       	ldd	r12, Y+8	; 0x08
    1dbc:	df 80       	ldd	r13, Y+7	; 0x07
    1dbe:	ee 80       	ldd	r14, Y+6	; 0x06
    1dc0:	fd 80       	ldd	r15, Y+5	; 0x05
    1dc2:	0c 81       	ldd	r16, Y+4	; 0x04
    1dc4:	1b 81       	ldd	r17, Y+3	; 0x03
    1dc6:	aa 81       	ldd	r26, Y+2	; 0x02
    1dc8:	b9 81       	ldd	r27, Y+1	; 0x01
    1dca:	ce 0f       	add	r28, r30
    1dcc:	d1 1d       	adc	r29, r1
    1dce:	0f b6       	in	r0, 0x3f	; 63
    1dd0:	f8 94       	cli
    1dd2:	de bf       	out	0x3e, r29	; 62
    1dd4:	0f be       	out	0x3f, r0	; 63
    1dd6:	cd bf       	out	0x3d, r28	; 61
    1dd8:	ed 01       	movw	r28, r26
    1dda:	08 95       	ret

00001ddc <_exit>:
    1ddc:	f8 94       	cli

00001dde <__stop_program>:
    1dde:	ff cf       	rjmp	.-2      	; 0x1dde <__stop_program>
