#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5951bb729f80 .scope module, "test" "test" 2 1;
 .timescale 0 0;
L_0x5951bb7ad290 .functor BUFZ 8, v0x5951bb798140_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5951bb7ad330 .functor BUFZ 8, v0x5951bb798710_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5951bb79aec0_0 .var "add_test_failed", 0 0;
v0x5951bb79af80_0 .var "and_test_failed", 0 0;
v0x5951bb79b040_0 .var "clk", 0 0;
v0x5951bb79b0e0_0 .var "inc_test_failed", 0 0;
v0x5951bb79b180_0 .var "mov_test_failed", 0 0;
v0x5951bb79b290_0 .var "not_test_failed", 0 0;
v0x5951bb79b350_0 .var "or_test_failed", 0 0;
v0x5951bb79b410_0 .net "regA_out", 7 0, L_0x5951bb7ad290;  1 drivers
v0x5951bb79b4f0_0 .net "regB_out", 7 0, L_0x5951bb7ad330;  1 drivers
v0x5951bb79b5d0_0 .var "reg_mov_test_failed", 0 0;
v0x5951bb79b690_0 .var "shl_test_failed", 0 0;
v0x5951bb79b750_0 .var "shr_test_failed", 0 0;
v0x5951bb79b810_0 .var "sub_test_failed", 0 0;
v0x5951bb79b8d0_0 .var "xor_test_failed", 0 0;
S_0x5951bb6faa50 .scope module, "Comp" "computer" 2 21, 3 1 0, S_0x5951bb729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
v0x5951bb799470_0 .net "C", 0 0, L_0x5951bb7ad110;  1 drivers
v0x5951bb799530_0 .net "K", 7 0, L_0x5951bb79baa0;  1 drivers
v0x5951bb7995f0_0 .net "LA", 0 0, v0x5951bb792e50_0;  1 drivers
v0x5951bb799690_0 .net "LB", 0 0, v0x5951bb792f10_0;  1 drivers
v0x5951bb799780_0 .net "LP", 0 0, v0x5951bb792fb0_0;  1 drivers
v0x5951bb799870_0 .net "N", 0 0, L_0x5951bb7ad070;  1 drivers
v0x5951bb799960_0 .net "V", 0 0, L_0x5951bb7ad180;  1 drivers
v0x5951bb799a50_0 .net "Z", 0 0, L_0x5951bb7acf30;  1 drivers
v0x5951bb799b40_0 .net "alu_a_bus", 7 0, v0x5951bb796b10_0;  1 drivers
v0x5951bb799c70_0 .net "alu_b_bus", 7 0, v0x5951bb797410_0;  1 drivers
v0x5951bb799d60_0 .net "alu_op", 3 0, v0x5951bb793300_0;  1 drivers
v0x5951bb799e70_0 .net "alu_out_bus", 7 0, L_0x5951bb79cc00;  1 drivers
v0x5951bb799f30_0 .net "clk", 0 0, v0x5951bb79b040_0;  1 drivers
v0x5951bb799fd0_0 .net "dmem_addr", 7 0, v0x5951bb795480_0;  1 drivers
v0x5951bb79a0e0_0 .net "dmem_data_in", 7 0, v0x5951bb795d60_0;  1 drivers
v0x5951bb79a1f0_0 .net "dmem_out", 7 0, L_0x5951bb79c2f0;  1 drivers
v0x5951bb79a340_0 .net "im_out_bus", 14 0, L_0x5951bb6653d0;  1 drivers
v0x5951bb79a400_0 .net "mem_we", 0 0, v0x5951bb7933c0_0;  1 drivers
v0x5951bb79a4a0_0 .net "opcode", 6 0, L_0x5951bb79b990;  1 drivers
v0x5951bb79a540_0 .net "pc_out_bus", 7 0, v0x5951bb7962d0_0;  1 drivers
v0x5951bb79a5e0_0 .net "regA_out_bus", 7 0, v0x5951bb798140_0;  1 drivers
v0x5951bb79a6a0_0 .net "regB_out_bus", 7 0, v0x5951bb798710_0;  1 drivers
v0x5951bb79a760_0 .net "selA", 1 0, v0x5951bb793540_0;  1 drivers
v0x5951bb79a870_0 .net "selB", 1 0, v0x5951bb793620_0;  1 drivers
v0x5951bb79a980_0 .net "selData", 1 0, v0x5951bb793700_0;  1 drivers
v0x5951bb79aa90_0 .net "selMemData", 1 0, v0x5951bb7937e0_0;  1 drivers
v0x5951bb79aba0_0 .net "status_bus", 3 0, L_0x5951bb7ad1f0;  1 drivers
v0x5951bb79acb0_0 .net "wbSel", 0 0, v0x5951bb7939a0_0;  1 drivers
v0x5951bb79ada0_0 .net "wb_data", 7 0, L_0x5951bb79c3b0;  1 drivers
L_0x5951bb79b990 .part L_0x5951bb6653d0, 8, 7;
L_0x5951bb79baa0 .part L_0x5951bb6653d0, 0, 8;
S_0x5951bb71bb20 .scope module, "ALU" "alu" 3 138, 4 1 0, S_0x5951bb6faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "Z";
    .port_info 5 /OUTPUT 1 "N";
    .port_info 6 /OUTPUT 1 "C";
    .port_info 7 /OUTPUT 1 "V";
L_0x5951bb79c7a0 .functor NOT 8, v0x5951bb797410_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5951bb79cc00 .functor BUFZ 8, v0x5951bb792030_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5951bb7ad110 .functor BUFZ 1, v0x5951bb71d940_0, C4<0>, C4<0>, C4<0>;
L_0x5951bb7ad180 .functor BUFZ 1, v0x5951bb791060_0, C4<0>, C4<0>, C4<0>;
v0x5951bb728cd0_0 .net "C", 0 0, L_0x5951bb7ad110;  alias, 1 drivers
v0x5951bb71d940_0 .var "C_r", 0 0;
v0x5951bb71d230_0 .net "N", 0 0, L_0x5951bb7ad070;  alias, 1 drivers
v0x5951bb6f9e10_0 .net "V", 0 0, L_0x5951bb7ad180;  alias, 1 drivers
v0x5951bb791060_0 .var "V_r", 0 0;
v0x5951bb791170_0 .net "Z", 0 0, L_0x5951bb7acf30;  alias, 1 drivers
L_0x72b5befb70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5951bb791230_0 .net/2u *"_ivl_0", 0 0, L_0x72b5befb70f0;  1 drivers
L_0x72b5befb7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5951bb791310_0 .net/2u *"_ivl_10", 0 0, L_0x72b5befb7180;  1 drivers
v0x5951bb7913f0_0 .net *"_ivl_12", 8 0, L_0x5951bb79c8b0;  1 drivers
L_0x72b5befb71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5951bb7914d0_0 .net/2u *"_ivl_14", 0 0, L_0x72b5befb71c8;  1 drivers
v0x5951bb7915b0_0 .net *"_ivl_16", 7 0, L_0x5951bb79c7a0;  1 drivers
v0x5951bb791690_0 .net *"_ivl_18", 8 0, L_0x5951bb79ca70;  1 drivers
v0x5951bb791770_0 .net *"_ivl_2", 8 0, L_0x5951bb79c570;  1 drivers
v0x5951bb791850_0 .net *"_ivl_20", 8 0, L_0x5951bb79cb60;  1 drivers
L_0x72b5befb7210 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x5951bb791930_0 .net/2u *"_ivl_22", 8 0, L_0x72b5befb7210;  1 drivers
L_0x72b5befb7258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5951bb791a10_0 .net/2u *"_ivl_28", 7 0, L_0x72b5befb7258;  1 drivers
L_0x72b5befb7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5951bb791af0_0 .net/2u *"_ivl_4", 0 0, L_0x72b5befb7138;  1 drivers
v0x5951bb791bd0_0 .net *"_ivl_6", 8 0, L_0x5951bb79c610;  1 drivers
v0x5951bb791cb0_0 .net "a", 7 0, v0x5951bb796b10_0;  alias, 1 drivers
v0x5951bb791d90_0 .net "b", 7 0, v0x5951bb797410_0;  alias, 1 drivers
v0x5951bb791e70_0 .net "diff", 8 0, L_0x5951bb7acd60;  1 drivers
v0x5951bb791f50_0 .net "out", 7 0, L_0x5951bb79cc00;  alias, 1 drivers
v0x5951bb792030_0 .var "out_r", 7 0;
v0x5951bb792110_0 .net "s", 3 0, v0x5951bb793300_0;  alias, 1 drivers
v0x5951bb7921f0_0 .net "sum", 8 0, L_0x5951bb79c700;  1 drivers
E_0x5951bb64eff0/0 .event anyedge, v0x5951bb792110_0, v0x5951bb7921f0_0, v0x5951bb791cb0_0, v0x5951bb791d90_0;
E_0x5951bb64eff0/1 .event anyedge, v0x5951bb792030_0, v0x5951bb791e70_0;
E_0x5951bb64eff0 .event/or E_0x5951bb64eff0/0, E_0x5951bb64eff0/1;
L_0x5951bb79c570 .concat [ 8 1 0 0], v0x5951bb796b10_0, L_0x72b5befb70f0;
L_0x5951bb79c610 .concat [ 8 1 0 0], v0x5951bb797410_0, L_0x72b5befb7138;
L_0x5951bb79c700 .arith/sum 9, L_0x5951bb79c570, L_0x5951bb79c610;
L_0x5951bb79c8b0 .concat [ 8 1 0 0], v0x5951bb796b10_0, L_0x72b5befb7180;
L_0x5951bb79ca70 .concat [ 8 1 0 0], L_0x5951bb79c7a0, L_0x72b5befb71c8;
L_0x5951bb79cb60 .arith/sum 9, L_0x5951bb79c8b0, L_0x5951bb79ca70;
L_0x5951bb7acd60 .arith/sum 9, L_0x5951bb79cb60, L_0x72b5befb7210;
L_0x5951bb7acf30 .cmp/eq 8, v0x5951bb792030_0, L_0x72b5befb7258;
L_0x5951bb7ad070 .part v0x5951bb792030_0, 7, 1;
S_0x5951bb7923d0 .scope module, "CU" "control" 3 46, 5 1 0, S_0x5951bb6faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 4 "status";
    .port_info 2 /OUTPUT 1 "LA";
    .port_info 3 /OUTPUT 1 "LB";
    .port_info 4 /OUTPUT 1 "LP";
    .port_info 5 /OUTPUT 1 "mem_we";
    .port_info 6 /OUTPUT 1 "wbSel";
    .port_info 7 /OUTPUT 2 "selA";
    .port_info 8 /OUTPUT 2 "selB";
    .port_info 9 /OUTPUT 2 "selData";
    .port_info 10 /OUTPUT 2 "selMemData";
    .port_info 11 /OUTPUT 4 "alu_op";
P_0x5951bb7925d0 .param/l "ALU_ADD" 1 5 17, C4<0000>;
P_0x5951bb792610 .param/l "ALU_AND" 1 5 19, C4<0010>;
P_0x5951bb792650 .param/l "ALU_CLR" 1 5 25, C4<1010>;
P_0x5951bb792690 .param/l "ALU_INC" 1 5 24, C4<1001>;
P_0x5951bb7926d0 .param/l "ALU_NOT" 1 5 21, C4<0101>;
P_0x5951bb792710 .param/l "ALU_SHL" 1 5 22, C4<0111>;
P_0x5951bb792750 .param/l "ALU_SHR" 1 5 23, C4<1000>;
P_0x5951bb792790 .param/l "ALU_SUB" 1 5 18, C4<0001>;
P_0x5951bb7927d0 .param/l "ALU_XOR" 1 5 20, C4<0100>;
v0x5951bb792d70_0 .net "C", 0 0, L_0x5951bb79c020;  1 drivers
v0x5951bb792e50_0 .var "LA", 0 0;
v0x5951bb792f10_0 .var "LB", 0 0;
v0x5951bb792fb0_0 .var "LP", 0 0;
v0x5951bb793070_0 .net "N", 0 0, L_0x5951bb79bef0;  1 drivers
v0x5951bb793180_0 .net "V", 0 0, L_0x5951bb79c0c0;  1 drivers
v0x5951bb793240_0 .net "Z", 0 0, L_0x5951bb79be50;  1 drivers
v0x5951bb793300_0 .var "alu_op", 3 0;
v0x5951bb7933c0_0 .var "mem_we", 0 0;
v0x5951bb793460_0 .net "opcode", 6 0, L_0x5951bb79b990;  alias, 1 drivers
v0x5951bb793540_0 .var "selA", 1 0;
v0x5951bb793620_0 .var "selB", 1 0;
v0x5951bb793700_0 .var "selData", 1 0;
v0x5951bb7937e0_0 .var "selMemData", 1 0;
v0x5951bb7938c0_0 .net "status", 3 0, L_0x5951bb7ad1f0;  alias, 1 drivers
v0x5951bb7939a0_0 .var "wbSel", 0 0;
E_0x5951bb651480/0 .event anyedge, v0x5951bb793460_0, v0x5951bb793240_0, v0x5951bb793070_0, v0x5951bb792d70_0;
E_0x5951bb651480/1 .event anyedge, v0x5951bb793180_0;
E_0x5951bb651480 .event/or E_0x5951bb651480/0, E_0x5951bb651480/1;
L_0x5951bb79be50 .part L_0x5951bb7ad1f0, 3, 1;
L_0x5951bb79bef0 .part L_0x5951bb7ad1f0, 2, 1;
L_0x5951bb79c020 .part L_0x5951bb7ad1f0, 1, 1;
L_0x5951bb79c0c0 .part L_0x5951bb7ad1f0, 0, 1;
S_0x5951bb793be0 .scope module, "DM" "data_memory" 3 86, 6 1 0, S_0x5951bb6faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "W";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
L_0x5951bb79c2f0 .functor BUFZ 8, L_0x5951bb79c160, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5951bb793d90_0 .net "W", 0 0, v0x5951bb7933c0_0;  alias, 1 drivers
v0x5951bb793e50_0 .net *"_ivl_0", 7 0, L_0x5951bb79c160;  1 drivers
v0x5951bb793f10_0 .net *"_ivl_2", 9 0, L_0x5951bb79c200;  1 drivers
L_0x72b5befb7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5951bb793fd0_0 .net *"_ivl_5", 1 0, L_0x72b5befb7060;  1 drivers
v0x5951bb7940b0_0 .net "address", 7 0, v0x5951bb795480_0;  alias, 1 drivers
v0x5951bb7941e0_0 .net "clk", 0 0, v0x5951bb79b040_0;  alias, 1 drivers
v0x5951bb7942a0_0 .net "data_in", 7 0, v0x5951bb795d60_0;  alias, 1 drivers
v0x5951bb794380_0 .net "data_out", 7 0, L_0x5951bb79c2f0;  alias, 1 drivers
v0x5951bb794460 .array "mem", 255 0, 7 0;
E_0x5951bb722ef0 .event posedge, v0x5951bb7941e0_0;
L_0x5951bb79c160 .array/port v0x5951bb794460, L_0x5951bb79c200;
L_0x5951bb79c200 .concat [ 8 2 0 0], v0x5951bb795480_0, L_0x72b5befb7060;
S_0x5951bb7945c0 .scope module, "IM" "instruction_memory" 3 40, 7 1 0, S_0x5951bb6faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 15 "out";
L_0x5951bb6653d0 .functor BUFZ 15, L_0x5951bb79bbd0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x5951bb794770_0 .net *"_ivl_0", 14 0, L_0x5951bb79bbd0;  1 drivers
v0x5951bb794870_0 .net *"_ivl_2", 9 0, L_0x5951bb79bc90;  1 drivers
L_0x72b5befb7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5951bb794950_0 .net *"_ivl_5", 1 0, L_0x72b5befb7018;  1 drivers
v0x5951bb794a10_0 .net "address", 7 0, v0x5951bb7962d0_0;  alias, 1 drivers
v0x5951bb794af0_0 .var/i "i", 31 0;
v0x5951bb794c20 .array "mem", 255 0, 14 0;
v0x5951bb794ce0_0 .net "out", 14 0, L_0x5951bb6653d0;  alias, 1 drivers
L_0x5951bb79bbd0 .array/port v0x5951bb794c20, L_0x5951bb79bc90;
L_0x5951bb79bc90 .concat [ 8 2 0 0], v0x5951bb7962d0_0, L_0x72b5befb7018;
S_0x5951bb794e20 .scope module, "MUXD" "muxData" 3 67, 8 1 0, S_0x5951bb6faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K";
    .port_info 3 /INPUT 8 "PC";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x5951bb795120_0 .net "A", 7 0, v0x5951bb798140_0;  alias, 1 drivers
v0x5951bb795220_0 .net "B", 7 0, v0x5951bb798710_0;  alias, 1 drivers
v0x5951bb795300_0 .net "K", 7 0, L_0x5951bb79baa0;  alias, 1 drivers
v0x5951bb7953c0_0 .net "PC", 7 0, v0x5951bb7962d0_0;  alias, 1 drivers
v0x5951bb795480_0 .var "out", 7 0;
v0x5951bb795570_0 .net "sel", 1 0, v0x5951bb793700_0;  alias, 1 drivers
E_0x5951bb6dd8e0 .event anyedge, v0x5951bb793700_0, v0x5951bb795220_0, v0x5951bb795120_0, v0x5951bb795300_0;
S_0x5951bb7956e0 .scope module, "MUXMW" "muxMemWrite" 3 77, 9 1 0, S_0x5951bb6faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K";
    .port_info 3 /INPUT 8 "alu_out";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x5951bb7959b0_0 .net "A", 7 0, v0x5951bb798140_0;  alias, 1 drivers
v0x5951bb795ac0_0 .net "B", 7 0, v0x5951bb798710_0;  alias, 1 drivers
v0x5951bb795b90_0 .net "K", 7 0, L_0x5951bb79baa0;  alias, 1 drivers
v0x5951bb795c90_0 .net "alu_out", 7 0, L_0x5951bb79cc00;  alias, 1 drivers
v0x5951bb795d60_0 .var "out", 7 0;
v0x5951bb795e50_0 .net "sel", 1 0, v0x5951bb7937e0_0;  alias, 1 drivers
E_0x5951bb778cb0/0 .event anyedge, v0x5951bb7937e0_0, v0x5951bb795220_0, v0x5951bb795120_0, v0x5951bb795300_0;
E_0x5951bb778cb0/1 .event anyedge, v0x5951bb791f50_0;
E_0x5951bb778cb0 .event/or E_0x5951bb778cb0/0, E_0x5951bb778cb0/1;
S_0x5951bb795fe0 .scope module, "PC" "pc" 3 35, 10 1 0, S_0x5951bb6faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "pc";
v0x5951bb7961e0_0 .net "clk", 0 0, v0x5951bb79b040_0;  alias, 1 drivers
v0x5951bb7962d0_0 .var "pc", 7 0;
S_0x5951bb796420 .scope module, "muxA" "muxA" 3 119, 11 1 0, S_0x5951bb6faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K_unused";
    .port_info 3 /INPUT 8 "mem_data";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x5951bb796750_0 .net "A", 7 0, v0x5951bb798140_0;  alias, 1 drivers
v0x5951bb796880_0 .net "B", 7 0, v0x5951bb798710_0;  alias, 1 drivers
L_0x72b5befb70a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5951bb796990_0 .net "K_unused", 7 0, L_0x72b5befb70a8;  1 drivers
v0x5951bb796a50_0 .net "mem_data", 7 0, L_0x5951bb79c2f0;  alias, 1 drivers
v0x5951bb796b10_0 .var "out", 7 0;
v0x5951bb796c00_0 .net "sel", 1 0, v0x5951bb793540_0;  alias, 1 drivers
E_0x5951bb7966e0 .event anyedge, v0x5951bb793540_0, v0x5951bb795120_0, v0x5951bb795220_0, v0x5951bb794380_0;
S_0x5951bb796d80 .scope module, "muxB" "muxB" 3 128, 12 1 0, S_0x5951bb6faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K";
    .port_info 3 /INPUT 8 "mem_data";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x5951bb797090_0 .net "A", 7 0, v0x5951bb798140_0;  alias, 1 drivers
v0x5951bb797170_0 .net "B", 7 0, v0x5951bb798710_0;  alias, 1 drivers
v0x5951bb797230_0 .net "K", 7 0, L_0x5951bb79baa0;  alias, 1 drivers
v0x5951bb797300_0 .net "mem_data", 7 0, L_0x5951bb79c2f0;  alias, 1 drivers
v0x5951bb797410_0 .var "out", 7 0;
v0x5951bb797520_0 .net "sel", 1 0, v0x5951bb793620_0;  alias, 1 drivers
E_0x5951bb797000/0 .event anyedge, v0x5951bb793620_0, v0x5951bb795220_0, v0x5951bb795120_0, v0x5951bb795300_0;
E_0x5951bb797000/1 .event anyedge, v0x5951bb794380_0;
E_0x5951bb797000 .event/or E_0x5951bb797000/0, E_0x5951bb797000/1;
S_0x5951bb7976a0 .scope module, "muxWB" "muxWB" 3 96, 13 1 0, S_0x5951bb6faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "alu_out";
    .port_info 1 /INPUT 8 "mem_out";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x5951bb797880_0 .net "alu_out", 7 0, L_0x5951bb79cc00;  alias, 1 drivers
v0x5951bb7979b0_0 .net "mem_out", 7 0, L_0x5951bb79c2f0;  alias, 1 drivers
v0x5951bb797a70_0 .net "out", 7 0, L_0x5951bb79c3b0;  alias, 1 drivers
v0x5951bb797b30_0 .net "sel", 0 0, v0x5951bb7939a0_0;  alias, 1 drivers
L_0x5951bb79c3b0 .functor MUXZ 8, L_0x5951bb79cc00, L_0x5951bb79c2f0, v0x5951bb7939a0_0, C4<>;
S_0x5951bb797c90 .scope module, "regA" "register" 3 104, 14 1 0, S_0x5951bb6faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x5951bb797e70_0 .net "clk", 0 0, v0x5951bb79b040_0;  alias, 1 drivers
v0x5951bb797f80_0 .net "data", 7 0, L_0x5951bb79c3b0;  alias, 1 drivers
v0x5951bb798040_0 .net "load", 0 0, v0x5951bb792e50_0;  alias, 1 drivers
v0x5951bb798140_0 .var "out", 7 0;
S_0x5951bb7982e0 .scope module, "regB" "register" 3 111, 14 1 0, S_0x5951bb6faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x5951bb798470_0 .net "clk", 0 0, v0x5951bb79b040_0;  alias, 1 drivers
v0x5951bb798530_0 .net "data", 7 0, L_0x5951bb79c3b0;  alias, 1 drivers
v0x5951bb798640_0 .net "load", 0 0, v0x5951bb792f10_0;  alias, 1 drivers
v0x5951bb798710_0 .var "out", 7 0;
S_0x5951bb7988d0 .scope module, "status_reg" "status" 3 147, 15 1 0, S_0x5951bb6faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Z_in";
    .port_info 2 /INPUT 1 "N_in";
    .port_info 3 /INPUT 1 "V_in";
    .port_info 4 /INPUT 1 "C_in";
    .port_info 5 /OUTPUT 4 "status_out";
v0x5951bb798b00_0 .var "C", 0 0;
v0x5951bb798be0_0 .net "C_in", 0 0, L_0x5951bb7ad110;  alias, 1 drivers
v0x5951bb798ca0_0 .var "N", 0 0;
v0x5951bb798d70_0 .net "N_in", 0 0, L_0x5951bb7ad070;  alias, 1 drivers
v0x5951bb798e40_0 .var "V", 0 0;
v0x5951bb798f30_0 .net "V_in", 0 0, L_0x5951bb7ad180;  alias, 1 drivers
v0x5951bb798fd0_0 .var "Z", 0 0;
v0x5951bb799070_0 .net "Z_in", 0 0, L_0x5951bb7acf30;  alias, 1 drivers
v0x5951bb799140_0 .net "clk", 0 0, v0x5951bb79b040_0;  alias, 1 drivers
v0x5951bb799300_0 .net "status_out", 3 0, L_0x5951bb7ad1f0;  alias, 1 drivers
L_0x5951bb7ad1f0 .concat [ 1 1 1 1], v0x5951bb798e40_0, v0x5951bb798b00_0, v0x5951bb798ca0_0, v0x5951bb798fd0_0;
    .scope S_0x5951bb795fe0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5951bb7962d0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x5951bb795fe0;
T_1 ;
    %wait E_0x5951bb722ef0;
    %load/vec4 v0x5951bb7962d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5951bb7962d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5951bb7945c0;
T_2 ;
    %vpi_call 7 8 "$readmemb", "im.dat", v0x5951bb794c20 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5951bb7945c0;
T_3 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5951bb794af0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5951bb794af0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v0x5951bb794af0_0;
    %load/vec4a v0x5951bb794c20, 4;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_3.2, 6;
    %pushi/vec4 0, 0, 15;
    %ix/getv/s 4, v0x5951bb794af0_0;
    %store/vec4a v0x5951bb794c20, 4, 0;
T_3.2 ;
    %load/vec4 v0x5951bb794af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5951bb794af0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x5951bb7923d0;
T_4 ;
    %wait E_0x5951bb651480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb792fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb7937e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %load/vec4 v0x5951bb793460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 7;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 7;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 7;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 7;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 7;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 7;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 7;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 7;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 7;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 7;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 7;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 7;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 7;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 7;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 7;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 7;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 7;
    %cmp/u;
    %jmp/1 T_4.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 7;
    %cmp/u;
    %jmp/1 T_4.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 7;
    %cmp/u;
    %jmp/1 T_4.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 7;
    %cmp/u;
    %jmp/1 T_4.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 7;
    %cmp/u;
    %jmp/1 T_4.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 7;
    %cmp/u;
    %jmp/1 T_4.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 7;
    %cmp/u;
    %jmp/1 T_4.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 7;
    %cmp/u;
    %jmp/1 T_4.63, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 7;
    %cmp/u;
    %jmp/1 T_4.64, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 7;
    %cmp/u;
    %jmp/1 T_4.65, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_4.66, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_4.67, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 7;
    %cmp/u;
    %jmp/1 T_4.68, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 7;
    %cmp/u;
    %jmp/1 T_4.69, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 7;
    %cmp/u;
    %jmp/1 T_4.70, 6;
    %dup/vec4;
    %pushi/vec4 71, 0, 7;
    %cmp/u;
    %jmp/1 T_4.71, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_4.72, 6;
    %dup/vec4;
    %pushi/vec4 73, 0, 7;
    %cmp/u;
    %jmp/1 T_4.73, 6;
    %dup/vec4;
    %pushi/vec4 74, 0, 7;
    %cmp/u;
    %jmp/1 T_4.74, 6;
    %dup/vec4;
    %pushi/vec4 75, 0, 7;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_4.77, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_4.78, 6;
    %dup/vec4;
    %pushi/vec4 79, 0, 7;
    %cmp/u;
    %jmp/1 T_4.79, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 7;
    %cmp/u;
    %jmp/1 T_4.80, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 7;
    %cmp/u;
    %jmp/1 T_4.81, 6;
    %dup/vec4;
    %pushi/vec4 82, 0, 7;
    %cmp/u;
    %jmp/1 T_4.82, 6;
    %dup/vec4;
    %pushi/vec4 83, 0, 7;
    %cmp/u;
    %jmp/1 T_4.83, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 7;
    %cmp/u;
    %jmp/1 T_4.84, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 7;
    %cmp/u;
    %jmp/1 T_4.85, 6;
    %dup/vec4;
    %pushi/vec4 86, 0, 7;
    %cmp/u;
    %jmp/1 T_4.86, 6;
    %dup/vec4;
    %pushi/vec4 87, 0, 7;
    %cmp/u;
    %jmp/1 T_4.87, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 7;
    %cmp/u;
    %jmp/1 T_4.88, 6;
    %dup/vec4;
    %pushi/vec4 89, 0, 7;
    %cmp/u;
    %jmp/1 T_4.89, 6;
    %dup/vec4;
    %pushi/vec4 90, 0, 7;
    %cmp/u;
    %jmp/1 T_4.90, 6;
    %dup/vec4;
    %pushi/vec4 91, 0, 7;
    %cmp/u;
    %jmp/1 T_4.91, 6;
    %jmp T_4.93;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %jmp T_4.93;
T_4.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %jmp T_4.93;
T_4.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb7937e0_0, 0, 2;
    %jmp T_4.93;
T_4.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb7937e0_0, 0, 2;
    %jmp T_4.93;
T_4.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %jmp T_4.93;
T_4.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %jmp T_4.93;
T_4.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb7937e0_0, 0, 2;
    %jmp T_4.93;
T_4.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.58 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb7939a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.73 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.74 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.75 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.76 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb7933c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.77 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.78 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.79 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.80 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.81 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.82 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793540_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5951bb793620_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5951bb793700_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5951bb793300_0, 0, 4;
    %jmp T_4.93;
T_4.83 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792fb0_0, 0, 1;
    %jmp T_4.93;
T_4.84 ;
    %load/vec4 v0x5951bb793240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.94, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792fb0_0, 0, 1;
T_4.94 ;
    %jmp T_4.93;
T_4.85 ;
    %load/vec4 v0x5951bb793240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.96, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792fb0_0, 0, 1;
T_4.96 ;
    %jmp T_4.93;
T_4.86 ;
    %load/vec4 v0x5951bb793070_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.100, 9;
    %load/vec4 v0x5951bb793240_0;
    %nor/r;
    %and;
T_4.100;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.98, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792fb0_0, 0, 1;
T_4.98 ;
    %jmp T_4.93;
T_4.87 ;
    %load/vec4 v0x5951bb793070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792fb0_0, 0, 1;
T_4.101 ;
    %jmp T_4.93;
T_4.88 ;
    %load/vec4 v0x5951bb793070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.103, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792fb0_0, 0, 1;
T_4.103 ;
    %jmp T_4.93;
T_4.89 ;
    %load/vec4 v0x5951bb793070_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.107, 8;
    %load/vec4 v0x5951bb793240_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.107;
    %jmp/0xz  T_4.105, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792fb0_0, 0, 1;
T_4.105 ;
    %jmp T_4.93;
T_4.90 ;
    %load/vec4 v0x5951bb792d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.108, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792fb0_0, 0, 1;
T_4.108 ;
    %jmp T_4.93;
T_4.91 ;
    %load/vec4 v0x5951bb793180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.110, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb792fb0_0, 0, 1;
T_4.110 ;
    %jmp T_4.93;
T_4.93 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5951bb794e20;
T_5 ;
    %wait E_0x5951bb6dd8e0;
    %load/vec4 v0x5951bb795570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x5951bb795220_0;
    %store/vec4 v0x5951bb795480_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x5951bb795120_0;
    %store/vec4 v0x5951bb795480_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5951bb795300_0;
    %store/vec4 v0x5951bb795480_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5951bb795480_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5951bb7956e0;
T_6 ;
    %wait E_0x5951bb778cb0;
    %load/vec4 v0x5951bb795e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x5951bb795ac0_0;
    %store/vec4 v0x5951bb795d60_0, 0, 8;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x5951bb7959b0_0;
    %store/vec4 v0x5951bb795d60_0, 0, 8;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x5951bb795b90_0;
    %store/vec4 v0x5951bb795d60_0, 0, 8;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x5951bb795c90_0;
    %store/vec4 v0x5951bb795d60_0, 0, 8;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5951bb793be0;
T_7 ;
    %wait E_0x5951bb722ef0;
    %load/vec4 v0x5951bb793d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5951bb7942a0_0;
    %load/vec4 v0x5951bb7940b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5951bb794460, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5951bb793be0;
T_8 ;
    %vpi_call 6 19 "$readmemb", "mem.dat", v0x5951bb794460 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5951bb797c90;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5951bb798140_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x5951bb797c90;
T_10 ;
    %wait E_0x5951bb722ef0;
    %load/vec4 v0x5951bb798040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5951bb797f80_0;
    %assign/vec4 v0x5951bb798140_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5951bb7982e0;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5951bb798710_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x5951bb7982e0;
T_12 ;
    %wait E_0x5951bb722ef0;
    %load/vec4 v0x5951bb798640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5951bb798530_0;
    %assign/vec4 v0x5951bb798710_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5951bb796420;
T_13 ;
    %wait E_0x5951bb7966e0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5951bb796b10_0, 0, 8;
    %load/vec4 v0x5951bb796c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5951bb796b10_0, 0, 8;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0x5951bb796750_0;
    %store/vec4 v0x5951bb796b10_0, 0, 8;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x5951bb796880_0;
    %store/vec4 v0x5951bb796b10_0, 0, 8;
    %jmp T_13.5;
T_13.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5951bb796b10_0, 0, 8;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x5951bb796a50_0;
    %store/vec4 v0x5951bb796b10_0, 0, 8;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5951bb796d80;
T_14 ;
    %wait E_0x5951bb797000;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5951bb797410_0, 0, 8;
    %load/vec4 v0x5951bb797520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5951bb797410_0, 0, 8;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x5951bb797170_0;
    %store/vec4 v0x5951bb797410_0, 0, 8;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x5951bb797090_0;
    %store/vec4 v0x5951bb797410_0, 0, 8;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x5951bb797230_0;
    %store/vec4 v0x5951bb797410_0, 0, 8;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x5951bb797300_0;
    %store/vec4 v0x5951bb797410_0, 0, 8;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5951bb71bb20;
T_15 ;
    %wait E_0x5951bb64eff0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5951bb792030_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb71d940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb791060_0, 0, 1;
    %load/vec4 v0x5951bb792110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.11;
T_15.0 ;
    %load/vec4 v0x5951bb7921f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5951bb792030_0, 0, 8;
    %load/vec4 v0x5951bb7921f0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5951bb71d940_0, 0, 1;
    %load/vec4 v0x5951bb791cb0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5951bb791d90_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_15.12, 4;
    %load/vec4 v0x5951bb792030_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5951bb791cb0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.12;
    %store/vec4 v0x5951bb791060_0, 0, 1;
    %jmp T_15.11;
T_15.1 ;
    %load/vec4 v0x5951bb791e70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5951bb792030_0, 0, 8;
    %load/vec4 v0x5951bb791e70_0;
    %parti/s 1, 8, 5;
    %inv;
    %store/vec4 v0x5951bb71d940_0, 0, 1;
    %load/vec4 v0x5951bb791cb0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5951bb791d90_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_15.13, 4;
    %load/vec4 v0x5951bb792030_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5951bb791cb0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.13;
    %store/vec4 v0x5951bb791060_0, 0, 1;
    %jmp T_15.11;
T_15.2 ;
    %load/vec4 v0x5951bb791cb0_0;
    %load/vec4 v0x5951bb791d90_0;
    %and;
    %store/vec4 v0x5951bb792030_0, 0, 8;
    %jmp T_15.11;
T_15.3 ;
    %load/vec4 v0x5951bb791cb0_0;
    %load/vec4 v0x5951bb791d90_0;
    %or;
    %store/vec4 v0x5951bb792030_0, 0, 8;
    %jmp T_15.11;
T_15.4 ;
    %load/vec4 v0x5951bb791cb0_0;
    %load/vec4 v0x5951bb791d90_0;
    %xor;
    %store/vec4 v0x5951bb792030_0, 0, 8;
    %jmp T_15.11;
T_15.5 ;
    %load/vec4 v0x5951bb791cb0_0;
    %inv;
    %store/vec4 v0x5951bb792030_0, 0, 8;
    %jmp T_15.11;
T_15.6 ;
    %load/vec4 v0x5951bb791d90_0;
    %inv;
    %store/vec4 v0x5951bb792030_0, 0, 8;
    %jmp T_15.11;
T_15.7 ;
    %load/vec4 v0x5951bb791cb0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5951bb792030_0, 0, 8;
    %load/vec4 v0x5951bb791cb0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x5951bb71d940_0, 0, 1;
    %jmp T_15.11;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5951bb791cb0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5951bb792030_0, 0, 8;
    %load/vec4 v0x5951bb791cb0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5951bb71d940_0, 0, 1;
    %jmp T_15.11;
T_15.9 ;
    %load/vec4 v0x5951bb791cb0_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v0x5951bb792030_0, 0, 8;
    %store/vec4 v0x5951bb71d940_0, 0, 1;
    %load/vec4 v0x5951bb791cb0_0;
    %pushi/vec4 127, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5951bb791060_0, 0, 1;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5951bb7988d0;
T_16 ;
    %wait E_0x5951bb722ef0;
    %load/vec4 v0x5951bb799070_0;
    %assign/vec4 v0x5951bb798fd0_0, 0;
    %load/vec4 v0x5951bb798d70_0;
    %assign/vec4 v0x5951bb798ca0_0, 0;
    %load/vec4 v0x5951bb798f30_0;
    %assign/vec4 v0x5951bb798e40_0, 0;
    %load/vec4 v0x5951bb798be0_0;
    %assign/vec4 v0x5951bb798b00_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5951bb729f80;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb79b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb79b180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb79b5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb79aec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb79b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb79af80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb79b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb79b290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb79b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb79b690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb79b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5951bb79b0e0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x5951bb729f80;
T_18 ;
    %vpi_call 2 33 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5951bb729f80 {0 0 0};
    %vpi_call 2 35 "$readmemb", "im.dat", v0x5951bb794c20 {0 0 0};
    %vpi_call 2 38 "$display", "\012----- STARTING TEST 0: MOV A,Lit & MOV B,Lit -----" {0 0 0};
    %delay 3, 0;
    %vpi_call 2 41 "$display", "CHECK @ t=%0t: After MOV A, 42 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_18.0, 6;
    %vpi_call 2 43 "$error", "FAIL: regA expected 42, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b180_0, 0, 1;
T_18.0 ;
    %delay 2, 0;
    %vpi_call 2 48 "$display", "CHECK @ t=%0t: After MOV B, 123 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_18.2, 6;
    %vpi_call 2 50 "$error", "FAIL: regB expected 123, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b180_0, 0, 1;
T_18.2 ;
    %load/vec4 v0x5951bb79b180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %vpi_call 2 55 "$display", ">>>>> MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.5;
T_18.4 ;
    %vpi_call 2 57 "$display", ">>>>> MOV TEST FAILED! <<<<< " {0 0 0};
T_18.5 ;
    %vpi_call 2 61 "$display", "\012----- STARTING TEST 1: MOV A,B & MOV B,A -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 64 "$display", "CHECK @ t=%0t: After MOV B, 85 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_18.6, 6;
    %vpi_call 2 66 "$error", "FAIL: regB expected 85, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b5d0_0, 0, 1;
T_18.6 ;
    %delay 2, 0;
    %vpi_call 2 71 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_18.8, 6;
    %vpi_call 2 73 "$error", "FAIL: regA expected 170, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b5d0_0, 0, 1;
T_18.8 ;
    %delay 2, 0;
    %vpi_call 2 78 "$display", "CHECK @ t=%0t: After MOV A, B -> regA = %d, regB = %d", $time, v0x5951bb79b410_0, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_18.10, 6;
    %vpi_call 2 80 "$error", "FAIL: regA expected 85 (value from B), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b5d0_0, 0, 1;
T_18.10 ;
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_18.12, 6;
    %vpi_call 2 84 "$error", "FAIL: Source regB should not change. Expected 85, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b5d0_0, 0, 1;
T_18.12 ;
    %delay 2, 0;
    %vpi_call 2 89 "$display", "CHECK @ t=%0t: After MOV A, 99 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_18.14, 6;
    %vpi_call 2 91 "$error", "FAIL: regA expected 99, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b5d0_0, 0, 1;
T_18.14 ;
    %delay 2, 0;
    %vpi_call 2 96 "$display", "CHECK @ t=%0t: After MOV B, A -> regA = %d, regB = %d", $time, v0x5951bb79b410_0, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_18.16, 6;
    %vpi_call 2 98 "$error", "FAIL: regB expected 99 (value from A), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b5d0_0, 0, 1;
T_18.16 ;
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_18.18, 6;
    %vpi_call 2 102 "$error", "FAIL: Source regA should not change. Expected 99, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b5d0_0, 0, 1;
T_18.18 ;
    %load/vec4 v0x5951bb79b5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %vpi_call 2 107 "$display", ">>>>> REGISTER MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.21;
T_18.20 ;
    %vpi_call 2 109 "$display", ">>>>> REGISTER MOV TEST FAILED! <<<<< " {0 0 0};
T_18.21 ;
    %vpi_call 2 113 "$display", "\012----- STARTING TEST 2: ADD Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 116 "$display", "CHECK @ t=%0t: After MOV A, 2 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 2, 0, 8;
    %jmp/0xz  T_18.22, 6;
    %vpi_call 2 118 "$error", "FAIL: regA expected 2, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79aec0_0, 0, 1;
T_18.22 ;
    %delay 2, 0;
    %vpi_call 2 123 "$display", "CHECK @ t=%0t: After MOV B, 3 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 3, 0, 8;
    %jmp/0xz  T_18.24, 6;
    %vpi_call 2 125 "$error", "FAIL: regB expected 3, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79aec0_0, 0, 1;
T_18.24 ;
    %delay 2, 0;
    %vpi_call 2 130 "$display", "CHECK @ t=%0t: After ADD A, B -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_18.26, 6;
    %vpi_call 2 132 "$error", "FAIL: regA expected 5 (2+3), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79aec0_0, 0, 1;
T_18.26 ;
    %delay 2, 0;
    %vpi_call 2 137 "$display", "CHECK @ t=%0t: After ADD A, 10 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_18.28, 6;
    %vpi_call 2 139 "$error", "FAIL: regA expected 15 (5+10), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79aec0_0, 0, 1;
T_18.28 ;
    %delay 2, 0;
    %vpi_call 2 144 "$display", "CHECK @ t=%0t: After ADD B, 20 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 23, 0, 8;
    %jmp/0xz  T_18.30, 6;
    %vpi_call 2 146 "$error", "FAIL: regB expected 23 (3+20), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79aec0_0, 0, 1;
T_18.30 ;
    %load/vec4 v0x5951bb79aec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.32, 8;
    %vpi_call 2 151 "$display", ">>>>> ALL ADD TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_18.33;
T_18.32 ;
    %vpi_call 2 153 "$display", ">>>>> ADD TEST FAILED! <<<<< " {0 0 0};
T_18.33 ;
    %vpi_call 2 157 "$display", "\012----- STARTING TEST 3: All SUB Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 160 "$display", "CHECK @ t=%0t: After MOV A, 20 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 20, 0, 8;
    %jmp/0xz  T_18.34, 6;
    %vpi_call 2 162 "$error", "FAIL: regA expected 20, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b810_0, 0, 1;
T_18.34 ;
    %delay 2, 0;
    %vpi_call 2 167 "$display", "CHECK @ t=%0t: After MOV B, 5 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_18.36, 6;
    %vpi_call 2 169 "$error", "FAIL: regB expected 5, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b810_0, 0, 1;
T_18.36 ;
    %delay 2, 0;
    %vpi_call 2 174 "$display", "CHECK @ t=%0t: After SUB A, B -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_18.38, 6;
    %vpi_call 2 176 "$error", "FAIL: regA expected 15 (20-5), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b810_0, 0, 1;
T_18.38 ;
    %delay 2, 0;
    %vpi_call 2 181 "$display", "CHECK @ t=%0t: After SUB B, A -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_18.40, 6;
    %vpi_call 2 183 "$error", "FAIL: regB expected 10 (15-5), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b810_0, 0, 1;
T_18.40 ;
    %delay 2, 0;
    %vpi_call 2 188 "$display", "CHECK @ t=%0t: After SUB A, 7 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 8, 0, 8;
    %jmp/0xz  T_18.42, 6;
    %vpi_call 2 190 "$error", "FAIL: regA expected 8 (15-7), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b810_0, 0, 1;
T_18.42 ;
    %delay 2, 0;
    %vpi_call 2 195 "$display", "CHECK @ t=%0t: After SUB B, 10 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_18.44, 6;
    %vpi_call 2 197 "$error", "FAIL: regB expected0 (10-10 = 0), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b810_0, 0, 1;
T_18.44 ;
    %load/vec4 v0x5951bb79b810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.46, 8;
    %vpi_call 2 202 "$display", ">>>>> ALL SUB TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_18.47;
T_18.46 ;
    %vpi_call 2 204 "$display", ">>>>> SUB TEST FAILED! <<<<< " {0 0 0};
T_18.47 ;
    %vpi_call 2 208 "$display", "\012----- STARTING TEST 4: All AND Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 211 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_18.48, 6;
    %vpi_call 2 213 "$error", "FAIL: regA expected 202, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79af80_0, 0, 1;
T_18.48 ;
    %delay 2, 0;
    %vpi_call 2 218 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_18.50, 6;
    %vpi_call 2 220 "$error", "FAIL: regB expected 174, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79af80_0, 0, 1;
T_18.50 ;
    %delay 2, 0;
    %vpi_call 2 225 "$display", "CHECK @ t=%0t: After AND A, B -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_18.52, 6;
    %vpi_call 2 227 "$error", "FAIL: regA expected 138 (202 & 174), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79af80_0, 0, 1;
T_18.52 ;
    %delay 2, 0;
    %vpi_call 2 232 "$display", "CHECK @ t=%0t: After AND B, A -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 138, 0, 8;
    %jmp/0xz  T_18.54, 6;
    %vpi_call 2 234 "$error", "FAIL: regB expected 138 (174 & 138), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79af80_0, 0, 1;
T_18.54 ;
    %delay 2, 0;
    %vpi_call 2 239 "$display", "CHECK @ t=%0t: After MOV A, 240 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_18.56, 6;
    %vpi_call 2 241 "$error", "FAIL: regA expected 240, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79af80_0, 0, 1;
T_18.56 ;
    %delay 2, 0;
    %vpi_call 2 246 "$display", "CHECK @ t=%0t: After AND A, 85 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 80, 0, 8;
    %jmp/0xz  T_18.58, 6;
    %vpi_call 2 248 "$error", "FAIL: regA expected 80 (240 & 85), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79af80_0, 0, 1;
T_18.58 ;
    %delay 2, 0;
    %vpi_call 2 253 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_18.60, 6;
    %vpi_call 2 255 "$error", "FAIL: regB expected 204, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79af80_0, 0, 1;
T_18.60 ;
    %delay 2, 0;
    %vpi_call 2 260 "$display", "CHECK @ t=%0t: After AND B, 170 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 136, 0, 8;
    %jmp/0xz  T_18.62, 6;
    %vpi_call 2 262 "$error", "FAIL: regB expected 136 (204 & 170), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79af80_0, 0, 1;
T_18.62 ;
    %load/vec4 v0x5951bb79af80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.64, 8;
    %vpi_call 2 267 "$display", ">>>>> ALL AND TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_18.65;
T_18.64 ;
    %vpi_call 2 269 "$display", ">>>>> AND TEST FAILED! <<<<< " {0 0 0};
T_18.65 ;
    %vpi_call 2 273 "$display", "\012----- STARTING TEST 5: All OR Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 276 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_18.66, 6;
    %vpi_call 2 278 "$error", "FAIL: regA expected 202, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b350_0, 0, 1;
T_18.66 ;
    %delay 2, 0;
    %vpi_call 2 283 "$display", "CHECK @ t=%0t: After MOV B, 174 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 174, 0, 8;
    %jmp/0xz  T_18.68, 6;
    %vpi_call 2 285 "$error", "FAIL: regB expected 174, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b350_0, 0, 1;
T_18.68 ;
    %delay 2, 0;
    %vpi_call 2 290 "$display", "CHECK @ t=%0t: After OR A, B -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_18.70, 6;
    %vpi_call 2 292 "$error", "FAIL: regA expected 238 (202 | 174), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b350_0, 0, 1;
T_18.70 ;
    %delay 2, 0;
    %vpi_call 2 297 "$display", "CHECK @ t=%0t: After OR B, A -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 238, 0, 8;
    %jmp/0xz  T_18.72, 6;
    %vpi_call 2 299 "$error", "FAIL: regB expected 238 (174 | 238), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b350_0, 0, 1;
T_18.72 ;
    %delay 2, 0;
    %vpi_call 2 304 "$display", "CHECK @ t=%0t: After MOV A, 51 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_18.74, 6;
    %vpi_call 2 306 "$error", "FAIL: regA expected 51, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b350_0, 0, 1;
T_18.74 ;
    %delay 2, 0;
    %vpi_call 2 311 "$display", "CHECK @ t=%0t: After OR A, 240 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 243, 0, 8;
    %jmp/0xz  T_18.76, 6;
    %vpi_call 2 313 "$error", "FAIL: regA expected 243 (51 | 240), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b350_0, 0, 1;
T_18.76 ;
    %delay 2, 0;
    %vpi_call 2 318 "$display", "CHECK @ t=%0t: After MOV B, 165 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_18.78, 6;
    %vpi_call 2 320 "$error", "FAIL: regB expected 165, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b350_0, 0, 1;
T_18.78 ;
    %delay 2, 0;
    %vpi_call 2 325 "$display", "CHECK @ t=%0t: After OR B, 90 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_18.80, 6;
    %vpi_call 2 327 "$error", "FAIL: regB expected 255 (165 | 90), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b350_0, 0, 1;
T_18.80 ;
    %load/vec4 v0x5951bb79b350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.82, 8;
    %vpi_call 2 332 "$display", ">>>>> ALL OR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_18.83;
T_18.82 ;
    %vpi_call 2 334 "$display", ">>>>> OR TEST FAILED! <<<<< " {0 0 0};
T_18.83 ;
    %vpi_call 2 338 "$display", "\012----- STARTING TEST 6: All NOT Instructions -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 341 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_18.84, 6;
    %vpi_call 2 343 "$error", "FAIL: regA expected 170, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b290_0, 0, 1;
T_18.84 ;
    %delay 2, 0;
    %vpi_call 2 348 "$display", "CHECK @ t=%0t: After NOT A, A -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_18.86, 6;
    %vpi_call 2 350 "$error", "FAIL: regA expected 85 (~170), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b290_0, 0, 1;
T_18.86 ;
    %delay 2, 0;
    %vpi_call 2 355 "$display", "CHECK @ t=%0t: After MOV B, 204 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_18.88, 6;
    %vpi_call 2 357 "$error", "FAIL: regB expected 204, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b290_0, 0, 1;
T_18.88 ;
    %delay 2, 0;
    %vpi_call 2 362 "$display", "CHECK @ t=%0t: After NOT B, B -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_18.90, 6;
    %vpi_call 2 364 "$error", "FAIL: regB expected 51 (~204), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b290_0, 0, 1;
T_18.90 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 372 "$display", "CHECK @ t=%0t: After NOT A, B -> regA = %d, regB = %d", $time, v0x5951bb79b410_0, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_18.92, 6;
    %vpi_call 2 374 "$error", "FAIL: regA expected 15 (~240), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b290_0, 0, 1;
T_18.92 ;
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_18.94, 6;
    %vpi_call 2 378 "$error", "FAIL: Source regB should not change. Expected 240, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b290_0, 0, 1;
T_18.94 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 386 "$display", "CHECK @ t=%0t: After NOT B, A -> regB = %d, regA = %d", $time, v0x5951bb79b4f0_0, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_18.96, 6;
    %vpi_call 2 388 "$error", "FAIL: regB expected 240 (~15), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b290_0, 0, 1;
T_18.96 ;
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 15, 0, 8;
    %jmp/0xz  T_18.98, 6;
    %vpi_call 2 392 "$error", "FAIL: Source regA should not change. Expected 15, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b290_0, 0, 1;
T_18.98 ;
    %load/vec4 v0x5951bb79b290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.100, 8;
    %vpi_call 2 397 "$display", ">>>>> ALL NOT TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_18.101;
T_18.100 ;
    %vpi_call 2 399 "$display", ">>>>> NOT TEST FAILED! <<<<< " {0 0 0};
T_18.101 ;
    %vpi_call 2 403 "$display", "\012----- STARTING TEST 7: All XOR Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 409 "$display", "CHECK @ t=%0t: After first XOR A, B -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 100, 0, 8;
    %jmp/0xz  T_18.102, 6;
    %vpi_call 2 411 "$error", "FAIL: regA expected 100 (202 ^ 174), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b8d0_0, 0, 1;
T_18.102 ;
    %delay 2, 0;
    %vpi_call 2 416 "$display", "CHECK @ t=%0t: After second XOR A, B -> regA = %d (should restore)", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_18.104, 6;
    %vpi_call 2 418 "$error", "FAIL: regA expected 202 (100 ^ 174), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b8d0_0, 0, 1;
T_18.104 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 426 "$display", "CHECK @ t=%0t: After XOR B, A -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 90, 0, 8;
    %jmp/0xz  T_18.106, 6;
    %vpi_call 2 428 "$error", "FAIL: regB expected 90 (170 ^ 240), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b8d0_0, 0, 1;
T_18.106 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 434 "$display", "CHECK @ t=%0t: After XOR A, 255 -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 195, 0, 8;
    %jmp/0xz  T_18.108, 6;
    %vpi_call 2 436 "$error", "FAIL: regA expected 195 (60 ^ 255), got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b8d0_0, 0, 1;
T_18.108 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 442 "$display", "CHECK @ t=%0t: After XOR B, 102 -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 244, 0, 8;
    %jmp/0xz  T_18.110, 6;
    %vpi_call 2 444 "$error", "FAIL: regB expected 244 (146 ^ 102), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b8d0_0, 0, 1;
T_18.110 ;
    %load/vec4 v0x5951bb79b8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.112, 8;
    %vpi_call 2 449 "$display", ">>>>> ALL XOR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_18.113;
T_18.112 ;
    %vpi_call 2 451 "$display", ">>>>> XOR TEST FAILED! <<<<< " {0 0 0};
T_18.113 ;
    %vpi_call 2 455 "$display", "\012----- STARTING TEST 8: All SHL Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 460 "$display", "CHECK @ t=%0t: After SHL A, A (A=5<<1) -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_18.114, 6;
    %vpi_call 2 462 "$error", "FAIL: regA expected 10, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b690_0, 0, 1;
T_18.114 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 469 "$display", "CHECK @ t=%0t: After SHL B, B (B=12<<1) -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 24, 0, 8;
    %jmp/0xz  T_18.116, 6;
    %vpi_call 2 471 "$error", "FAIL: regB expected 24, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b690_0, 0, 1;
T_18.116 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 479 "$display", "CHECK @ t=%0t: After SHL A, B (A=21<<1) -> regA = %d, regB = %d", $time, v0x5951bb79b410_0, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_18.118, 6;
    %vpi_call 2 481 "$error", "FAIL: regA expected 42, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b690_0, 0, 1;
T_18.118 ;
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_18.120, 6;
    %vpi_call 2 485 "$error", "FAIL: Source regB should not change. Expected 21, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b690_0, 0, 1;
T_18.120 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 493 "$display", "CHECK @ t=%0t: After SHL B, A (B=30<<1) -> regB = %d, regA = %d", $time, v0x5951bb79b4f0_0, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_18.122, 6;
    %vpi_call 2 495 "$error", "FAIL: regB expected 60, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b690_0, 0, 1;
T_18.122 ;
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_18.124, 6;
    %vpi_call 2 499 "$error", "FAIL: Source regA should not change. Expected 30, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b690_0, 0, 1;
T_18.124 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 507 "$display", "CHECK @ t=%0t: After SHL B, A (B=192<<1, overflow) -> regB = %d, regA = %d", $time, v0x5951bb79b4f0_0, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 128, 0, 8;
    %jmp/0xz  T_18.126, 6;
    %vpi_call 2 509 "$error", "FAIL: regB expected 128 (due to overflow), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b690_0, 0, 1;
T_18.126 ;
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 192, 0, 8;
    %jmp/0xz  T_18.128, 6;
    %vpi_call 2 513 "$error", "FAIL: Source regA should not change. Expected 192, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b690_0, 0, 1;
T_18.128 ;
    %load/vec4 v0x5951bb79b690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.130, 8;
    %vpi_call 2 518 "$display", ">>>>> ALL SHL TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_18.131;
T_18.130 ;
    %vpi_call 2 520 "$display", ">>>>> SHL TEST FAILED! <<<<< " {0 0 0};
T_18.131 ;
    %vpi_call 2 524 "$display", "\012----- STARTING TEST 9: All SHR Instructions -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 529 "$display", "CHECK @ t=%0t: After SHR A, A (A=10>>1) -> regA = %d", $time, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_18.132, 6;
    %vpi_call 2 531 "$error", "FAIL: regA expected 5, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b750_0, 0, 1;
T_18.132 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 538 "$display", "CHECK @ t=%0t: After SHR B, B (B=24>>1) -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 12, 0, 8;
    %jmp/0xz  T_18.134, 6;
    %vpi_call 2 540 "$error", "FAIL: regB expected 12, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b750_0, 0, 1;
T_18.134 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 548 "$display", "CHECK @ t=%0t: After SHR A, B (A=42>>1) -> regA = %d, regB = %d", $time, v0x5951bb79b410_0, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 21, 0, 8;
    %jmp/0xz  T_18.136, 6;
    %vpi_call 2 550 "$error", "FAIL: regA expected 21, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b750_0, 0, 1;
T_18.136 ;
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_18.138, 6;
    %vpi_call 2 554 "$error", "FAIL: Source regB should not change. Expected 42, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b750_0, 0, 1;
T_18.138 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 562 "$display", "CHECK @ t=%0t: After SHR B, A (B=60>>1) -> regB = %d, regA = %d", $time, v0x5951bb79b4f0_0, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 30, 0, 8;
    %jmp/0xz  T_18.140, 6;
    %vpi_call 2 564 "$error", "FAIL: regB expected 30, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b750_0, 0, 1;
T_18.140 ;
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_18.142, 6;
    %vpi_call 2 568 "$error", "FAIL: Source regA should not change. Expected 60, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b750_0, 0, 1;
T_18.142 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 576 "$display", "CHECK @ t=%0t: After SHR B, A (B=13>>1, LSB discard) -> regB = %d, regA = %d", $time, v0x5951bb79b4f0_0, v0x5951bb79b410_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 6, 0, 8;
    %jmp/0xz  T_18.144, 6;
    %vpi_call 2 578 "$error", "FAIL: regB expected 6 (LSB discarded), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b750_0, 0, 1;
T_18.144 ;
    %load/vec4 v0x5951bb79b410_0;
    %cmpi/ne 13, 0, 8;
    %jmp/0xz  T_18.146, 6;
    %vpi_call 2 582 "$error", "FAIL: Source regA should not change. Expected 13, got %d", v0x5951bb79b410_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b750_0, 0, 1;
T_18.146 ;
    %load/vec4 v0x5951bb79b750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.148, 8;
    %vpi_call 2 587 "$display", ">>>>> ALL SHR TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_18.149;
T_18.148 ;
    %vpi_call 2 589 "$display", ">>>>> SHR TEST FAILED! <<<<< " {0 0 0};
T_18.149 ;
    %vpi_call 2 593 "$display", "\012----- STARTING TEST 10: INC B Instruction -----" {0 0 0};
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 598 "$display", "CHECK @ t=%0t: After INC B (B=50+1) -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 51, 0, 8;
    %jmp/0xz  T_18.150, 6;
    %vpi_call 2 600 "$error", "FAIL: regB expected 51, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b0e0_0, 0, 1;
T_18.150 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 607 "$display", "CHECK @ t=%0t: After INC B (B=0+1) -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 1, 0, 8;
    %jmp/0xz  T_18.152, 6;
    %vpi_call 2 609 "$error", "FAIL: regB expected 1, got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b0e0_0, 0, 1;
T_18.152 ;
    %delay 2, 0;
    %delay 2, 0;
    %vpi_call 2 616 "$display", "CHECK @ t=%0t: After INC B (B=255+1, overflow) -> regB = %d", $time, v0x5951bb79b4f0_0 {0 0 0};
    %load/vec4 v0x5951bb79b4f0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_18.154, 6;
    %vpi_call 2 618 "$error", "FAIL: regB expected 0 (due to 8-bit rollover), got %d", v0x5951bb79b4f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5951bb79b0e0_0, 0, 1;
T_18.154 ;
    %load/vec4 v0x5951bb79b0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.156, 8;
    %vpi_call 2 623 "$display", ">>>>> ALL INC TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_18.157;
T_18.156 ;
    %vpi_call 2 625 "$display", ">>>>> INC TEST FAILED! <<<<< " {0 0 0};
T_18.157 ;
    %delay 2, 0;
    %vpi_call 2 629 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5951bb729f80;
T_19 ;
    %delay 1, 0;
    %load/vec4 v0x5951bb79b040_0;
    %inv;
    %store/vec4 v0x5951bb79b040_0, 0, 1;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "testbench.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "instruction_memory.v";
    "muxData.v";
    "muxMemWrite.v";
    "pc.v";
    "muxA.v";
    "muxB.v";
    "muxWB.v";
    "register.v";
    "status.v";
