Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot compressor_sim_behav xil_defaultlib.compressor_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 5 is different from right argument length 8 for 'std_ulogic_vector' array [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/quantizer.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.math_real
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.sipo_reg [sipo_reg_default]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(0,31)\]
Compiling architecture behavioral of entity xil_defaultlib.simd_4x12b_dsp [\simd_4x12b_dsp(1,3)\]
Compiling architecture behavioral of entity xil_defaultlib.simd_4x12b_dsp [\simd_4x12b_dsp(op="SUB")(1,3)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=2,da...]
Compiling architecture behavioral of entity xil_defaultlib.dct1d [dct1d_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_divider [pixel_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.transpose [transpose_default]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=4,da...]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=4,da...]
Compiling architecture ram32m_v of entity unisim.RAM32M [\RAM32M(init_a="0000001000000011...]
Compiling architecture ram32m_v of entity unisim.RAM32M [\RAM32M(init_a="0000001100000100...]
Compiling architecture behavioral of entity xil_defaultlib.quantization_table [quantization_table_default]
Compiling architecture behavioral of entity xil_defaultlib.quantizer [quantizer_default]
Compiling architecture behavioral of entity xil_defaultlib.image_compressor [image_compressor_default]
Compiling architecture sim of entity xil_defaultlib.compressor_sim
Built simulation snapshot compressor_sim_behav
