m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/Projects/FYP/GIT/FPGA_Vision_Traffic_Control/architecture/src/rukshan/Modelsim
vshifter
!s110 1561133067
!i10b 1
!s100 NiR=RhDB`DS04[[EEXAHo1
I7DJbFIR295TeS7hdPiQU02
VDg1SIo80bB@j0V0VzS_@n1
R0
w1561133044
8E:/Projects/FYP/GIT/FPGA_Vision_Traffic_Control/architecture/src/rukshan/shifter.v
FE:/Projects/FYP/GIT/FPGA_Vision_Traffic_Control/architecture/src/rukshan/shifter.v
L0 1
OV;L;10.5b;63
r1
!s85 0
31
!s108 1561133066.000000
!s107 E:/Projects/FYP/GIT/FPGA_Vision_Traffic_Control/architecture/src/rukshan/shifter.v|
!s90 -reportprogress|300|-work|work|E:/Projects/FYP/GIT/FPGA_Vision_Traffic_Control/architecture/src/rukshan/shifter.v|
!i113 1
o-work work
tCvgOpt 0
