{"vcs1":{"timestamp_begin":1681613616.103029690, "rt":0.74, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1681613616.876782724, "rt":1.20, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681613618.099494206, "rt":0.56, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681613615.809268900}
{"VCS_COMP_START_TIME": 1681613615.809268900}
{"VCS_COMP_END_TIME": 1681613619.727118419}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
