$date
   Sat Sep 18 18:04:14 2021
$end
$version
  2020.2
$end
$timescale
  1ps
$end
$scope module tb_mod_fifo1 $end
$var reg 1 ! clk $end
$var reg 1 " resetn $end
$var reg 1 # reg16_empty $end
$var reg 1 $ rd_ROM $end
$var reg 8 % inp [7:0] $end
$var wire 8 & outp [7:0] $end
$var wire 1 ' empty $end
$scope module ff $end
$var wire 1 ( clk $end
$var wire 1 ) resetn $end
$var wire 1 * rd_ROM $end
$var wire 1 + reg16_empty $end
$var wire 8 , inp [7:0] $end
$var reg 1 - reg_rdROM $end
$var reg 1 . reg16_emptyReg $end
$var reg 8 / reg_inp [7:0] $end
$var reg 8 0 outp [7:0] $end
$var reg 1 1 empty $end
$upscope $end
$scope task push $end
$var reg 8 2 data [7:0] $end
$upscope $end
$scope task pop $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
x$
bx %
bx &
x'
0(
0)
x*
x+
bx ,
x-
x.
bx /
bx 0
x1
bx 2
$end
#10000
1!
1'
1(
11
#20000
0!
1"
0#
0$
0(
1)
0*
0+
#30000
1!
1$
b11 %
0'
1(
1*
b11 ,
1-
0.
b11 /
01
b11 2
#40000
0!
0(
#50000
1!
b11 &
1'
1(
b11 0
11
#60000
0!
0(
#70000
1!
0$
0'
1(
0*
0-
01
#80000
0!
0(
#90000
1!
1$
1'
1(
1*
1-
b11 0
11
#100000
0!
0(
#110000
1!
0$
b10 %
0'
1(
0*
b10 ,
0-
b10 /
01
b10 2
#120000
0!
0(
#130000
1!
1(
b101 2
#140000
0!
0(
#150000
1!
1$
b10 &
1'
1(
1*
1-
b10 0
11
#160000
0!
0(
#170000
1!
0$
1(
