--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 845814026 paths analyzed, 4378 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.802ns.
--------------------------------------------------------------------------------

Paths for end point alu0/Result2_29 (SLICE_X36Y67.G3), 55711475 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 (FF)
  Destination:          alu0/Result2_29 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.654ns (Levels of Logic = 33)
  Clock Path Skew:      -0.148ns (0.555 - 0.703)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 to alu0/Result2_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.XQ      Tcko                  0.591   Operand1<3>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3
    SLICE_X45Y46.G1      net (fanout=63)       3.143   Operand1<3>
    SLICE_X45Y46.COUT    Topcyg                1.178   alu0/mult/newOperand1_addsub0000<2>
                                                       alu0/mult/Madd_newOperand1_not0000<3>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.X       Tcinx                 0.604   alu0/mult/newOperand1_addsub0000<28>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<28>
    SLICE_X43Y34.F1      net (fanout=1)        2.142   alu0/mult/newOperand1_addsub0000<28>
    SLICE_X43Y34.X       Tilo                  0.643   alu0/mult/newOperand1<28>
                                                       alu0/mult/newOperand1<28>1
    MULT18X18_X1Y7.A11   net (fanout=2)        1.560   alu0/mult/newOperand1<28>
    MULT18X18_X1Y7.P16   Tmult                 4.860   alu0/mult/umul/Mmult_largeResult_submult_01
                                                       alu0/mult/umul/Mmult_largeResult_submult_01
    SLICE_X42Y56.F2      net (fanout=1)        1.614   alu0/mult/umul/Mmult_largeResult_submult_01_P_to_Adder_B_16
    SLICE_X42Y56.COUT    Topcyf                1.305   alu0/mult/umul/Mmult_largeResult_submult_0_33
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_lut<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_35
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<35>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_37
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<37>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.Y       Tciny                 0.902   alu0/mult/umul/Mmult_largeResult_submult_0_39
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<39>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_xor<40>
    SLICE_X40Y66.G1      net (fanout=1)        1.506   alu0/mult/umul/Mmult_largeResult_submult_0_40
    SLICE_X40Y66.COUT    Topcyg                1.296   alu0/mult/interResult2<7>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_lut<40>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.COUT    Tbyp                  0.156   alu0/mult/interResult2<9>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<41>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.COUT    Tbyp                  0.156   alu0/mult/interResult2<11>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<43>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.COUT    Tbyp                  0.156   alu0/mult/interResult2<13>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<45>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.COUT    Tbyp                  0.156   alu0/mult/interResult2<15>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<47>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.COUT    Tbyp                  0.156   alu0/mult/interResult2<17>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<49>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<50>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<50>
    SLICE_X40Y72.COUT    Tbyp                  0.156   alu0/mult/interResult2<19>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<51>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<52>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<52>
    SLICE_X40Y73.COUT    Tbyp                  0.156   alu0/mult/interResult2<21>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<53>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<54>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<54>
    SLICE_X40Y74.COUT    Tbyp                  0.156   alu0/mult/interResult2<23>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<55>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<56>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<56>
    SLICE_X40Y75.Y       Tciny                 0.902   alu0/mult/interResult2<25>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<57>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_xor<58>
    SLICE_X41Y73.F2      net (fanout=3)        0.511   alu0/mult/interResult2<26>
    SLICE_X41Y73.COUT    Topcyf                1.195   alu0/mult/convertedResult<58>
                                                       alu0/mult/Madd_convertedResult_not0000<58>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<58>
                                                       alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X41Y74.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X41Y74.Y       Tciny                 0.864   alu0/mult/convertedResult<60>
                                                       alu0/mult/Madd_convertedResult_cy<60>
                                                       alu0/mult/Madd_convertedResult_xor<61>
    SLICE_X36Y67.G3      net (fanout=1)        0.901   alu0/mult/convertedResult<61>
    SLICE_X36Y67.CLK     Tgck                  0.817   alu0/Result2<29>
                                                       alu0/Result2_mux0000<29>451
                                                       alu0/Result2_29
    -------------------------------------------------  ---------------------------
    Total                                     29.654ns (18.277ns logic, 11.377ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_2 (FF)
  Destination:          alu0/Result2_29 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.596ns (Levels of Logic = 33)
  Clock Path Skew:      -0.148ns (0.555 - 0.703)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_2 to alu0/Result2_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.YQ      Tcko                  0.580   Operand1<3>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_2
    SLICE_X45Y46.F1      net (fanout=63)       3.079   Operand1<2>
    SLICE_X45Y46.COUT    Topcyf                1.195   alu0/mult/newOperand1_addsub0000<2>
                                                       alu0/mult/Madd_newOperand1_not0000<2>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<2>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.X       Tcinx                 0.604   alu0/mult/newOperand1_addsub0000<28>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<28>
    SLICE_X43Y34.F1      net (fanout=1)        2.142   alu0/mult/newOperand1_addsub0000<28>
    SLICE_X43Y34.X       Tilo                  0.643   alu0/mult/newOperand1<28>
                                                       alu0/mult/newOperand1<28>1
    MULT18X18_X1Y7.A11   net (fanout=2)        1.560   alu0/mult/newOperand1<28>
    MULT18X18_X1Y7.P16   Tmult                 4.860   alu0/mult/umul/Mmult_largeResult_submult_01
                                                       alu0/mult/umul/Mmult_largeResult_submult_01
    SLICE_X42Y56.F2      net (fanout=1)        1.614   alu0/mult/umul/Mmult_largeResult_submult_01_P_to_Adder_B_16
    SLICE_X42Y56.COUT    Topcyf                1.305   alu0/mult/umul/Mmult_largeResult_submult_0_33
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_lut<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_35
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<35>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_37
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<37>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.Y       Tciny                 0.902   alu0/mult/umul/Mmult_largeResult_submult_0_39
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<39>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_xor<40>
    SLICE_X40Y66.G1      net (fanout=1)        1.506   alu0/mult/umul/Mmult_largeResult_submult_0_40
    SLICE_X40Y66.COUT    Topcyg                1.296   alu0/mult/interResult2<7>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_lut<40>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.COUT    Tbyp                  0.156   alu0/mult/interResult2<9>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<41>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.COUT    Tbyp                  0.156   alu0/mult/interResult2<11>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<43>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.COUT    Tbyp                  0.156   alu0/mult/interResult2<13>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<45>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.COUT    Tbyp                  0.156   alu0/mult/interResult2<15>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<47>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.COUT    Tbyp                  0.156   alu0/mult/interResult2<17>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<49>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<50>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<50>
    SLICE_X40Y72.COUT    Tbyp                  0.156   alu0/mult/interResult2<19>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<51>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<52>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<52>
    SLICE_X40Y73.COUT    Tbyp                  0.156   alu0/mult/interResult2<21>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<53>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<54>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<54>
    SLICE_X40Y74.COUT    Tbyp                  0.156   alu0/mult/interResult2<23>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<55>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<56>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<56>
    SLICE_X40Y75.Y       Tciny                 0.902   alu0/mult/interResult2<25>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<57>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_xor<58>
    SLICE_X41Y73.F2      net (fanout=3)        0.511   alu0/mult/interResult2<26>
    SLICE_X41Y73.COUT    Topcyf                1.195   alu0/mult/convertedResult<58>
                                                       alu0/mult/Madd_convertedResult_not0000<58>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<58>
                                                       alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X41Y74.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X41Y74.Y       Tciny                 0.864   alu0/mult/convertedResult<60>
                                                       alu0/mult/Madd_convertedResult_cy<60>
                                                       alu0/mult/Madd_convertedResult_xor<61>
    SLICE_X36Y67.G3      net (fanout=1)        0.901   alu0/mult/convertedResult<61>
    SLICE_X36Y67.CLK     Tgck                  0.817   alu0/Result2<29>
                                                       alu0/Result2_mux0000<29>451
                                                       alu0/Result2_29
    -------------------------------------------------  ---------------------------
    Total                                     29.596ns (18.283ns logic, 11.313ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 (FF)
  Destination:          alu0/Result2_29 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.501ns (Levels of Logic = 33)
  Clock Path Skew:      -0.148ns (0.555 - 0.703)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 to alu0/Result2_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.XQ      Tcko                  0.591   Operand1<3>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3
    SLICE_X45Y46.G1      net (fanout=63)       3.143   Operand1<3>
    SLICE_X45Y46.COUT    Topcyg                1.178   alu0/mult/newOperand1_addsub0000<2>
                                                       alu0/mult/Madd_newOperand1_not0000<3>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.X       Tcinx                 0.604   alu0/mult/newOperand1_addsub0000<28>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<28>
    SLICE_X43Y34.F1      net (fanout=1)        2.142   alu0/mult/newOperand1_addsub0000<28>
    SLICE_X43Y34.X       Tilo                  0.643   alu0/mult/newOperand1<28>
                                                       alu0/mult/newOperand1<28>1
    MULT18X18_X1Y7.A11   net (fanout=2)        1.560   alu0/mult/newOperand1<28>
    MULT18X18_X1Y7.P16   Tmult                 4.860   alu0/mult/umul/Mmult_largeResult_submult_01
                                                       alu0/mult/umul/Mmult_largeResult_submult_01
    SLICE_X42Y56.F2      net (fanout=1)        1.614   alu0/mult/umul/Mmult_largeResult_submult_01_P_to_Adder_B_16
    SLICE_X42Y56.COUT    Topcyf                1.305   alu0/mult/umul/Mmult_largeResult_submult_0_33
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_lut<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_35
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<35>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_37
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<37>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.Y       Tciny                 0.902   alu0/mult/umul/Mmult_largeResult_submult_0_39
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<39>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_xor<40>
    SLICE_X40Y66.G1      net (fanout=1)        1.506   alu0/mult/umul/Mmult_largeResult_submult_0_40
    SLICE_X40Y66.COUT    Topcyg                1.296   alu0/mult/interResult2<7>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_lut<40>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.COUT    Tbyp                  0.156   alu0/mult/interResult2<9>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<41>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.COUT    Tbyp                  0.156   alu0/mult/interResult2<11>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<43>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.COUT    Tbyp                  0.156   alu0/mult/interResult2<13>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<45>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.COUT    Tbyp                  0.156   alu0/mult/interResult2<15>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<47>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.Y       Tciny                 0.902   alu0/mult/interResult2<17>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<49>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_xor<50>
    SLICE_X41Y69.F2      net (fanout=3)        0.462   alu0/mult/interResult2<18>
    SLICE_X41Y69.COUT    Topcyf                1.195   alu0/mult/convertedResult<50>
                                                       alu0/mult/Madd_convertedResult_not0000<50>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<50>
                                                       alu0/mult/Madd_convertedResult_cy<51>
    SLICE_X41Y70.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<51>
    SLICE_X41Y70.COUT    Tbyp                  0.130   alu0/mult/convertedResult<52>
                                                       alu0/mult/Madd_convertedResult_cy<52>
                                                       alu0/mult/Madd_convertedResult_cy<53>
    SLICE_X41Y71.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<53>
    SLICE_X41Y71.COUT    Tbyp                  0.130   alu0/mult/convertedResult<54>
                                                       alu0/mult/Madd_convertedResult_cy<54>
                                                       alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X41Y72.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X41Y72.COUT    Tbyp                  0.130   alu0/mult/convertedResult<56>
                                                       alu0/mult/Madd_convertedResult_cy<56>
                                                       alu0/mult/Madd_convertedResult_cy<57>
    SLICE_X41Y73.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<57>
    SLICE_X41Y73.COUT    Tbyp                  0.130   alu0/mult/convertedResult<58>
                                                       alu0/mult/Madd_convertedResult_cy<58>
                                                       alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X41Y74.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X41Y74.Y       Tciny                 0.864   alu0/mult/convertedResult<60>
                                                       alu0/mult/Madd_convertedResult_cy<60>
                                                       alu0/mult/Madd_convertedResult_xor<61>
    SLICE_X36Y67.G3      net (fanout=1)        0.901   alu0/mult/convertedResult<61>
    SLICE_X36Y67.CLK     Tgck                  0.817   alu0/Result2<29>
                                                       alu0/Result2_mux0000<29>451
                                                       alu0/Result2_29
    -------------------------------------------------  ---------------------------
    Total                                     29.501ns (18.173ns logic, 11.328ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point alu0/Result2_25 (SLICE_X44Y64.G2), 41899765 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 (FF)
  Destination:          alu0/Result2_25 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.379ns (Levels of Logic = 31)
  Clock Path Skew:      -0.120ns (0.583 - 0.703)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 to alu0/Result2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.XQ      Tcko                  0.591   Operand1<3>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3
    SLICE_X45Y46.G1      net (fanout=63)       3.143   Operand1<3>
    SLICE_X45Y46.COUT    Topcyg                1.178   alu0/mult/newOperand1_addsub0000<2>
                                                       alu0/mult/Madd_newOperand1_not0000<3>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.X       Tcinx                 0.604   alu0/mult/newOperand1_addsub0000<28>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<28>
    SLICE_X43Y34.F1      net (fanout=1)        2.142   alu0/mult/newOperand1_addsub0000<28>
    SLICE_X43Y34.X       Tilo                  0.643   alu0/mult/newOperand1<28>
                                                       alu0/mult/newOperand1<28>1
    MULT18X18_X1Y7.A11   net (fanout=2)        1.560   alu0/mult/newOperand1<28>
    MULT18X18_X1Y7.P16   Tmult                 4.860   alu0/mult/umul/Mmult_largeResult_submult_01
                                                       alu0/mult/umul/Mmult_largeResult_submult_01
    SLICE_X42Y56.F2      net (fanout=1)        1.614   alu0/mult/umul/Mmult_largeResult_submult_01_P_to_Adder_B_16
    SLICE_X42Y56.COUT    Topcyf                1.305   alu0/mult/umul/Mmult_largeResult_submult_0_33
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_lut<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_35
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<35>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_37
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<37>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.Y       Tciny                 0.902   alu0/mult/umul/Mmult_largeResult_submult_0_39
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<39>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_xor<40>
    SLICE_X40Y66.G1      net (fanout=1)        1.506   alu0/mult/umul/Mmult_largeResult_submult_0_40
    SLICE_X40Y66.COUT    Topcyg                1.296   alu0/mult/interResult2<7>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_lut<40>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.COUT    Tbyp                  0.156   alu0/mult/interResult2<9>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<41>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.COUT    Tbyp                  0.156   alu0/mult/interResult2<11>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<43>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.COUT    Tbyp                  0.156   alu0/mult/interResult2<13>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<45>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.COUT    Tbyp                  0.156   alu0/mult/interResult2<15>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<47>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.Y       Tciny                 0.902   alu0/mult/interResult2<17>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<49>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_xor<50>
    SLICE_X41Y69.F2      net (fanout=3)        0.462   alu0/mult/interResult2<18>
    SLICE_X41Y69.COUT    Topcyf                1.195   alu0/mult/convertedResult<50>
                                                       alu0/mult/Madd_convertedResult_not0000<50>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<50>
                                                       alu0/mult/Madd_convertedResult_cy<51>
    SLICE_X41Y70.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<51>
    SLICE_X41Y70.COUT    Tbyp                  0.130   alu0/mult/convertedResult<52>
                                                       alu0/mult/Madd_convertedResult_cy<52>
                                                       alu0/mult/Madd_convertedResult_cy<53>
    SLICE_X41Y71.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<53>
    SLICE_X41Y71.COUT    Tbyp                  0.130   alu0/mult/convertedResult<54>
                                                       alu0/mult/Madd_convertedResult_cy<54>
                                                       alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X41Y72.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X41Y72.Y       Tciny                 0.864   alu0/mult/convertedResult<56>
                                                       alu0/mult/Madd_convertedResult_cy<56>
                                                       alu0/mult/Madd_convertedResult_xor<57>
    SLICE_X44Y64.G2      net (fanout=1)        1.039   alu0/mult/convertedResult<57>
    SLICE_X44Y64.CLK     Tgck                  0.817   alu0/Result2<25>
                                                       alu0/Result2_mux0000<25>451
                                                       alu0/Result2_25
    -------------------------------------------------  ---------------------------
    Total                                     29.379ns (17.913ns logic, 11.466ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 (FF)
  Destination:          alu0/Result2_25 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.341ns (Levels of Logic = 31)
  Clock Path Skew:      -0.120ns (0.583 - 0.703)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 to alu0/Result2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.XQ      Tcko                  0.591   Operand1<3>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3
    SLICE_X45Y46.G1      net (fanout=63)       3.143   Operand1<3>
    SLICE_X45Y46.COUT    Topcyg                1.178   alu0/mult/newOperand1_addsub0000<2>
                                                       alu0/mult/Madd_newOperand1_not0000<3>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.X       Tcinx                 0.604   alu0/mult/newOperand1_addsub0000<28>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<28>
    SLICE_X43Y34.F1      net (fanout=1)        2.142   alu0/mult/newOperand1_addsub0000<28>
    SLICE_X43Y34.X       Tilo                  0.643   alu0/mult/newOperand1<28>
                                                       alu0/mult/newOperand1<28>1
    MULT18X18_X1Y7.A11   net (fanout=2)        1.560   alu0/mult/newOperand1<28>
    MULT18X18_X1Y7.P16   Tmult                 4.860   alu0/mult/umul/Mmult_largeResult_submult_01
                                                       alu0/mult/umul/Mmult_largeResult_submult_01
    SLICE_X42Y56.F2      net (fanout=1)        1.614   alu0/mult/umul/Mmult_largeResult_submult_01_P_to_Adder_B_16
    SLICE_X42Y56.COUT    Topcyf                1.305   alu0/mult/umul/Mmult_largeResult_submult_0_33
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_lut<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_35
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<35>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_37
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<37>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.Y       Tciny                 0.902   alu0/mult/umul/Mmult_largeResult_submult_0_39
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<39>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_xor<40>
    SLICE_X40Y66.G1      net (fanout=1)        1.506   alu0/mult/umul/Mmult_largeResult_submult_0_40
    SLICE_X40Y66.COUT    Topcyg                1.296   alu0/mult/interResult2<7>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_lut<40>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.COUT    Tbyp                  0.156   alu0/mult/interResult2<9>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<41>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.COUT    Tbyp                  0.156   alu0/mult/interResult2<11>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<43>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.COUT    Tbyp                  0.156   alu0/mult/interResult2<13>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<45>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.COUT    Tbyp                  0.156   alu0/mult/interResult2<15>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<47>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.COUT    Tbyp                  0.156   alu0/mult/interResult2<17>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<49>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<50>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<50>
    SLICE_X40Y72.Y       Tciny                 0.902   alu0/mult/interResult2<19>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<51>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_xor<52>
    SLICE_X41Y70.F3      net (fanout=3)        0.398   alu0/mult/interResult2<20>
    SLICE_X41Y70.COUT    Topcyf                1.195   alu0/mult/convertedResult<52>
                                                       alu0/mult/Madd_convertedResult_not0000<52>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<52>
                                                       alu0/mult/Madd_convertedResult_cy<53>
    SLICE_X41Y71.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<53>
    SLICE_X41Y71.COUT    Tbyp                  0.130   alu0/mult/convertedResult<54>
                                                       alu0/mult/Madd_convertedResult_cy<54>
                                                       alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X41Y72.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X41Y72.Y       Tciny                 0.864   alu0/mult/convertedResult<56>
                                                       alu0/mult/Madd_convertedResult_cy<56>
                                                       alu0/mult/Madd_convertedResult_xor<57>
    SLICE_X44Y64.G2      net (fanout=1)        1.039   alu0/mult/convertedResult<57>
    SLICE_X44Y64.CLK     Tgck                  0.817   alu0/Result2<25>
                                                       alu0/Result2_mux0000<25>451
                                                       alu0/Result2_25
    -------------------------------------------------  ---------------------------
    Total                                     29.341ns (17.939ns logic, 11.402ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 (FF)
  Destination:          alu0/Result2_25 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.327ns (Levels of Logic = 32)
  Clock Path Skew:      -0.120ns (0.583 - 0.703)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 to alu0/Result2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.XQ      Tcko                  0.591   Operand1<3>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3
    SLICE_X45Y46.G1      net (fanout=63)       3.143   Operand1<3>
    SLICE_X45Y46.COUT    Topcyg                1.178   alu0/mult/newOperand1_addsub0000<2>
                                                       alu0/mult/Madd_newOperand1_not0000<3>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.X       Tcinx                 0.604   alu0/mult/newOperand1_addsub0000<28>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<28>
    SLICE_X43Y34.F1      net (fanout=1)        2.142   alu0/mult/newOperand1_addsub0000<28>
    SLICE_X43Y34.X       Tilo                  0.643   alu0/mult/newOperand1<28>
                                                       alu0/mult/newOperand1<28>1
    MULT18X18_X1Y7.A11   net (fanout=2)        1.560   alu0/mult/newOperand1<28>
    MULT18X18_X1Y7.P16   Tmult                 4.860   alu0/mult/umul/Mmult_largeResult_submult_01
                                                       alu0/mult/umul/Mmult_largeResult_submult_01
    SLICE_X42Y56.F2      net (fanout=1)        1.614   alu0/mult/umul/Mmult_largeResult_submult_01_P_to_Adder_B_16
    SLICE_X42Y56.COUT    Topcyf                1.305   alu0/mult/umul/Mmult_largeResult_submult_0_33
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_lut<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_35
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<35>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_37
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<37>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.Y       Tciny                 0.902   alu0/mult/umul/Mmult_largeResult_submult_0_39
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<39>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_xor<40>
    SLICE_X40Y66.G1      net (fanout=1)        1.506   alu0/mult/umul/Mmult_largeResult_submult_0_40
    SLICE_X40Y66.COUT    Topcyg                1.296   alu0/mult/interResult2<7>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_lut<40>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.COUT    Tbyp                  0.156   alu0/mult/interResult2<9>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<41>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.COUT    Tbyp                  0.156   alu0/mult/interResult2<11>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<43>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.COUT    Tbyp                  0.156   alu0/mult/interResult2<13>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<45>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.COUT    Tbyp                  0.156   alu0/mult/interResult2<15>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<47>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.COUT    Tbyp                  0.156   alu0/mult/interResult2<17>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<49>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<50>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<50>
    SLICE_X40Y72.COUT    Tbyp                  0.156   alu0/mult/interResult2<19>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<51>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<52>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<52>
    SLICE_X40Y73.X       Tcinx                 0.586   alu0/mult/interResult2<21>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_xor<53>
    SLICE_X41Y70.G1      net (fanout=3)        0.561   alu0/mult/interResult2<21>
    SLICE_X41Y70.COUT    Topcyg                1.178   alu0/mult/convertedResult<52>
                                                       alu0/mult/Madd_convertedResult_not0000<53>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<53>
    SLICE_X41Y71.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<53>
    SLICE_X41Y71.COUT    Tbyp                  0.130   alu0/mult/convertedResult<54>
                                                       alu0/mult/Madd_convertedResult_cy<54>
                                                       alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X41Y72.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X41Y72.Y       Tciny                 0.864   alu0/mult/convertedResult<56>
                                                       alu0/mult/Madd_convertedResult_cy<56>
                                                       alu0/mult/Madd_convertedResult_xor<57>
    SLICE_X44Y64.G2      net (fanout=1)        1.039   alu0/mult/convertedResult<57>
    SLICE_X44Y64.CLK     Tgck                  0.817   alu0/Result2<25>
                                                       alu0/Result2_mux0000<25>451
                                                       alu0/Result2_25
    -------------------------------------------------  ---------------------------
    Total                                     29.327ns (17.762ns logic, 11.565ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point alu0/Result2_30 (SLICE_X39Y73.G3), 59580340 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 (FF)
  Destination:          alu0/Result2_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.210ns (Levels of Logic = 34)
  Clock Path Skew:      -0.163ns (0.540 - 0.703)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 to alu0/Result2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.XQ      Tcko                  0.591   Operand1<3>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3
    SLICE_X45Y46.G1      net (fanout=63)       3.143   Operand1<3>
    SLICE_X45Y46.COUT    Topcyg                1.178   alu0/mult/newOperand1_addsub0000<2>
                                                       alu0/mult/Madd_newOperand1_not0000<3>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.X       Tcinx                 0.604   alu0/mult/newOperand1_addsub0000<28>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<28>
    SLICE_X43Y34.F1      net (fanout=1)        2.142   alu0/mult/newOperand1_addsub0000<28>
    SLICE_X43Y34.X       Tilo                  0.643   alu0/mult/newOperand1<28>
                                                       alu0/mult/newOperand1<28>1
    MULT18X18_X1Y7.A11   net (fanout=2)        1.560   alu0/mult/newOperand1<28>
    MULT18X18_X1Y7.P16   Tmult                 4.860   alu0/mult/umul/Mmult_largeResult_submult_01
                                                       alu0/mult/umul/Mmult_largeResult_submult_01
    SLICE_X42Y56.F2      net (fanout=1)        1.614   alu0/mult/umul/Mmult_largeResult_submult_01_P_to_Adder_B_16
    SLICE_X42Y56.COUT    Topcyf                1.305   alu0/mult/umul/Mmult_largeResult_submult_0_33
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_lut<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_35
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<35>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_37
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<37>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.Y       Tciny                 0.902   alu0/mult/umul/Mmult_largeResult_submult_0_39
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<39>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_xor<40>
    SLICE_X40Y66.G1      net (fanout=1)        1.506   alu0/mult/umul/Mmult_largeResult_submult_0_40
    SLICE_X40Y66.COUT    Topcyg                1.296   alu0/mult/interResult2<7>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_lut<40>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.COUT    Tbyp                  0.156   alu0/mult/interResult2<9>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<41>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.COUT    Tbyp                  0.156   alu0/mult/interResult2<11>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<43>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.COUT    Tbyp                  0.156   alu0/mult/interResult2<13>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<45>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.COUT    Tbyp                  0.156   alu0/mult/interResult2<15>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<47>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.COUT    Tbyp                  0.156   alu0/mult/interResult2<17>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<49>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<50>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<50>
    SLICE_X40Y72.COUT    Tbyp                  0.156   alu0/mult/interResult2<19>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<51>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<52>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<52>
    SLICE_X40Y73.COUT    Tbyp                  0.156   alu0/mult/interResult2<21>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<53>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<54>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<54>
    SLICE_X40Y74.COUT    Tbyp                  0.156   alu0/mult/interResult2<23>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<55>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<56>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<56>
    SLICE_X40Y75.Y       Tciny                 0.902   alu0/mult/interResult2<25>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<57>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_xor<58>
    SLICE_X41Y73.F2      net (fanout=3)        0.511   alu0/mult/interResult2<26>
    SLICE_X41Y73.COUT    Topcyf                1.195   alu0/mult/convertedResult<58>
                                                       alu0/mult/Madd_convertedResult_not0000<58>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<58>
                                                       alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X41Y74.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X41Y74.COUT    Tbyp                  0.130   alu0/mult/convertedResult<60>
                                                       alu0/mult/Madd_convertedResult_cy<60>
                                                       alu0/mult/Madd_convertedResult_cy<61>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<61>
    SLICE_X41Y75.X       Tcinx                 0.604   alu0/mult/convertedResult<62>
                                                       alu0/mult/Madd_convertedResult_xor<62>
    SLICE_X39Y73.G3      net (fanout=1)        0.677   alu0/mult/convertedResult<62>
    SLICE_X39Y73.CLK     Tgck                  0.727   alu0/Result2<30>
                                                       alu0/Result2_mux0000<30>451
                                                       alu0/Result2_30
    -------------------------------------------------  ---------------------------
    Total                                     29.210ns (18.057ns logic, 11.153ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_2 (FF)
  Destination:          alu0/Result2_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.152ns (Levels of Logic = 34)
  Clock Path Skew:      -0.163ns (0.540 - 0.703)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_2 to alu0/Result2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.YQ      Tcko                  0.580   Operand1<3>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_2
    SLICE_X45Y46.F1      net (fanout=63)       3.079   Operand1<2>
    SLICE_X45Y46.COUT    Topcyf                1.195   alu0/mult/newOperand1_addsub0000<2>
                                                       alu0/mult/Madd_newOperand1_not0000<2>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<2>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.X       Tcinx                 0.604   alu0/mult/newOperand1_addsub0000<28>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<28>
    SLICE_X43Y34.F1      net (fanout=1)        2.142   alu0/mult/newOperand1_addsub0000<28>
    SLICE_X43Y34.X       Tilo                  0.643   alu0/mult/newOperand1<28>
                                                       alu0/mult/newOperand1<28>1
    MULT18X18_X1Y7.A11   net (fanout=2)        1.560   alu0/mult/newOperand1<28>
    MULT18X18_X1Y7.P16   Tmult                 4.860   alu0/mult/umul/Mmult_largeResult_submult_01
                                                       alu0/mult/umul/Mmult_largeResult_submult_01
    SLICE_X42Y56.F2      net (fanout=1)        1.614   alu0/mult/umul/Mmult_largeResult_submult_01_P_to_Adder_B_16
    SLICE_X42Y56.COUT    Topcyf                1.305   alu0/mult/umul/Mmult_largeResult_submult_0_33
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_lut<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_35
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<35>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_37
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<37>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.Y       Tciny                 0.902   alu0/mult/umul/Mmult_largeResult_submult_0_39
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<39>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_xor<40>
    SLICE_X40Y66.G1      net (fanout=1)        1.506   alu0/mult/umul/Mmult_largeResult_submult_0_40
    SLICE_X40Y66.COUT    Topcyg                1.296   alu0/mult/interResult2<7>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_lut<40>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.COUT    Tbyp                  0.156   alu0/mult/interResult2<9>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<41>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.COUT    Tbyp                  0.156   alu0/mult/interResult2<11>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<43>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.COUT    Tbyp                  0.156   alu0/mult/interResult2<13>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<45>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.COUT    Tbyp                  0.156   alu0/mult/interResult2<15>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<47>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.COUT    Tbyp                  0.156   alu0/mult/interResult2<17>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<49>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<50>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<50>
    SLICE_X40Y72.COUT    Tbyp                  0.156   alu0/mult/interResult2<19>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<51>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<52>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<52>
    SLICE_X40Y73.COUT    Tbyp                  0.156   alu0/mult/interResult2<21>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<53>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<54>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<54>
    SLICE_X40Y74.COUT    Tbyp                  0.156   alu0/mult/interResult2<23>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<55>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<56>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<56>
    SLICE_X40Y75.Y       Tciny                 0.902   alu0/mult/interResult2<25>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<57>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_xor<58>
    SLICE_X41Y73.F2      net (fanout=3)        0.511   alu0/mult/interResult2<26>
    SLICE_X41Y73.COUT    Topcyf                1.195   alu0/mult/convertedResult<58>
                                                       alu0/mult/Madd_convertedResult_not0000<58>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<58>
                                                       alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X41Y74.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X41Y74.COUT    Tbyp                  0.130   alu0/mult/convertedResult<60>
                                                       alu0/mult/Madd_convertedResult_cy<60>
                                                       alu0/mult/Madd_convertedResult_cy<61>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<61>
    SLICE_X41Y75.X       Tcinx                 0.604   alu0/mult/convertedResult<62>
                                                       alu0/mult/Madd_convertedResult_xor<62>
    SLICE_X39Y73.G3      net (fanout=1)        0.677   alu0/mult/convertedResult<62>
    SLICE_X39Y73.CLK     Tgck                  0.727   alu0/Result2<30>
                                                       alu0/Result2_mux0000<30>451
                                                       alu0/Result2_30
    -------------------------------------------------  ---------------------------
    Total                                     29.152ns (18.063ns logic, 11.089ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 (FF)
  Destination:          alu0/Result2_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.057ns (Levels of Logic = 34)
  Clock Path Skew:      -0.163ns (0.540 - 0.703)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3 to alu0/Result2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.XQ      Tcko                  0.591   Operand1<3>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_3
    SLICE_X45Y46.G1      net (fanout=63)       3.143   Operand1<3>
    SLICE_X45Y46.COUT    Topcyg                1.178   alu0/mult/newOperand1_addsub0000<2>
                                                       alu0/mult/Madd_newOperand1_not0000<3>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<3>
    SLICE_X45Y47.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<4>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<5>
    SLICE_X45Y48.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<6>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<7>
    SLICE_X45Y49.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X45Y50.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X45Y51.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X45Y52.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X45Y53.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X45Y54.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X45Y55.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<21>
    SLICE_X45Y56.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<22>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<23>
    SLICE_X45Y57.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<24>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<25>
    SLICE_X45Y58.COUT    Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<26>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<27>
    SLICE_X45Y59.X       Tcinx                 0.604   alu0/mult/newOperand1_addsub0000<28>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<28>
    SLICE_X43Y34.F1      net (fanout=1)        2.142   alu0/mult/newOperand1_addsub0000<28>
    SLICE_X43Y34.X       Tilo                  0.643   alu0/mult/newOperand1<28>
                                                       alu0/mult/newOperand1<28>1
    MULT18X18_X1Y7.A11   net (fanout=2)        1.560   alu0/mult/newOperand1<28>
    MULT18X18_X1Y7.P16   Tmult                 4.860   alu0/mult/umul/Mmult_largeResult_submult_01
                                                       alu0/mult/umul/Mmult_largeResult_submult_01
    SLICE_X42Y56.F2      net (fanout=1)        1.614   alu0/mult/umul/Mmult_largeResult_submult_01_P_to_Adder_B_16
    SLICE_X42Y56.COUT    Topcyf                1.305   alu0/mult/umul/Mmult_largeResult_submult_0_33
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_lut<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<33>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<34>
    SLICE_X42Y57.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_35
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<35>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<36>
    SLICE_X42Y58.COUT    Tbyp                  0.156   alu0/mult/umul/Mmult_largeResult_submult_0_37
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<37>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<38>
    SLICE_X42Y59.Y       Tciny                 0.902   alu0/mult/umul/Mmult_largeResult_submult_0_39
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_cy<39>
                                                       alu0/mult/umul/Mmult_largeResult_submult_00_Madd_xor<40>
    SLICE_X40Y66.G1      net (fanout=1)        1.506   alu0/mult/umul/Mmult_largeResult_submult_0_40
    SLICE_X40Y66.COUT    Topcyg                1.296   alu0/mult/interResult2<7>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_lut<40>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<40>
    SLICE_X40Y67.COUT    Tbyp                  0.156   alu0/mult/interResult2<9>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<41>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<42>
    SLICE_X40Y68.COUT    Tbyp                  0.156   alu0/mult/interResult2<11>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<43>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<44>
    SLICE_X40Y69.COUT    Tbyp                  0.156   alu0/mult/interResult2<13>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<45>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<46>
    SLICE_X40Y70.COUT    Tbyp                  0.156   alu0/mult/interResult2<15>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<47>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   alu0/mult/umul/Mmult_largeResult_Madd_cy<48>
    SLICE_X40Y71.Y       Tciny                 0.902   alu0/mult/interResult2<17>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_cy<49>
                                                       alu0/mult/umul/Mmult_largeResult_Madd_xor<50>
    SLICE_X41Y69.F2      net (fanout=3)        0.462   alu0/mult/interResult2<18>
    SLICE_X41Y69.COUT    Topcyf                1.195   alu0/mult/convertedResult<50>
                                                       alu0/mult/Madd_convertedResult_not0000<50>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<50>
                                                       alu0/mult/Madd_convertedResult_cy<51>
    SLICE_X41Y70.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<51>
    SLICE_X41Y70.COUT    Tbyp                  0.130   alu0/mult/convertedResult<52>
                                                       alu0/mult/Madd_convertedResult_cy<52>
                                                       alu0/mult/Madd_convertedResult_cy<53>
    SLICE_X41Y71.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<53>
    SLICE_X41Y71.COUT    Tbyp                  0.130   alu0/mult/convertedResult<54>
                                                       alu0/mult/Madd_convertedResult_cy<54>
                                                       alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X41Y72.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X41Y72.COUT    Tbyp                  0.130   alu0/mult/convertedResult<56>
                                                       alu0/mult/Madd_convertedResult_cy<56>
                                                       alu0/mult/Madd_convertedResult_cy<57>
    SLICE_X41Y73.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<57>
    SLICE_X41Y73.COUT    Tbyp                  0.130   alu0/mult/convertedResult<58>
                                                       alu0/mult/Madd_convertedResult_cy<58>
                                                       alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X41Y74.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X41Y74.COUT    Tbyp                  0.130   alu0/mult/convertedResult<60>
                                                       alu0/mult/Madd_convertedResult_cy<60>
                                                       alu0/mult/Madd_convertedResult_cy<61>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<61>
    SLICE_X41Y75.X       Tcinx                 0.604   alu0/mult/convertedResult<62>
                                                       alu0/mult/Madd_convertedResult_xor<62>
    SLICE_X39Y73.G3      net (fanout=1)        0.677   alu0/mult/convertedResult<62>
    SLICE_X39Y73.CLK     Tgck                  0.727   alu0/Result2<30>
                                                       alu0/Result2_mux0000<30>451
                                                       alu0/Result2_30
    -------------------------------------------------  ---------------------------
    Total                                     29.057ns (17.953ns logic, 11.104ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X16Y38.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.705ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.341 - 0.253)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.YQ      Tcko                  0.464   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X16Y38.BY      net (fanout=2)        0.367   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_I
    SLICE_X16Y38.CLK     Tdh         (-Th)     0.126   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<22>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.705ns (0.338ns logic, 0.367ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X16Y41.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 1)
  Clock Path Skew:      0.168ns (0.797 - 0.629)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y39.YQ      Tcko                  0.541   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X16Y41.BY      net (fanout=2)        0.434   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I
    SLICE_X16Y41.CLK     Tdh         (-Th)     0.126   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<26>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.415ns logic, 0.434ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X16Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.341 - 0.253)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.YQ      Tcko                  0.541   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X16Y38.BX      net (fanout=2)        0.376   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/pc_I
    SLICE_X16Y38.CLK     Tdh         (-Th)     0.146   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<22>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.395ns logic, 0.376ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   29.802|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 845814026 paths, 0 nets, and 15191 connections

Design statistics:
   Minimum period:  29.802ns{1}   (Maximum frequency:  33.555MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 10 17:09:38 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



