
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003344                       # Number of seconds simulated
sim_ticks                                  3344302470                       # Number of ticks simulated
final_tick                               574875340146                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 291009                       # Simulator instruction rate (inst/s)
host_op_rate                                   374321                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 226436                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924252                       # Number of bytes of host memory used
host_seconds                                 14769.28                       # Real time elapsed on the host
sim_insts                                  4297991331                       # Number of instructions simulated
sim_ops                                    5528458871                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       184576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       200064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        75904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        68992                       # Number of bytes read from this memory
system.physmem.bytes_read::total               550656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       179840                       # Number of bytes written to this memory
system.physmem.bytes_written::total            179840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1442                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1563                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          593                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          539                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4302                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1405                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1405                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1607510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55191180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1569236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59822340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1607510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     22696512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1530962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     20629713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               164654963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1607510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1569236                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1607510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1530962                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6315218                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53775040                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53775040                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53775040                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1607510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55191180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1569236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59822340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1607510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     22696512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1530962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     20629713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              218430003                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8019911                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2856967                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2490994                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189483                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1439943                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382912                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200461                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5689                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3501466                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15872399                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2856967                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583373                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359183                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         877520                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        337373                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721862                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7884911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.319423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.293189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4525728     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601079      7.62%     65.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293418      3.72%     68.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221603      2.81%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181242      2.30%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158986      2.02%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           55062      0.70%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196897      2.50%     79.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650896     20.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7884911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356234                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.979124                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3625260                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       314109                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245308                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16182                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        684051                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312452                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2859                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17736263                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4410                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        684051                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3775815                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         134395                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40387                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109525                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       140731                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17176129                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70481                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        57546                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22747828                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78204161                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78204161                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7844380                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2163                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1166                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           360251                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2626583                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595867                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7734                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       135802                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16147969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2169                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13775135                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18560                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4663286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12656116                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          132                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7884911                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.747025                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.862278                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2829508     35.89%     35.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1690892     21.44%     57.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       820562     10.41%     67.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       993893     12.60%     80.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       757882      9.61%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477409      6.05%     96.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       207664      2.63%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59925      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47176      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7884911                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58386     72.86%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12399     15.47%     88.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9354     11.67%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10804799     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109379      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360959     17.14%     96.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       499002      3.62%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13775135                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.717617                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80139                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005818                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35533875                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20813527                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13290306                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13855274                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22438                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738504                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156109                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        684051                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          75689                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7037                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16150139                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63073                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2626583                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595867                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1152                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3996                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          108                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95849                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111379                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207228                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13472496                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258429                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302634                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2743806                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017034                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            485377                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.679881                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13316059                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13290306                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7994602                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19694328                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.657164                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405934                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4780061                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187720                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7200860                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.579003                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.292105                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3363735     46.71%     46.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1534144     21.31%     68.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       839457     11.66%     79.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       306251      4.25%     83.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260067      3.61%     87.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115045      1.60%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       278727      3.87%     93.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76955      1.07%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       426479      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7200860                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       426479                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22924521                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32985482                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 135000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.801991                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.801991                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246897                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246897                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62383038                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17439663                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18304172                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8019911                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2936376                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2382332                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199934                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1216526                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1155226                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          311982                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8594                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3073312                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16186904                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2936376                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1467208                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3416225                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1051264                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        532109                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1512490                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        91612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7868382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.535360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.328055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4452157     56.58%     56.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          214885      2.73%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          245607      3.12%     62.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          442514      5.62%     68.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          198199      2.52%     70.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          306888      3.90%     74.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167833      2.13%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141086      1.79%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1699213     21.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7868382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366136                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018340                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3243768                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       487020                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3260004                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32798                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        844787                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       499330                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2889                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19260022                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4614                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        844787                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3420461                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         126563                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       118831                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3111999                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       245736                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18503143                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3506                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132003                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71859                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          452                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25920613                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86184039                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86184039                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15944080                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9976533                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3869                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2319                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           631195                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1723454                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       882151                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12206                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       325601                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17384791                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3868                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13990182                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27356                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5866729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17593560                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          716                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7868382                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778025                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.919513                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2741904     34.85%     34.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1659671     21.09%     55.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1159924     14.74%     70.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       796053     10.12%     80.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       651741      8.28%     89.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       357752      4.55%     93.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       351929      4.47%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        80058      1.02%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69350      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7868382                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101533     77.11%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14136     10.74%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16003     12.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11667500     83.40%     83.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197795      1.41%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1543      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1394364      9.97%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       728980      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13990182                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.744431                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131676                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009412                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36007778                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23255535                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13587671                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14121858                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26988                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       671723                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          217                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223174                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        844787                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51699                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8203                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17388659                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61016                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1723454                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       882151                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2296                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5931                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118351                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114542                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       232893                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13728329                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1301335                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       261853                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2003826                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1945433                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            702491                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711781                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13598444                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13587671                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8895166                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24954299                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694242                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356458                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9345386                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11478037                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5910660                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202460                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7023595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634211                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160909                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2761774     39.32%     39.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1916497     27.29%     66.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       785366     11.18%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       393318      5.60%     83.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       401723      5.72%     89.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       159600      2.27%     91.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173666      2.47%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        89242      1.27%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       342409      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7023595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9345386                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11478037                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1710708                       # Number of memory references committed
system.switch_cpus1.commit.loads              1051731                       # Number of loads committed
system.switch_cpus1.commit.membars               1568                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1650333                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10340685                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       233535                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       342409                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24069727                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35622946                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 151529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9345386                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11478037                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9345386                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858168                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858168                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.165273                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.165273                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61714098                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18788460                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17825022                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3144                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8019911                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3035529                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2474326                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201194                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1233588                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1176214                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          323283                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8878                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3120146                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16573643                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3035529                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1499497                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3471764                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1085531                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        439833                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1530714                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86622                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7913225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.594885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.376641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4441461     56.13%     56.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          242042      3.06%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          252731      3.19%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          397626      5.02%     67.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          188658      2.38%     69.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          266148      3.36%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          178245      2.25%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          131825      1.67%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1814489     22.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7913225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.378499                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.066562                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3286662                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       397043                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3321065                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        27885                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        880566                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       514314                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          932                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19798818                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3572                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        880566                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3452961                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          98227                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        85535                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3180593                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       215339                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19083266                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        123645                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        64182                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26723810                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88950478                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88950478                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16273834                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10449882                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3274                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1673                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           571904                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1778656                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       915423                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9781                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       305748                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17882620                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14185703                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25575                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6181759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19090974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7913225                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.792658                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.929986                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2727138     34.46%     34.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1719826     21.73%     56.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1127157     14.24%     70.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       756248      9.56%     80.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       695493      8.79%     88.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       387544      4.90%     93.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       348712      4.41%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        78001      0.99%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73106      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7913225                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         106559     77.68%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15615     11.38%     89.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15008     10.94%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11841045     83.47%     83.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       188699      1.33%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1600      0.01%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1405550      9.91%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       748809      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14185703                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.768811                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             137182                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009670                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36447383                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24067783                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13779500                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14322885                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20007                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       713906                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       241552                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        880566                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          58247                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12623                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17885912                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        43862                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1778656                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       915423                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1666                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10624                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120330                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114431                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       234761                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13928902                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1312151                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       256796                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2034025                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1980169                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            721874                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.736790                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13790188                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13779500                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9043809                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25712978                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.718161                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351722                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9482459                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11674427                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6211460                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3263                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203054                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7032659                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660030                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176281                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2675491     38.04%     38.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2000037     28.44%     66.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       794992     11.30%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       397925      5.66%     83.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       366741      5.21%     88.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166296      2.36%     91.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       182239      2.59%     93.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        92751      1.32%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       356187      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7032659                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9482459                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11674427                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1738611                       # Number of memory references committed
system.switch_cpus2.commit.loads              1064743                       # Number of loads committed
system.switch_cpus2.commit.membars               1625                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1685536                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10516910                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       240593                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       356187                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24562190                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36653384                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 106686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9482459                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11674427                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9482459                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845763                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845763                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.182365                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.182365                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62530440                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19113924                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18224262                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3250                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8019911                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2979733                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2428117                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       202507                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1216958                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1160927                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          314485                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8976                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3123770                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16256737                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2979733                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1475412                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3602526                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1038177                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        429167                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1530646                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7989281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.516114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.326334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4386755     54.91%     54.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          373516      4.68%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          372064      4.66%     64.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          460622      5.77%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          143872      1.80%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          182275      2.28%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          153169      1.92%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          139508      1.75%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1777500     22.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7989281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.371542                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.027047                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3276822                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       403142                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3443463                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        32347                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        833506                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       503522                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19376948                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1946                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        833506                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3425513                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          46212                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       185621                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3325100                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       173320                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18706811                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        106847                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        47318                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26277574                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87149892                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87149892                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16297355                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9980190                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3467                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1843                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           477370                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1729985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       896086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8113                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       277951                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17581513                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3477                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14159822                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29476                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5866242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17694175                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          170                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7989281                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.772352                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.910268                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2829497     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1663274     20.82%     56.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1110546     13.90%     70.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       774501      9.69%     79.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       768348      9.62%     89.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       369054      4.62%     94.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       351124      4.39%     98.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        56949      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        65988      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7989281                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          89667     75.57%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14825     12.49%     88.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14159     11.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11834474     83.58%     83.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       177189      1.25%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1617      0.01%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1401464      9.90%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       745078      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14159822                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.765583                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             118651                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008379                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36457051                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23451351                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13763018                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14278473                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        17162                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       666354                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       220745                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        833506                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          24846                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4088                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17584990                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        38496                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1729985                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       896086                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1828                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3189                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       122727                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       114046                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       236773                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13914215                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1308389                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       245606                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2028412                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1986574                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            720023                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.734959                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13779007                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13763018                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8933077                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25211525                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.716106                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354325                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9479448                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11685197                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5899816                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       203952                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7155775                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.632974                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.162526                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2810307     39.27%     39.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1957619     27.36%     66.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       797255     11.14%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       432921      6.05%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       378526      5.29%     89.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       154863      2.16%     91.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       173223      2.42%     93.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       101940      1.42%     95.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       349121      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7155775                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9479448                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11685197                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1738969                       # Number of memory references committed
system.switch_cpus3.commit.loads              1063628                       # Number of loads committed
system.switch_cpus3.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1695542                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10519198                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       241536                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       349121                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24391498                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36004367                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  30630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9479448                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11685197                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9479448                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.846031                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.846031                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.181989                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.181989                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62458131                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19134141                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17902022                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3300                       # number of misc regfile writes
system.l2.replacements                           4302                       # number of replacements
system.l2.tagsinuse                      32762.171371                       # Cycle average of tags in use
system.l2.total_refs                          1163128                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37058                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.386691                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           482.462657                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     39.154506                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    759.291070                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     35.315985                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    771.333119                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     38.885523                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    298.625021                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     37.706414                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    255.463015                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10555.997872                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8656.959015                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6090.007834                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4740.969340                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014724                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001195                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.023172                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001078                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.023539                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001187                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.009113                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001151                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.007796                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.322143                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.264189                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.185852                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.144683                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999822                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3982                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5384                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3615                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3071                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16063                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4807                       # number of Writeback hits
system.l2.Writeback_hits::total                  4807                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   172                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4006                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3666                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3110                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16235                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4006                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5442                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3666                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3110                       # number of overall hits
system.l2.overall_hits::total                   16235                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1442                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1563                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          593                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          539                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4302                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1442                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1563                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          593                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          539                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4302                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1442                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1563                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          593                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          539                       # number of overall misses
system.l2.overall_misses::total                  4302                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2224263                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     88739343                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2351967                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     91333515                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2370374                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     37739827                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2570476                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     33571487                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       260901252                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2224263                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     88739343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2351967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     91333515                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2370374                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     37739827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2570476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     33571487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        260901252                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2224263                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     88739343                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2351967                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     91333515                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2370374                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     37739827                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2570476                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     33571487                       # number of overall miss cycles
system.l2.overall_miss_latency::total       260901252                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5424                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6947                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4208                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20365                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4807                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4807                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           58                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               172                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5448                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7005                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4259                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20537                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5448                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7005                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4259                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20537                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.265855                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.224989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.140922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.149307                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.211245                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.264684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.223126                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.139235                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.147712                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209476                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.264684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.223126                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.139235                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.147712                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209476                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 52958.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61539.072816                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57365.048780                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 58434.750480                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 56437.476190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63642.204047                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 64261.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 62284.762523                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60646.502092                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52958.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61539.072816                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57365.048780                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 58434.750480                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 56437.476190                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63642.204047                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 64261.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 62284.762523                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60646.502092                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52958.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61539.072816                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57365.048780                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 58434.750480                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 56437.476190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63642.204047                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 64261.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 62284.762523                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60646.502092                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1405                       # number of writebacks
system.l2.writebacks::total                      1405                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1442                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1563                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          593                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          539                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4302                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4302                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1984369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     80388340                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2113358                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     82274433                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2132559                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     34322776                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2344506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     30452454                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    236012795                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1984369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     80388340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2113358                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     82274433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2132559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     34322776                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2344506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     30452454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    236012795                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1984369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     80388340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2113358                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     82274433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2132559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     34322776                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2344506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     30452454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    236012795                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.265855                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.224989                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.140922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.149307                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.211245                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.264684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.223126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.139235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.147712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.209476                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.264684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.223126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.139235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.147712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209476                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47246.880952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55747.808599                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51545.317073                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 52638.792706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50775.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57879.892074                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58612.650000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 56498.059369                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54861.179684                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47246.880952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55747.808599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51545.317073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 52638.792706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 50775.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57879.892074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 58612.650000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 56498.059369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54861.179684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47246.880952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55747.808599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51545.317073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 52638.792706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 50775.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57879.892074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 58612.650000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 56498.059369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54861.179684                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               557.640363                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754331                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1776160.161348                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.599633                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.040731                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068269                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825386                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893654                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721810                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721810                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721810                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721810                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721810                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721810                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3199756                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3199756                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3199756                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3199756                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3199756                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3199756                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721862                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721862                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721862                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721862                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721862                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721862                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 61533.769231                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61533.769231                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 61533.769231                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61533.769231                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 61533.769231                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61533.769231                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2759479                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2759479                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2759479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2759479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2759479                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2759479                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59988.673913                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59988.673913                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 59988.673913                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59988.673913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 59988.673913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59988.673913                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5448                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223252053                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5704                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39139.560484                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   202.073329                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    53.926671                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.789349                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.210651                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2057592                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2057592                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1129                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1129                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2495176                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2495176                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2495176                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2495176                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16617                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16689                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16689                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16689                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16689                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    723004234                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    723004234                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2821055                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2821055                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    725825289                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    725825289                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    725825289                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    725825289                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511865                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008011                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008011                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006644                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006644                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006644                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006644                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43509.913582                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43509.913582                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39181.319444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39181.319444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43491.239080                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43491.239080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43491.239080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43491.239080                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1110                       # number of writebacks
system.cpu0.dcache.writebacks::total             1110                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11193                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11193                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11241                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11241                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11241                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11241                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5424                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5424                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5448                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5448                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    126888019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    126888019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       684259                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       684259                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    127572278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    127572278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    127572278                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    127572278                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23393.808813                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23393.808813                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 28510.791667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28510.791667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23416.350587                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23416.350587                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23416.350587                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23416.350587                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.994625                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088485786                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2105388.367505                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.994625                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062491                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818902                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1512435                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1512435                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1512435                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1512435                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1512435                       # number of overall hits
system.cpu1.icache.overall_hits::total        1512435                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3061271                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3061271                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3061271                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3061271                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3061271                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3061271                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1512490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1512490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1512490                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1512490                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1512490                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1512490                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55659.472727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55659.472727                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55659.472727                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55659.472727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55659.472727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55659.472727                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2687363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2687363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2687363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2687363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2687363                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2687363                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59719.177778                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59719.177778                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 59719.177778                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59719.177778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 59719.177778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59719.177778                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7005                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177683998                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7261                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24471.009227                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.029902                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.970098                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886836                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113164                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1014894                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1014894                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       655546                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        655546                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2221                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2221                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1572                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1572                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1670440                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1670440                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1670440                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1670440                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13610                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13610                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          220                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          220                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13830                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13830                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13830                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13830                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    440610451                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    440610451                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9564442                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9564442                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    450174893                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    450174893                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    450174893                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    450174893                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1028504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1028504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       655766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       655766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1684270                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1684270                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1684270                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1684270                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013233                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013233                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000335                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000335                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008211                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008211                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008211                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008211                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32374.022851                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32374.022851                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 43474.736364                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 43474.736364                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32550.606869                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32550.606869                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32550.606869                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32550.606869                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1911                       # number of writebacks
system.cpu1.dcache.writebacks::total             1911                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6663                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6663                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          162                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          162                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6825                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6825                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6825                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6825                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6947                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6947                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7005                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7005                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    148430409                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    148430409                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1770135                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1770135                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    150200544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    150200544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    150200544                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    150200544                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006754                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006754                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004159                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004159                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004159                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004159                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21366.116165                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21366.116165                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 30519.568966                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30519.568966                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21441.904925                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21441.904925                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21441.904925                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21441.904925                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.856158                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086306678                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2146851.142292                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.856158                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065475                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805859                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1530652                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1530652                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1530652                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1530652                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1530652                       # number of overall hits
system.cpu2.icache.overall_hits::total        1530652                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           62                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           62                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           62                       # number of overall misses
system.cpu2.icache.overall_misses::total           62                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3961713                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3961713                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3961713                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3961713                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3961713                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3961713                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1530714                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1530714                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1530714                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1530714                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1530714                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1530714                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 63898.596774                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63898.596774                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 63898.596774                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63898.596774                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 63898.596774                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63898.596774                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2821064                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2821064                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2821064                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2821064                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2821064                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2821064                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 64115.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64115.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 64115.090909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64115.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 64115.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64115.090909                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4259                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166155335                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4515                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36800.738649                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.259390                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.740610                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872107                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127893                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1027083                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1027083                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       670420                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        670420                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1629                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1629                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1625                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1625                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1697503                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1697503                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1697503                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1697503                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10682                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10682                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10848                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10848                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10848                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10848                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    366695273                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    366695273                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5995546                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5995546                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    372690819                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    372690819                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    372690819                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    372690819                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1037765                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1037765                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       670586                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       670586                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1708351                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1708351                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1708351                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1708351                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010293                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010293                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000248                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000248                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006350                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006350                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006350                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006350                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34328.334862                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34328.334862                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36117.746988                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36117.746988                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34355.717091                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34355.717091                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34355.717091                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34355.717091                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          935                       # number of writebacks
system.cpu2.dcache.writebacks::total              935                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6474                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6474                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6589                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6589                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6589                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6589                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4208                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4208                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4259                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4259                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4259                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4259                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     72523439                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     72523439                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1370273                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1370273                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     73893712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     73893712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     73893712                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     73893712                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004055                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004055                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002493                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002493                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002493                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002493                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17234.657557                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17234.657557                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 26868.098039                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26868.098039                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17350.014557                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17350.014557                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17350.014557                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17350.014557                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               506.675113                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089491901                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2140455.601179                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.675113                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061979                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.811979                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1530592                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1530592                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1530592                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1530592                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1530592                       # number of overall hits
system.cpu3.icache.overall_hits::total        1530592                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3773120                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3773120                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3773120                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3773120                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3773120                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3773120                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1530646                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1530646                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1530646                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1530646                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1530646                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1530646                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 69872.592593                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 69872.592593                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 69872.592593                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 69872.592593                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 69872.592593                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 69872.592593                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2949398                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2949398                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2949398                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2949398                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2949398                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2949398                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 71936.536585                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 71936.536585                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 71936.536585                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 71936.536585                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 71936.536585                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 71936.536585                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3649                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161219620                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3905                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              41285.434059                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.763695                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.236305                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.862358                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.137642                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1026117                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1026117                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       671787                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        671787                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1769                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1769                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1650                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1697904                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1697904                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1697904                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1697904                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7210                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7210                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          144                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7354                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7354                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7354                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7354                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    211171830                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    211171830                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4910028                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4910028                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    216081858                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    216081858                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    216081858                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    216081858                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1033327                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1033327                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       671931                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       671931                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1705258                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1705258                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1705258                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1705258                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006977                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006977                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000214                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000214                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004313                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004313                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004313                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004313                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 29288.742025                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29288.742025                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 34097.416667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34097.416667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 29382.901550                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29382.901550                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 29382.901550                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29382.901550                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          851                       # number of writebacks
system.cpu3.dcache.writebacks::total              851                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3600                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3600                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          105                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3705                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3705                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3705                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3705                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3610                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3610                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3649                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3649                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3649                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3649                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     67288880                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     67288880                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       967727                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       967727                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     68256607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     68256607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     68256607                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     68256607                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003494                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003494                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002140                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002140                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002140                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002140                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18639.578947                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18639.578947                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24813.512821                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24813.512821                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18705.565086                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18705.565086                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18705.565086                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18705.565086                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
