--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s200,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
ADC__BD0      |   12.454(R)|   -1.192(R)|clk_BUFGP         |   0.000|
ADC__BD1      |   12.655(R)|   -2.590(R)|clk_BUFGP         |   0.000|
ADC__BD2      |   12.249(R)|   -2.757(R)|clk_BUFGP         |   0.000|
ADC__BD3      |   12.219(R)|   -2.679(R)|clk_BUFGP         |   0.000|
ADC__BD4      |   11.950(R)|   -2.786(R)|clk_BUFGP         |   0.000|
ADC__BD5      |   11.974(R)|   -2.538(R)|clk_BUFGP         |   0.000|
ADC__BD6      |   12.647(R)|   -2.607(R)|clk_BUFGP         |   0.000|
ADC__BD7      |   12.392(R)|   -2.092(R)|clk_BUFGP         |   0.000|
ADC__BD8      |   12.614(R)|   -2.611(R)|clk_BUFGP         |   0.000|
ADC__BD9      |   12.255(R)|   -2.699(R)|clk_BUFGP         |   0.000|
ADC__BD10     |   11.721(R)|   -2.892(R)|clk_BUFGP         |   0.000|
ADC__BD11     |   11.938(R)|   -2.573(R)|clk_BUFGP         |   0.000|
ADC__BD12     |   11.406(R)|   -3.142(R)|clk_BUFGP         |   0.000|
ADC__BD13     |   11.697(R)|   -3.358(R)|clk_BUFGP         |   0.000|
ADC__BD14     |   11.520(R)|   -2.116(R)|clk_BUFGP         |   0.000|
ADC__BD15     |   11.609(R)|   -3.266(R)|clk_BUFGP         |   0.000|
ADC__DBUSY_bar|    0.861(R)|    0.779(R)|clk_BUFGP         |   0.000|
DIP_0         |    7.695(R)|   -1.218(R)|clk_BUFGP         |   0.000|
DIP_1         |    7.474(R)|   -1.436(R)|clk_BUFGP         |   0.000|
DIP_2         |    7.984(R)|   -1.521(R)|clk_BUFGP         |   0.000|
DIP_3         |    8.759(R)|   -1.490(R)|clk_BUFGP         |   0.000|
Uart_RXD      |    5.008(R)|   -2.915(R)|clk_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |   11.035(R)|clk_BUFGP         |   0.000|
LED<1>      |   10.736(R)|clk_BUFGP         |   0.000|
LED<2>      |   10.933(R)|clk_BUFGP         |   0.000|
LED<3>      |   11.411(R)|clk_BUFGP         |   0.000|
Uart_TXD    |   10.535(R)|clk_BUFGP         |   0.000|
rsclk0      |   10.167(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.863|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 05 14:30:33 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 191 MB



