<sld_project_info>
  <project>
    <hash md5_digest_80b="44e4e393ad39e807d9a9"/>
  </project>
  <file_info>
    <file device="5CSXFC6D6F31C6" path="lab1.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="4" ir_width="1" node_addr_width="1" node_count="1"/>
  <node_info>
    <node hpath="lab1_system:u0|lab1_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:lab1_system_JTAG_UART_alt_jtag_atlantic" instance_id="0" mfg_id="110" node_id="128" sld_node_info="0xC006E00" version="1">
      <parameters>
        <parameter name="INSTANCE_ID" type="dec" value="0"/>
        <parameter name="SLD_NODE_INFO" type="ubin" value="00001100000000000110111000000000"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="YES"/>
        <parameter name="LOG2_TXFIFO_DEPTH" type="dec" value="6"/>
        <parameter name="LOG2_RXFIFO_DEPTH" type="dec" value="6"/>
        <parameter name="RESERVED" type="dec" value="0"/>
        <parameter name="DATA_WIDTH" type="dec" value="8"/>
        <parameter name="SCAN_LENGTH" type="dec" value="11"/>
      </parameters>
      <inputs>
        <port name="clk" source="lab1_system:u0|lab1_system_JTAG_UART:jtag_uart|clk"/>
        <port name="rst_n" source="lab1_system:u0|lab1_system_JTAG_UART:jtag_uart|rst_n"/>
        <port name="r_val" source="lab1_system:u0|lab1_system_JTAG_UART:jtag_uart|r_val"/>
        <port name="r_dat[0]" source="lab1_system:u0|lab1_system_JTAG_UART:jtag_uart|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w|r_dat[0]"/>
        <port name="r_dat[1]" source="lab1_system:u0|lab1_system_JTAG_UART:jtag_uart|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w|r_dat[1]"/>
        <port name="r_dat[2]" source="lab1_system:u0|lab1_system_JTAG_UART:jtag_uart|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w|r_dat[2]"/>
        <port name="r_dat[3]" source="lab1_system:u0|lab1_system_JTAG_UART:jtag_uart|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w|r_dat[3]"/>
        <port name="r_dat[4]" source="lab1_system:u0|lab1_system_JTAG_UART:jtag_uart|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w|r_dat[4]"/>
        <port name="r_dat[5]" source="lab1_system:u0|lab1_system_JTAG_UART:jtag_uart|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w|r_dat[5]"/>
        <port name="r_dat[6]" source="lab1_system:u0|lab1_system_JTAG_UART:jtag_uart|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w|r_dat[6]"/>
        <port name="r_dat[7]" source="lab1_system:u0|lab1_system_JTAG_UART:jtag_uart|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w|r_dat[7]"/>
        <port name="t_dav" source="lab1_system:u0|lab1_system_JTAG_UART:jtag_uart|t_dav"/>
        <port name="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_raw_tck" source="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_raw_tck"/>
        <port name="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_tdi" source="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_tdi"/>
        <port name="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_jtag_state_rti" source="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_jtag_state_rti"/>
        <port name="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_usr1" source="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_usr1"/>
        <port name="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_clr" source="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_clr"/>
        <port name="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_ena" source="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_ena"/>
        <port name="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_ir_in_0_" source="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_ir_in_0_"/>
        <port name="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_jtag_state_cdr" source="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_jtag_state_cdr"/>
        <port name="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_jtag_state_sdr" source="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_jtag_state_sdr"/>
        <port name="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_jtag_state_udr" source="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_jtag_state_udr"/>
      </inputs>
      <outputs>
        <port name="r_ena"/>
        <port name="r_ena"/>
        <port name="t_ena"/>
        <port name="t_ena"/>
        <port name="t_dat[0]"/>
        <port name="t_dat[1]"/>
        <port name="t_dat[2]"/>
        <port name="t_dat[3]"/>
        <port name="t_dat[4]"/>
        <port name="t_dat[5]"/>
        <port name="t_dat[6]"/>
        <port name="t_dat[7]"/>
        <port name="t_pause"/>
        <port name="t_pause"/>
        <port name="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_tdo"/>
        <port name="jtag.bp.u0_jtag_uart_lab1_system_JTAG_UART_alt_jtag_atlantic_ir_out_0_"/>
      </outputs>
    </node>
  </node_info>
  <sld_infos>
    <sld_info hpath="lab1_system:u0" name="u0">
      <assignment_values>
        <assignment_value text="QSYS_NAME lab1_system HAS_SOPCINFO 1 GENERATION_ID 1728481139"/>
      </assignment_values>
      <parameters/>
    </sld_info>
    <sld_info hpath="sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:instrumentation_fabric" library="alt_sld_fab" name="instrumentation_fabric">
      <assignment_values>
        <assignment_value text="QSYS_NAME alt_sld_fab HAS_SOPCINFO 1"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
