general register module for cpu


ver 1.0:
·if addr_rd == addr_wr, then data_rd will be data_wr
·x0 is always zero
·2 read ports (for rs1&rs2)
·1 write port (for rd)


ver 1.2:
·registers update at the negedge of clk