// Seed: 2051703766
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_9(
      "" == id_8 / id_6, id_6, id_7
  );
  generate
    for (id_10 = (id_4); 1; id_10 = 1'h0) begin : id_11
      assign id_11 = id_10;
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1'b0;
  reg id_11;
  assign id_6 = 1;
  reg id_12;
  assign id_11 = id_5;
  always @(posedge id_4 or id_8) id_12 = #1 id_5;
  assign id_8 = "";
  module_0(
      id_2, id_2, id_9, id_6, id_6, id_7, id_2, id_2
  );
endmodule
