// Seed: 3868414859
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    input  wand  id_2
);
  wire id_4;
  assign id_0 = 1;
  wire id_5;
  id_6(
      .id_0(id_5), .id_1(~1), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    output tri   id_2,
    input  wor   id_3,
    input  wor   id_4
);
  tri id_6 = 1;
  module_0(
      id_2, id_0, id_0
  );
  wire id_7;
endmodule
