Library {
  Name			  "casper_library_communications"
  Version		  8.0
  MdlSubVersion		  0
  SavedCharacterEncoding  "UTF-8"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [1920.0, 0.0, 1280.0, 1024.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[1244.0, 861.0]
	ZoomFactor		[1.0]
	Offset			[-49.246878842126762, -8.4164424104407658]
      }
    }
  }
  Created		  "Thu Sep 02 12:37:07 2010"
  Creator		  "mdexter"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "paulp"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Aug 14 17:23:37 2014"
  RTWModifiedTimeStamp	  329937019
  ModelVersionFormat	  "1.%<AutoIncrement:27>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  RecordCoverage	  off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      6
      Version		      "1.12.1"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  7
	  Version		  "1.12.1"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  8
	  Version		  "1.12.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  9
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  10
	  Version		  "1.12.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "UseLocalSettings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  11
	  Version		  "1.12.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  12
	  Version		  "1.12.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  13
	  Version		  "1.12.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  14
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      15
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Classic"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      16
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      on
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 400, 210, 1280, 840 ] 
    }
    PropName		    "ConfigurationSets"
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      From
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "Array"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
  }
  System {
    Name		    "casper_library_communications"
    Location		    [1920, 0, 3200, 1024]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "3353"
    Block {
      BlockType		      SubSystem
      Name		      "frame_len_checker"
      SID		      "1904"
      Tag		      "casper:frame_len_checker"
      Ports		      [3, 1]
      Position		      [885, 46, 1005, 124]
      ZOrder		      1006
      BackgroundColor	      "[1.000000, 0.666667, 0.498039]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		17
	$ClassName		"Simulink.Mask"
	Description		"Monitors valid, EOF and bad_frame signals in/from a 10Gbe core and outputs an error signal. Can be used"
	" to drive an error counter or latched as a flag."
	Object {
	  $PropName		  "Parameters"
	  $ObjectID		  18
	  $ClassName		  "Simulink.MaskParameter"
	  Type			  "edit"
	  Name			  "frame_len"
	  Prompt		  "Frame length (64-bit words):"
	  Value			  "640 + 3 + 1"
	}
      }
      System {
	Name			"frame_len_checker"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "valid"
	  SID			  "1905"
	  Position		  [20, 213, 50, 227]
	  ZOrder		  6
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof"
	  SID			  "1906"
	  Position		  [20, 168, 50, 182]
	  ZOrder		  5
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "bad_frame"
	  SID			  "1907"
	  Position		  [20, 123, 50, 137]
	  ZOrder		  7
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  SID			  "1908"
	  Ports			  [0, 1]
	  Position		  [390, 216, 420, 234]
	  ZOrder		  -5
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "frame_len - 1"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "(ceil(log2(frame_len)))+1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,992,643"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,18,0,1,white,blue,0,c3b0d470,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16.3"
	  "3 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33 16"
	  ".33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1"
	  " 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946"
	  " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
	  "_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  SID			  "1909"
	  Ports			  [2, 1]
	  Position		  [280, 176, 305, 214]
	  ZOrder		  -11
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,38,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 38 38 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[22.33 22.33 25"
	  ".33 22.33 25.33 25.33 25.33 22.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[19.33 19.33 22.33 22.33 19.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[16.33 16.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatc"
	  "h([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[13.33 13.33 16.33 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical5"
	  SID			  "1910"
	  Ports			  [2, 1]
	  Position		  [515, 136, 540, 174]
	  ZOrder		  -15
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,38,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 38 38 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[22.33 22.33 25"
	  ".33 22.33 25.33 25.33 25.33 22.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[19.33 19.33 22.33 22.33 19.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[16.33 16.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatc"
	  "h([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[13.33 13.33 16.33 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical6"
	  SID			  "1911"
	  Ports			  [2, 1]
	  Position		  [230, 146, 255, 184]
	  ZOrder		  -16
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,38,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 38 38 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[22.33 22.33 25"
	  ".33 22.33 25.33 25.33 25.33 22.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[19.33 19.33 22.33 22.33 19.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[16.33 16.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatc"
	  "h([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[13.33 13.33 16.33 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('or')"
	  ";\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  SID			  "1912"
	  Ports			  [2, 1]
	  Position		  [445, 203, 490, 232]
	  ZOrder		  -17
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,416,203"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,29,2,1,white,blue,0,850de6e7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 29 29 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 29 29 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22.4"
	  "4 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\n"
	  "color('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\neq b','texmode','on');\nc"
	  "olor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "payload_cnt"
	  SID			  "1913"
	  Ports			  [2, 1]
	  Position		  [325, 181, 375, 234]
	  ZOrder		  -20
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "frame_len - 1"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "(ceil(log2(frame_len)))+1"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,416,716"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,55,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.77 34.77 "
	  "41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 34.77 34.77"
	  " 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20.77 ],[1 1 1 ])"
	  ";\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp"
	  "('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "frame_len_error"
	  SID			  "1914"
	  Position		  [615, 148, 645, 162]
	  ZOrder		  4
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Logical5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "payload_cnt"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "eof"
	  SrcPort		  1
	  DstBlock		  "Logical6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "payload_cnt"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bad_frame"
	  SrcPort		  1
	  Points		  [110, 0; 0, 25]
	  DstBlock		  "Logical6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Logical1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "payload_cnt"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Logical6"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical5"
	  SrcPort		  1
	  DstBlock		  "frame_len_error"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "gbe_mux"
      SID		      "1"
      Ports		      [11, 8]
      Position		      [230, 47, 340, 313]
      ZOrder		      -1
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		19
	$ClassName		"Simulink.Mask"
	Type			"pkt_mux"
	Description		"Merges two packet streams into one. Does round-robin arbitration."
      }
      System {
	Name			"gbe_mux"
	Location		[12, 45, 1424, 970]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "d_in_0"
	  SID			  "2"
	  Position		  [40, 223, 70, 237]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_0"
	  SID			  "3"
	  Position		  [40, 73, 70, 87]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dest_ip_0"
	  SID			  "4"
	  Position		  [40, 188, 70, 202]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof_0"
	  SID			  "5"
	  Position		  [40, 108, 70, 122]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "discard_0"
	  SID			  "6"
	  Position		  [40, 144, 70, 156]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "d_in_1"
	  SID			  "7"
	  Position		  [30, 698, 60, 712]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_1"
	  SID			  "8"
	  Position		  [30, 548, 60, 562]
	  ZOrder		  -7
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dest_ip_1"
	  SID			  "9"
	  Position		  [30, 663, 60, 677]
	  ZOrder		  -8
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof_1"
	  SID			  "10"
	  Position		  [30, 583, 60, 597]
	  ZOrder		  -9
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "discard_1"
	  SID			  "11"
	  Position		  [30, 618, 60, 632]
	  ZOrder		  -10
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rd_ack"
	  SID			  "12"
	  Position		  [705, 423, 735, 437]
	  ZOrder		  -11
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "0_eof_AND_1_not_empty"
	  SID			  "13"
	  Ports			  [2, 1]
	  Position		  [360, 477, 385, 508]
	  ZOrder		  -12
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 31 31 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[18.33 18.33 21"
	  ".33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[15.33 15.33 18.33 18.33 15.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[12.33 12.33 15.33 15.33 12.33 ],[1 1 1 ]);\npatc"
	  "h([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0.946 0.973 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "1_eof_AND_0_valid"
	  SID			  "14"
	  Ports			  [2, 1]
	  Position		  [360, 422, 385, 453]
	  ZOrder		  -13
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 31 31 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[18.33 18.33 21"
	  ".33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[15.33 15.33 18.33 18.33 15.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[12.33 12.33 15.33 15.33 12.33 ],[1 1 1 ]);\npatc"
	  "h([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0.946 0.973 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  SID			  "15"
	  Ports			  [5, 1]
	  Position		  [190, 661, 220, 709]
	  ZOrder		  -14
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "5"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,48,5,1,white,blue,0,64797e70,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 48 48 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[28.44 28.44 32.44 "
	  "28.44 32.44 32.44 32.44 28.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[24.44 24.44 28.44 28.44 24.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 16.44 20.44 20.44 16.44 ],[0.931 0.946 0.973 ]);\nfprintf('','CO"
	  "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\n\n"
	  "\n\ncolor('black');port_label('input',5,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nfprintf"
	  "('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  SID			  "16"
	  Ports			  [5, 1]
	  Position		  [180, 186, 210, 234]
	  ZOrder		  -15
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "5"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,48,5,1,white,blue,0,64797e70,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 48 48 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[28.44 28.44 32.44 "
	  "28.44 32.44 32.44 32.44 28.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[24.44 24.44 28.44 28.44 24.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 16.44 20.44 20.44 16.44 ],[0.931 0.946 0.973 ]);\nfprintf('','CO"
	  "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\n\n"
	  "\n\ncolor('black');port_label('input',5,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nfprintf"
	  "('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  SID			  "17"
	  Ports			  [1, 1]
	  Position		  [400, 486, 425, 504]
	  ZOrder		  -16
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast');\nfprin"
	  "tf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  SID			  "18"
	  Ports			  [1, 1]
	  Position		  [400, 431, 425, 449]
	  ZOrder		  -17
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast');\nfprin"
	  "tf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "19"
	  Position		  [660, 398, 710, 412]
	  ZOrder		  -18
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  SID			  "20"
	  Position		  [130, 788, 180, 802]
	  ZOrder		  -19
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From19"
	  SID			  "21"
	  Position		  [245, 493, 300, 507]
	  ZOrder		  -20
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid1"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "22"
	  Position		  [660, 448, 710, 462]
	  ZOrder		  -21
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  SID			  "23"
	  Position		  [245, 423, 300, 437]
	  ZOrder		  -22
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid0"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  SID			  "24"
	  Position		  [245, 479, 300, 491]
	  ZOrder		  -23
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof0"
	}
	Block {
	  BlockType		  From
	  Name			  "From23"
	  SID			  "25"
	  Position		  [245, 437, 300, 453]
	  ZOrder		  -24
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof1"
	}
	Block {
	  BlockType		  From
	  Name			  "From24"
	  SID			  "26"
	  Position		  [455, 211, 505, 229]
	  ZOrder		  -25
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_out0"
	}
	Block {
	  BlockType		  From
	  Name			  "From25"
	  SID			  "27"
	  Position		  [455, 193, 505, 207]
	  ZOrder		  -26
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "28"
	  Position		  [145, 318, 195, 332]
	  ZOrder		  -27
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From32"
	  SID			  "29"
	  Position		  [455, 231, 505, 249]
	  ZOrder		  -28
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_out1"
	}
	Block {
	  BlockType		  From
	  Name			  "From43"
	  SID			  "30"
	  Position		  [675, 492, 725, 508]
	  ZOrder		  -29
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_sel"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  SID			  "31"
	  Ports			  [1, 1]
	  Position		  [245, 276, 285, 284]
	  ZOrder		  -30
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out10"
	  SID			  "32"
	  Ports			  [1, 1]
	  Position		  [755, 122, 810, 138]
	  ZOrder		  -31
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 16 16 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 16 16 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.964 0.964 0.964 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([24"
	  ".55 31.44 29.44 27.44 25.44 22.55 24.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.964 0.964 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
	  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text')"
	  ";"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out11"
	  SID			  "33"
	  Ports			  [1, 1]
	  Position		  [755, 137, 810, 153]
	  ZOrder		  -32
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 16 16 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 16 16 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.964 0.964 0.964 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([24"
	  ".55 31.44 29.44 27.44 25.44 22.55 24.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.964 0.964 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
	  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text')"
	  ";"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out12"
	  SID			  "34"
	  Ports			  [1, 1]
	  Position		  [755, 77, 810, 93]
	  ZOrder		  -33
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 16 16 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 16 16 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.964 0.964 0.964 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([24"
	  ".55 31.44 29.44 27.44 25.44 22.55 24.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.964 0.964 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
	  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text')"
	  ";"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out13"
	  SID			  "35"
	  Ports			  [1, 1]
	  Position		  [230, 761, 270, 769]
	  ZOrder		  -34
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out14"
	  SID			  "36"
	  Ports			  [1, 1]
	  Position		  [230, 731, 270, 739]
	  ZOrder		  -35
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out15"
	  SID			  "37"
	  Ports			  [1, 1]
	  Position		  [230, 776, 270, 784]
	  ZOrder		  -36
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out16"
	  SID			  "38"
	  Ports			  [1, 1]
	  Position		  [230, 791, 270, 799]
	  ZOrder		  -37
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out17"
	  SID			  "39"
	  Ports			  [1, 1]
	  Position		  [230, 806, 270, 814]
	  ZOrder		  -38
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  SID			  "40"
	  Ports			  [1, 1]
	  Position		  [245, 291, 285, 299]
	  ZOrder		  -39
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  SID			  "41"
	  Ports			  [1, 1]
	  Position		  [245, 261, 285, 269]
	  ZOrder		  -40
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  SID			  "42"
	  Ports			  [1, 1]
	  Position		  [245, 306, 285, 314]
	  ZOrder		  -41
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  SID			  "43"
	  Ports			  [1, 1]
	  Position		  [245, 321, 285, 329]
	  ZOrder		  -42
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  SID			  "44"
	  Ports			  [1, 1]
	  Position		  [245, 336, 285, 344]
	  ZOrder		  -43
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  SID			  "45"
	  Ports			  [1, 1]
	  Position		  [230, 746, 270, 754]
	  ZOrder		  -44
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  SID			  "46"
	  Ports			  [1, 1]
	  Position		  [755, 92, 810, 108]
	  ZOrder		  -45
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 16 16 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 16 16 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.964 0.964 0.964 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([24"
	  ".55 31.44 29.44 27.44 25.44 22.55 24.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.964 0.964 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
	  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text')"
	  ";"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out9"
	  SID			  "47"
	  Ports			  [1, 1]
	  Position		  [755, 107, 810, 123]
	  ZOrder		  -46
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 16 16 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 16 16 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.964 0.964 0.964 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([24"
	  ".55 31.44 29.44 27.44 25.44 22.55 24.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.964 0.964 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
	  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text')"
	  ";"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "48"
	  Position		  [430, 548, 460, 562]
	  ZOrder		  -47
	  ShowName		  off
	  GotoTag		  "valid1"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  SID			  "49"
	  Position		  [430, 618, 460, 632]
	  ZOrder		  -48
	  ShowName		  off
	  GotoTag		  "eof1"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  SID			  "50"
	  Position		  [555, 446, 605, 464]
	  ZOrder		  -49
	  ShowName		  off
	  GotoTag		  "in_sel"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  SID			  "51"
	  Position		  [235, 201, 285, 219]
	  ZOrder		  -50
	  ShowName		  off
	  GotoTag		  "d_out0"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  SID			  "52"
	  Position		  [290, 676, 340, 694]
	  ZOrder		  -51
	  ShowName		  off
	  GotoTag		  "d_out1"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "53"
	  Position		  [435, 73, 465, 87]
	  ZOrder		  -52
	  ShowName		  off
	  GotoTag		  "valid0"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "54"
	  Position		  [435, 153, 465, 167]
	  ZOrder		  -53
	  ShowName		  off
	  GotoTag		  "eof0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  SID			  "55"
	  Ports			  [1, 1]
	  Position		  [730, 399, 755, 411]
	  ZOrder		  -54
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,12,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 12 12 0 ]);\npatch([9.775 11.22 12.22 13.22 14.22 12.22 10.775 9.775 ],[7.11 7.11 8."
	  "11 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([10.775 12.22 11.22 9.775 10.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.9"
	  "31 0.946 0.973 ]);\npatch([9.775 11.22 12.22 10.775 9.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([10.775 1"
	  "4.22 13.22 12.22 11.22 9.775 10.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COM"
	  "MENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('','C"
	  "OMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  "56"
	  Ports			  [3, 1]
	  Position		  [490, 430, 535, 480]
	  ZOrder		  -55
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,50,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 50 50 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31.66 31.66 37."
	  "66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 31.66 31.66 25.66"
	  " ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 ],[1 1 1 ]);\npatch("
	  "[14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0.931 0.946 0.973 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
	  ",1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');p"
	  "ort_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  SID			  "57"
	  Ports			  [2, 1]
	  Position		  [325, 577, 355, 608]
	  ZOrder		  -56
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "1"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 31 31 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.44 "
	  "19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  SID			  "58"
	  Ports			  [2, 1]
	  Position		  [340, 102, 370, 133]
	  ZOrder		  -57
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 31 31 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.44 "
	  "19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ack_0_en"
	  SID			  "59"
	  Ports			  [2, 1]
	  Position		  [770, 400, 795, 420]
	  ZOrder		  -58
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,20,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ack_1_en"
	  SID			  "60"
	  Ports			  [2, 1]
	  Position		  [770, 440, 795, 460]
	  ZOrder		  -59
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,20,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "data_mux"
	  SID			  "61"
	  Ports			  [3, 1]
	  Position		  [560, 187, 585, 253]
	  ZOrder		  -60
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,66,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 9.42857 56.5714 66 0 ],[0.7"
	  "7 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 9.42857 56.5714 66 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5"
	  ".325 ],[36.33 36.33 39.33 36.33 39.33 39.33 39.33 36.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[33.33 "
	  "33.33 36.33 36.33 33.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[30.33 30.33 33.33 33.33 30"
	  ".33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[27.33 27.33 30.33 27.33 30.33 30.33 27.33 ],[0"
	  ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	  "ack');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3"
	  ",'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "eof_valid_mux"
	  SID			  "62"
	  Ports			  [2, 1]
	  Position		  [690, 248, 720, 272]
	  ZOrder		  -61
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,24,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[15.33 15.33 "
	  "18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 12.33 15.33 15.33"
	  " 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 ]);\n"
	  "patch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Scope
	  Name			  "in0"
	  SID			  "63"
	  Ports			  [6]
	  Position		  [305, 262, 325, 343]
	  ZOrder		  -62
	  Floating		  off
	  Location		  [-3, 41, 1381, 775]
	  Open			  off
	  NumInputPorts		  "6"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data"
	    axes2		    "valid"
	    axes3		    "dest_ip"
	    axes4		    "eof"
	    axes5		    "in_sel"
	    axes6		    "rd_ack"
	  }
	  ShowLegends		  off
	  YMin			  "0~0~0~0~-5~-5"
	  YMax			  "10000~1~10000~1~5~5"
	  SaveName		  "ScopeData4"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "in1"
	  SID			  "64"
	  Ports			  [6]
	  Position		  [290, 732, 310, 813]
	  ZOrder		  -63
	  Floating		  off
	  Location		  [-3, 41, 1381, 775]
	  Open			  off
	  NumInputPorts		  "6"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data"
	    axes2		    "valid"
	    axes3		    "dest_ip"
	    axes4		    "eof"
	    axes5		    "in_sel"
	    axes6		    "rd_ack"
	  }
	  ShowLegends		  off
	  YMin			  "0~0~0~0~-5~-5"
	  YMax			  "10000~1~10000~1~5~5"
	  SaveName		  "ScopeData1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_data"
	  SID			  "65"
	  Ports			  [1, 1]
	  Position		  [620, 199, 640, 211]
	  ZOrder		  -64
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "64"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "33"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[7.11 7.11 8.11"
	  " 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931 0."
	  "946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([8.775 12.22 11."
	  "22 10.22 9.22 7.775 8.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end "
	  "icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\nfprint"
	  "f('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_discard"
	  SID			  "66"
	  Ports			  [1, 1]
	  Position		  [620, 319, 640, 331]
	  ZOrder		  -65
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "96"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[7.11 7.11 8.11"
	  " 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931 0."
	  "946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([8.775 12.22 11."
	  "22 10.22 9.22 7.775 8.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end "
	  "icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\nfprint"
	  "f('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_eof"
	  SID			  "67"
	  Ports			  [1, 1]
	  Position		  [620, 259, 640, 271]
	  ZOrder		  -66
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Upper Bit Location + Width"
	  bit1			  "97"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[7.11 7.11 8.11"
	  " 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931 0."
	  "946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([8.775 12.22 11."
	  "22 10.22 9.22 7.775 8.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end "
	  "icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\nfprint"
	  "f('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_ip_addr"
	  SID			  "68"
	  Ports			  [1, 1]
	  Position		  [620, 284, 640, 296]
	  ZOrder		  -67
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "64"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[7.11 7.11 8.11"
	  " 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931 0."
	  "946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([8.775 12.22 11."
	  "22 10.22 9.22 7.775 8.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end "
	  "icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\nfprint"
	  "f('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Scope
	  Name			  "mux_out_raw"
	  SID			  "69"
	  Ports			  [5]
	  Position		  [830, 73, 860, 157]
	  ZOrder		  -68
	  Floating		  off
	  Location		  [-3, 41, 1381, 775]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data"
	    axes2		    "valid"
	    axes3		    "dest_ip"
	    axes4		    "eof"
	    axes5		    "select"
	  }
	  ShowLegends		  off
	  YMin			  "14.25~0.95~0.95~0.95~-1"
	  YMax			  "15.75~1.05~1.05~1.05~1"
	  SaveName		  "ScopeData5"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_valid"
	  SID			  "70"
	  Ports			  [1, 1]
	  Position		  [620, 229, 640, 241]
	  ZOrder		  -69
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "98"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[7.11 7.11 8.11"
	  " 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931 0."
	  "946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([8.775 12.22 11."
	  "22 10.22 9.22 7.775 8.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end "
	  "icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\nfprint"
	  "f('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_eof_0"
	  SID			  "71"
	  Ports			  [2, 1]
	  Position		  [255, 92, 280, 123]
	  ZOrder		  -70
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 31 31 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[18.33 18.33 21"
	  ".33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[15.33 15.33 18.33 18.33 15.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[12.33 12.33 15.33 15.33 12.33 ],[1 1 1 ]);\npatc"
	  "h([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0.946 0.973 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_eof_0_de"
	  SID			  "72"
	  Ports			  [2, 1]
	  Position		  [185, 112, 210, 143]
	  ZOrder		  -71
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,31,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 31 31 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[18.33 18.33 21"
	  ".33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[15.33 15.33 18.33 18.33 15.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[12.33 12.33 15.33 15.33 12.33 ],[1 1 1 ]);\npatc"
	  "h([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0.946 0.973 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('or');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_eof_1"
	  SID			  "73"
	  Ports			  [2, 1]
	  Position		  [245, 567, 270, 598]
	  ZOrder		  -72
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 31 31 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[18.33 18.33 21"
	  ".33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[15.33 15.33 18.33 18.33 15.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[12.33 12.33 15.33 15.33 12.33 ],[1 1 1 ]);\npatc"
	  "h([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0.946 0.973 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_eof_2"
	  SID			  "74"
	  Ports			  [2, 1]
	  Position		  [170, 587, 195, 618]
	  ZOrder		  -73
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,31,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 31 31 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[18.33 18.33 21"
	  ".33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[15.33 15.33 18.33 18.33 15.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[12.33 12.33 15.33 15.33 12.33 ],[1 1 1 ]);\npatc"
	  "h([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0.946 0.973 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('or');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_eof_ins0"
	  SID			  "75"
	  Ports			  [2, 1]
	  Position		  [395, 150, 420, 170]
	  ZOrder		  -74
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,20,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('or');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_eof_ins1"
	  SID			  "76"
	  Ports			  [2, 1]
	  Position		  [380, 615, 405, 635]
	  ZOrder		  -75
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,20,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14.2"
	  "2 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22 ],"
	  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9.55 1"
	  "6.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('or');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data"
	  SID			  "77"
	  Position		  [765, 198, 795, 212]
	  ZOrder		  -76
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  SID			  "78"
	  Position		  [765, 228, 795, 242]
	  ZOrder		  -77
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ip_addr"
	  SID			  "79"
	  Position		  [765, 283, 795, 297]
	  ZOrder		  -78
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  SID			  "80"
	  Position		  [765, 258, 795, 272]
	  ZOrder		  -79
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "discard"
	  SID			  "81"
	  Position		  [765, 318, 795, 332]
	  ZOrder		  -80
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ack_0"
	  SID			  "82"
	  Position		  [835, 403, 865, 417]
	  ZOrder		  -81
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ack_1"
	  SID			  "83"
	  Position		  [835, 443, 865, 457]
	  ZOrder		  -82
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "status_input_sel"
	  SID			  "84"
	  Position		  [760, 493, 790, 507]
	  ZOrder		  -83
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "valid_eof_ins0"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "valid_eof_ins0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "valid_eof_ins1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_eof_ins1"
	  SrcPort		  1
	  DstBlock		  "Goto11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out17"
	  SrcPort		  1
	  DstBlock		  "in1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "in0"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "mux_discard"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "discard"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d_in_0"
	  SrcPort		  1
	  Points		  [0, 0; 90, 0]
	  Branch {
	    DstBlock		    "Concat2"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "dest_ip_0"
	  SrcPort		  1
	  Points		  [50, 0; 0, 25; 30, 0]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Concat2"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "valid_eof_0_de"
	  SrcPort		  1
	  Points		  [5, 0; 0, -15]
	  DstBlock		  "valid_eof_0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "discard_0"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15; 60, 0]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Concat2"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "valid_eof_0_de"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "eof_0"
	  SrcPort		  1
	  Points		  [10, 0; 0, 5; 65, 0]
	  Branch {
	    Points		    [0, 190]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      Points		      [0, 80]
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "valid_eof_0_de"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "in0"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Gateway Out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "in0"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "in0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "in0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "in0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  DstBlock		  "Goto13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_eof_0"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "valid_eof_ins0"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Register2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "valid_0"
	  SrcPort		  1
	  Points		  [0, 0; 85, 0]
	  Branch {
	    Points		    [0, 200]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [55, 0]
	      Branch {
		Points			[85, 0]
		Branch {
		  DstBlock		  "Goto2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 45]
		  DstBlock		  "Register2"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"valid_eof_0"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "d_in_1"
	  SrcPort		  1
	  Points		  [0, 0; 85, 0]
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Gateway Out14"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Concat1"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "dest_ip_1"
	  SrcPort		  1
	  Points		  [45, 0; 0, 25; 30, 0]
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Gateway Out13"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Concat1"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ack_0_en"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ack_1_en"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "rd_ack"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "ack_1_en"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "ack_0_en"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "ack_1_en"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 375; -595, 0]
	    DstBlock		    "Gateway Out17"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ack_1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ack_0_en"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, -30; -590, 0; 0, -40]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ack_0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "valid_eof_2"
	  SrcPort		  1
	  Points		  [5, 0; 0, -15]
	  DstBlock		  "valid_eof_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "discard_1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -15; 60, 0]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Concat1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "valid_eof_2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "eof_1"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5; 65, 0]
	  Branch {
	    Points		    [0, 185]
	    DstBlock		    "Gateway Out15"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      Points		      [0, 80]
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "valid_eof_2"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out16"
	  SrcPort		  1
	  DstBlock		  "in1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "From15"
	  SrcPort		  1
	  DstBlock		  "Gateway Out16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "Goto12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out11"
	  SrcPort		  1
	  DstBlock		  "mux_out_raw"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out15"
	  SrcPort		  1
	  DstBlock		  "in1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out13"
	  SrcPort		  1
	  DstBlock		  "in1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "in1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out14"
	  SrcPort		  1
	  DstBlock		  "in1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mux_eof"
	  SrcPort		  1
	  DstBlock		  "eof_valid_mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "eof_valid_mux"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "Gateway Out10"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 5]
	    DstBlock		    "eof"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "mux_ip_addr"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, -175]
	    DstBlock		    "Gateway Out9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ip_addr"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "mux_valid"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      Points		      [0, -135]
	      DstBlock		      "Gateway Out8"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "eof_valid_mux"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "mux_data"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "data"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "Gateway Out12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_mux"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "mux_data"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "mux_valid"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 30]
	      Branch {
		DstBlock		"mux_eof"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		Branch {
		  DstBlock		  "mux_discard"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "mux_ip_addr"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_eof_1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "valid_eof_ins1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Register1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From43"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "status_input_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From32"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From24"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From25"
	  SrcPort		  1
	  Points		  [0, 0; 35, 0]
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "Gateway Out11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "data_mux"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From23"
	  SrcPort		  1
	  DstBlock		  "1_eof_AND_0_valid"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  DstBlock		  "0_eof_AND_1_not_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  DstBlock		  "1_eof_AND_0_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From19"
	  SrcPort		  1
	  DstBlock		  "0_eof_AND_1_not_empty"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out10"
	  SrcPort		  1
	  DstBlock		  "mux_out_raw"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out9"
	  SrcPort		  1
	  DstBlock		  "mux_out_raw"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "mux_out_raw"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out12"
	  SrcPort		  1
	  DstBlock		  "mux_out_raw"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  Points		  [0, 15]
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [15, 0; 0, -25]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Register"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Register"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "1_eof_AND_0_valid"
	  SrcPort		  1
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "0_eof_AND_1_not_empty"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_1"
	  SrcPort		  1
	  Points		  [0, 0; 80, 0]
	  Branch {
	    Points		    [0, 195]
	    DstBlock		    "Gateway Out7"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      Points		      [0, 110]
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [55, 0]
	      Branch {
		Points			[85, 0]
		Branch {
		  DstBlock		  "Goto1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 45]
		  DstBlock		  "Register1"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"valid_eof_1"
		DstPort			1
	      }
	    }
	  }
	}
	Annotation {
	  SID			  "85"
	  Name			  "MUX TWO PACKET STREAMS\nIncomming data is buffered and only stored if it is commited (valid EOF).\nIf a d"
	  "iscard command is received, the data is flushed.\n\"flush\" provides an override for emptying buffers.\n"
	  Position		  [210, 42]
	}
	Annotation {
	  SID			  "86"
	  Name			  "Here we decide which input\nto send to the output.\nThe decision is only made at the end of a packet.\nIf"
	  " data is available at the other input,\nwe select that."
	  Position		  [120, 456]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pkt_buf"
      SID		      "87"
      Ports		      [6, 9]
      Position		      [20, 48, 135, 182]
      ZOrder		      -2
      AttributesFormatString  "Max 1024 data words.\nMax 32 pkts."
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		20
	$ClassName		"Simulink.Mask"
	Type			"mux_packets"
	Description		"This block allows you to buffer a 10GbE datastream."
	Initialization		"fmtstr = sprintf('Max %d data words.\\nMax %d pkts.', 2^depth_data_bits,2^depth_hdr_bits);\nset_para"
	"m(gcb, 'AttributesFormatString', fmtstr);\n"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  2
	  Object {
	    $ObjectID		    21
	    Type		    "edit"
	    Name		    "depth_data_bits"
	    Prompt		    "Depth contents (2^?)"
	    Value		    "10"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    22
	    Type		    "edit"
	    Name		    "depth_hdr_bits"
	    Prompt		    "Maximum number of packets to buffer? (2^?)"
	    Value		    "5"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"pkt_buf"
	Location		[12, 45, 1419, 1159]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "d_in"
	  SID			  "88"
	  Position		  [15, 223, 45, 237]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  SID			  "89"
	  Position		  [15, 253, 45, 267]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dest_ip_0"
	  SID			  "90"
	  Position		  [730, 403, 760, 417]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof_in"
	  SID			  "91"
	  Position		  [15, 283, 45, 297]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "discard_in"
	  SID			  "92"
	  Position		  [15, 324, 45, 336]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ack_out"
	  SID			  "93"
	  Position		  [15, 399, 45, 411]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  SID			  "94"
	  Ports			  [2, 1]
	  Position		  [215, 208, 245, 237]
	  ZOrder		  -7
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,29,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.44 "
	  "18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor"
	  "('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMM"
	  "ENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat3"
	  SID			  "95"
	  Ports			  [2, 1]
	  Position		  [420, 874, 460, 941]
	  ZOrder		  -8
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,67,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 67 67 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 67 67 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[38.55 38.55 43.55"
	  " 38.55 43.55 43.55 43.55 38.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[33.55 33.55 38.55 38.55 33.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[28.55 28.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 23.55 28.55 28.55 23.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',"
	  "1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat_status"
	  SID			  "96"
	  Ports			  [4, 1]
	  Position		  [275, 888, 315, 957]
	  ZOrder		  -9
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "4"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,69,4,1,white,blue,0,47d3d416,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 69 69 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 69 69 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[39.55 39.55 44.55"
	  " 39.55 44.55 44.55 44.55 39.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[34.55 34.55 39.55 39.55 34.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[29.55 29.55 34.55 34.55 29.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[24.55 24.55 29.55 24.55 29.55 29.55 24.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',"
	  "1,'hi');\n\n\ncolor('black');port_label('input',4,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on')"
	  ";\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant13"
	  SID			  "97"
	  Ports			  [0, 1]
	  Position		  [380, 705, 415, 725]
	  ZOrder		  -10
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,"
	  "'0');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant7"
	  SID			  "98"
	  Ports			  [0, 1]
	  Position		  [380, 884, 400, 896]
	  ZOrder		  -11
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32-9"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[7.11 7.11 8.11"
	  " 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931 0."
	  "946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([8.775 12.22 11."
	  "22 10.22 9.22 7.775 8.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end "
	  "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','"
	  "COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant9"
	  SID			  "99"
	  Ports			  [0, 1]
	  Position		  [805, 507, 820, 523]
	  ZOrder		  -12
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "15,16,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 15 15 0 0 ],[0 0 16 16 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[10.22 10.22 12.22 10"
	  ".22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[8.22 8.22 10.22 10.22 8.22 ],[0.931 0."
	  "946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([4.55 11.44 9.44 7.4"
	  "4 5.44 2.55 4.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon grap"
	  "hics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: "
	  "end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  "100"
	  Ports			  [1, 1]
	  Position		  [70, 253, 90, 267]
	  ZOrder		  -13
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  SID			  "101"
	  Ports			  [1, 1]
	  Position		  [225, 895, 250, 905]
	  ZOrder		  -14
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,10,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 10 10 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 10 10 0 ]);\npatch([9.775 11.22 12.22 13.22 14.22 12.22 10.775 9.775 ],[6.11 6.11 7."
	  "11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([10.775 12.22 11.22 9.775 10.775 ],[5.11 5.11 6.11 6.11 5.11 ],[0.9"
	  "31 0.946 0.973 ]);\npatch([9.775 11.22 12.22 10.775 9.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([10.775 1"
	  "4.22 13.22 12.22 11.22 9.775 10.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COM"
	  "MENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast')"
	  ";\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  SID			  "102"
	  Ports			  [1, 1]
	  Position		  [70, 283, 90, 297]
	  ZOrder		  -15
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  SID			  "103"
	  Ports			  [1, 1]
	  Position		  [70, 323, 90, 337]
	  ZOrder		  -16
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  SID			  "104"
	  Ports			  [1, 1]
	  Position		  [70, 398, 90, 412]
	  ZOrder		  -17
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  SID			  "105"
	  Ports			  [1, 1]
	  Position		  [225, 910, 250, 920]
	  ZOrder		  -18
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,10,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 10 10 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 10 10 0 ]);\npatch([9.775 11.22 12.22 13.22 14.22 12.22 10.775 9.775 ],[6.11 6.11 7."
	  "11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([10.775 12.22 11.22 9.775 10.775 ],[5.11 5.11 6.11 6.11 5.11 ],[0.9"
	  "31 0.946 0.973 ]);\npatch([9.775 11.22 12.22 10.775 9.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([10.775 1"
	  "4.22 13.22 12.22 11.22 9.775 10.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COM"
	  "MENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast')"
	  ";\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  SID			  "106"
	  Ports			  [1, 1]
	  Position		  [225, 925, 250, 935]
	  ZOrder		  -19
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,10,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 10 10 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 10 10 0 ]);\npatch([9.775 11.22 12.22 13.22 14.22 12.22 10.775 9.775 ],[6.11 6.11 7."
	  "11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([10.775 12.22 11.22 9.775 10.775 ],[5.11 5.11 6.11 6.11 5.11 ],[0.9"
	  "31 0.946 0.973 ]);\npatch([9.775 11.22 12.22 10.775 9.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([10.775 1"
	  "4.22 13.22 12.22 11.22 9.775 10.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COM"
	  "MENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast')"
	  ";\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert9"
	  SID			  "107"
	  Ports			  [1, 1]
	  Position		  [225, 940, 250, 950]
	  ZOrder		  -20
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,10,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 10 10 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 10 10 0 ]);\npatch([9.775 11.22 12.22 13.22 14.22 12.22 10.775 9.775 ],[6.11 6.11 7."
	  "11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([10.775 12.22 11.22 9.775 10.775 ],[5.11 5.11 6.11 6.11 5.11 ],[0.9"
	  "31 0.946 0.973 ]);\npatch([9.775 11.22 12.22 10.775 9.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([10.775 1"
	  "4.22 13.22 12.22 11.22 9.775 10.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COM"
	  "MENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast')"
	  ";\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "108"
	  Position		  [575, 444, 630, 456]
	  ZOrder		  -21
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  SID			  "109"
	  Position		  [240, 584, 320, 596]
	  ZOrder		  -22
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  SID			  "110"
	  Position		  [240, 564, 320, 576]
	  ZOrder		  -23
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  SID			  "111"
	  Position		  [240, 574, 320, 586]
	  ZOrder		  -24
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  SID			  "112"
	  Position		  [240, 594, 320, 606]
	  ZOrder		  -25
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  SID			  "113"
	  Position		  [240, 554, 295, 566]
	  ZOrder		  -26
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  SID			  "114"
	  Position		  [570, 604, 625, 616]
	  ZOrder		  -27
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From16"
	  SID			  "115"
	  Position		  [570, 624, 615, 636]
	  ZOrder		  -28
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_fetch"
	}
	Block {
	  BlockType		  From
	  Name			  "From17"
	  SID			  "116"
	  Position		  [570, 634, 625, 646]
	  ZOrder		  -29
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From18"
	  SID			  "117"
	  Position		  [570, 645, 625, 655]
	  ZOrder		  -30
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From19"
	  SID			  "118"
	  Position		  [570, 654, 625, 666]
	  ZOrder		  -31
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "119"
	  Position		  [240, 543, 315, 557]
	  ZOrder		  -32
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_valid_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  SID			  "120"
	  Position		  [570, 614, 625, 626]
	  ZOrder		  -33
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_commit"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  SID			  "121"
	  Position		  [240, 604, 315, 616]
	  ZOrder		  -34
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From22"
	  SID			  "122"
	  Position		  [785, 544, 830, 556]
	  ZOrder		  -35
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_fetch"
	}
	Block {
	  BlockType		  From
	  Name			  "From23"
	  SID			  "123"
	  Position		  [240, 615, 310, 625]
	  ZOrder		  -36
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From26"
	  SID			  "124"
	  Position		  [165, 358, 230, 372]
	  ZOrder		  -37
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "125"
	  Position		  [575, 429, 650, 441]
	  ZOrder		  -38
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_valid_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From39"
	  SID			  "126"
	  Position		  [60, 907, 165, 923]
	  ZOrder		  -39
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "127"
	  Position		  [240, 524, 295, 536]
	  ZOrder		  -40
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From40"
	  SID			  "128"
	  Position		  [60, 922, 165, 938]
	  ZOrder		  -41
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_empty"
	}
	Block {
	  BlockType		  From
	  Name			  "From41"
	  SID			  "129"
	  Position		  [60, 892, 165, 908]
	  ZOrder		  -42
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From42"
	  SID			  "130"
	  Position		  [60, 937, 165, 953]
	  ZOrder		  -43
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_empty"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  SID			  "131"
	  Position		  [240, 534, 295, 546]
	  ZOrder		  -44
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  SID			  "132"
	  Position		  [220, 752, 325, 768]
	  ZOrder		  -45
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  SID			  "133"
	  Position		  [220, 822, 325, 838]
	  ZOrder		  -46
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_empty"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  SID			  "134"
	  Position		  [220, 737, 325, 753]
	  ZOrder		  -47
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  SID			  "135"
	  Position		  [220, 837, 325, 853]
	  ZOrder		  -48
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_empty"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  SID			  "136"
	  Ports			  [1, 1]
	  Position		  [340, 536, 380, 544]
	  ZOrder		  -49
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out10"
	  SID			  "137"
	  Ports			  [1, 1]
	  Position		  [340, 596, 380, 604]
	  ZOrder		  -50
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out11"
	  SID			  "138"
	  Ports			  [1, 1]
	  Position		  [340, 606, 380, 614]
	  ZOrder		  -51
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out12"
	  SID			  "139"
	  Ports			  [1, 1]
	  Position		  [340, 616, 380, 624]
	  ZOrder		  -52
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out13"
	  SID			  "140"
	  Ports			  [1, 1]
	  Position		  [665, 606, 705, 614]
	  ZOrder		  -53
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out14"
	  SID			  "141"
	  Ports			  [1, 1]
	  Position		  [230, 1010, 270, 1020]
	  ZOrder		  -54
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,10,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 10 10 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 10 10 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[6.11 6.11 "
	  "7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[5.11 5.11 6.11 6.11 5.11 ],["
	  "0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([18."
	  "775 22.22 21.22 20.22 19.22 17.775 18.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.985 0.979 0.895 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ')"
	  ";\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon"
	  " text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out15"
	  SID			  "142"
	  Ports			  [1, 1]
	  Position		  [665, 616, 705, 624]
	  ZOrder		  -55
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out16"
	  SID			  "143"
	  Ports			  [1, 1]
	  Position		  [665, 626, 705, 634]
	  ZOrder		  -56
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out17"
	  SID			  "144"
	  Ports			  [1, 1]
	  Position		  [665, 636, 705, 644]
	  ZOrder		  -57
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out18"
	  SID			  "145"
	  Ports			  [1, 1]
	  Position		  [665, 646, 705, 654]
	  ZOrder		  -58
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out19"
	  SID			  "146"
	  Ports			  [1, 1]
	  Position		  [665, 656, 705, 664]
	  ZOrder		  -59
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  SID			  "147"
	  Ports			  [1, 1]
	  Position		  [340, 546, 380, 554]
	  ZOrder		  -60
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out24"
	  SID			  "148"
	  Ports			  [1, 1]
	  Position		  [340, 526, 380, 534]
	  ZOrder		  -61
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  SID			  "149"
	  Ports			  [1, 1]
	  Position		  [340, 556, 380, 564]
	  ZOrder		  -62
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  SID			  "150"
	  Ports			  [1, 1]
	  Position		  [340, 566, 380, 574]
	  ZOrder		  -63
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  SID			  "151"
	  Ports			  [1, 1]
	  Position		  [340, 576, 380, 584]
	  ZOrder		  -64
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  SID			  "152"
	  Ports			  [1, 1]
	  Position		  [230, 1000, 270, 1010]
	  ZOrder		  -65
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,10,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 10 10 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 10 10 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[6.11 6.11 "
	  "7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[5.11 5.11 6.11 6.11 5.11 ],["
	  "0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([18."
	  "775 22.22 21.22 20.22 19.22 17.775 18.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.985 0.979 0.895 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ')"
	  ";\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon"
	  " text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  SID			  "153"
	  Ports			  [1, 1]
	  Position		  [230, 980, 270, 990]
	  ZOrder		  -66
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,10,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 10 10 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 10 10 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[6.11 6.11 "
	  "7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[5.11 5.11 6.11 6.11 5.11 ],["
	  "0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([18."
	  "775 22.22 21.22 20.22 19.22 17.775 18.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.985 0.979 0.895 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ')"
	  ";\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon"
	  " text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  SID			  "154"
	  Ports			  [1, 1]
	  Position		  [230, 990, 270, 1000]
	  ZOrder		  -67
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,10,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 10 10 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 10 10 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[6.11 6.11 "
	  "7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[5.11 5.11 6.11 6.11 5.11 ],["
	  "0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([18."
	  "775 22.22 21.22 20.22 19.22 17.775 18.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.985 0.979 0.895 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ')"
	  ";\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon"
	  " text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out9"
	  SID			  "155"
	  Ports			  [1, 1]
	  Position		  [340, 586, 380, 594]
	  ZOrder		  -68
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,384"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,8,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.88 0.88 0.88 ]"
	  ");\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5.11 5.11 6.11"
	  " 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5.11 4.11 ],[0.96"
	  "4 0.964 0.964 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1 ]);\npatch([18.775 "
	  "22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.964 0.964 0.964 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\nc"
	  "olor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "156"
	  Position		  [425, 153, 470, 167]
	  ZOrder		  -69
	  ShowName		  off
	  GotoTag		  "ip_fetch"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  SID			  "157"
	  Position		  [545, 253, 590, 267]
	  ZOrder		  -70
	  ShowName		  off
	  GotoTag		  "v_out"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  SID			  "158"
	  Position		  [545, 153, 590, 167]
	  ZOrder		  -71
	  ShowName		  off
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  SID			  "159"
	  Position		  [965, 438, 1010, 452]
	  ZOrder		  -72
	  ShowName		  off
	  GotoTag		  "ip_out"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  SID			  "160"
	  Position		  [135, 397, 220, 413]
	  ZOrder		  -73
	  ShowName		  off
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  SID			  "161"
	  Position		  [785, 383, 835, 397]
	  ZOrder		  -74
	  ShowName		  off
	  GotoTag		  "ip_in"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  SID			  "162"
	  Position		  [750, 453, 810, 467]
	  ZOrder		  -75
	  ShowName		  off
	  GotoTag		  "ip_commit"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "163"
	  Position		  [360, 334, 435, 346]
	  ZOrder		  -76
	  ShowName		  off
	  GotoTag		  "data_empty"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "164"
	  Position		  [940, 498, 1000, 512]
	  ZOrder		  -77
	  ShowName		  off
	  GotoTag		  "ip_full"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  "165"
	  Position		  [195, 298, 255, 312]
	  ZOrder		  -78
	  ShowName		  off
	  GotoTag		  "in_valid_eof"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  SID			  "166"
	  Position		  [135, 203, 175, 217]
	  ZOrder		  -79
	  ShowName		  off
	  GotoTag		  "d_in"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  SID			  "167"
	  Position		  [360, 304, 435, 316]
	  ZOrder		  -80
	  ShowName		  off
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  SID			  "168"
	  Position		  [940, 543, 1000, 557]
	  ZOrder		  -81
	  ShowName		  off
	  GotoTag		  "ip_empty"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  SID			  "169"
	  Position		  [135, 239, 175, 251]
	  ZOrder		  -82
	  ShowName		  off
	  GotoTag		  "v_in"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  SID			  "170"
	  Position		  [545, 193, 590, 207]
	  ZOrder		  -83
	  ShowName		  off
	  GotoTag		  "d_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter4"
	  SID			  "171"
	  Ports			  [1, 1]
	  Position		  [645, 445, 665, 455]
	  ZOrder		  -84
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,10,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 10 10 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 10 10 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[6.11 6.11 7.11"
	  " 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[5.11 5.11 6.11 6.11 5.11 ],[0.931 0."
	  "946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([8.775 12.22 11."
	  "22 10.22 9.22 7.775 8.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end "
	  "icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: en"
	  "d icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  SID			  "172"
	  Ports			  [1, 1]
	  Position		  [65, 222, 95, 238]
	  ZOrder		  -85
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_data3"
	  SID			  "173"
	  Ports			  [1, 1]
	  Position		  [495, 214, 515, 226]
	  ZOrder		  -86
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "64"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "33"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[7.11 7.11 8.11"
	  " 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931 0."
	  "946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([8.775 12.22 11."
	  "22 10.22 9.22 7.775 8.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end "
	  "icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\nfprint"
	  "f('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_eof1"
	  SID			  "174"
	  Ports			  [1, 1]
	  Position		  [375, 154, 395, 166]
	  ZOrder		  -87
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Upper Bit Location + Width"
	  bit1			  "64"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[7.11 7.11 8.11"
	  " 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931 0."
	  "946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([8.775 12.22 11."
	  "22 10.22 9.22 7.775 8.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end "
	  "icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\nfprint"
	  "f('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_eof3"
	  SID			  "175"
	  Ports			  [1, 1]
	  Position		  [495, 174, 515, 186]
	  ZOrder		  -88
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Upper Bit Location + Width"
	  bit1			  "64"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[7.11 7.11 8.11"
	  " 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931 0."
	  "946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([8.775 12.22 11."
	  "22 10.22 9.22 7.775 8.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end "
	  "icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\nfprint"
	  "f('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "commit"
	  SID			  "176"
	  Ports			  [2, 1]
	  Position		  [690, 429, 715, 456]
	  ZOrder		  -89
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,27,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 27 27 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 27 27 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[16.33 16.33 19"
	  ".33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[13.33 13.33 16.33 16.33 13.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ]);\npatc"
	  "h([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "data_FWFT"
	  SID			  "177"
	  Ports			  [5, 6]
	  Position		  [265, 206, 340, 384]
	  ZOrder		  -90
	  AttributesFormatString  "Depth: 1024"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    23
	    $ClassName		    "Simulink.Mask"
	    Description		    "A rollback fifo behaves as a normal fifo, except that data which are written in have to be \"co"
	    "mmitted\" before they become available for readout.  Moreover, any data which are written in and have not been co"
	    "mmitted can be \"discarded\", and will never be made available for readout."
	    Initialization	    "fmtstr = sprintf('Depth: %d', 2^depth_bits);\nset_param(gcb, 'AttributesFormatString', fmtstr"
	    ");"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      2
	      Object {
		$ObjectID		24
		Type			"edit"
		Name			"depth_bits"
		Prompt			"Fifo Depth (2^?):"
		Value			"depth_data_bits"
	      }
	      Object {
		$ObjectID		25
		Type			"edit"
		Name			"burst_bits"
		Prompt			"Issue almost full warning when (2^?) from full"
		Value			"depth_data_bits-1"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "data_FWFT"
	    Location		    [671, 45, 1912, 1292]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "178"
	      Position		      [15, 13, 45, 27]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      SID		      "179"
	      Position		      [15, 48, 45, 62]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "commit"
	      SID		      "180"
	      Position		      [15, 79, 45, 91]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "discard"
	      SID		      "181"
	      Position		      [225, 298, 255, 312]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ack"
	      SID		      "182"
	      Position		      [15, 108, 45, 122]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      SID		      "183"
	      Ports		      [2, 1]
	      Position		      [690, 56, 745, 94]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "depth_bits"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "Fabric"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,342"
	      block_type	      "addsub"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,38,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 38 38 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 38 38 0 ]);\npatch([15.875 23.1 28.1 33.1 38.1 28.1 20.875 15.875 ],[24."
	      "55 24.55 29.55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([20.875 28.1 23.1 15.875 20.875 ],[19.55 19.55"
	      " 24.55 24.55 19.55 ],[0.931 0.946 0.973 ]);\npatch([15.875 23.1 28.1 20.875 15.875 ],[14.55 14.55 19.55 19.55 1"
	      "4.55 ],[1 1 1 ]);\npatch([20.875 38.1 33.1 28.1 23.1 15.875 20.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],["
	      "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	      "r('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('ou"
	      "tput',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      SID		      "184"
	      Ports		      [0, 1]
	      Position		      [775, 97, 800, 113]
	      ZOrder		      -7
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "(2^depth_bits) - 2^(burst_bits)-1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "depth_bits+1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,414,344"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,16,0,1,white,blue,0,468bff1c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[10.2"
	      "2 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[8.22 8.22 10.22 "
	      "10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);"
	      "\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
	      "output',1,'511');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      SID		      "185"
	      Ports		      [0, 1]
	      Position		      [755, 428, 770, 442]
	      ZOrder		      -8
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "15,14,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 15 15 0 0 ],[0 0 14 14 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[9.22 9.2"
	      "2 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[7.22 7.22 9.22 9.22 7.22 ]"
	      ",[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([4.55 "
	      "11.44 9.44 7.44 5.44 2.55 4.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMM"
	      "ENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "186"
	      Ports		      [1, 1]
	      Position		      [735, 529, 810, 551]
	      ZOrder		      -9
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "75,22,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 75 75 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 75 75 0 0 ],[0 0 22 22 0 ]);\npatch([30.325 34.66 37.66 40.66 43.66 37.66 33.325 30.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([33.325 37.66 34.66 30.325 33.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([30.325 34.66 37.66 33.325 30.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([33.325 43.66 40.66 37.66 34.66 30.325 33.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay15"
	      SID		      "187"
	      Ports		      [1, 1]
	      Position		      [790, 240, 865, 260]
	      ZOrder		      -10
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "75,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 75 75 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 75 75 0 0 ],[0 0 20 20 0 ]);\npatch([32.55 35.44 37.44 39.44 41.44 37.44 34.55 32.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([34.55 37.44 35.44 32.55 34.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([32.55 35.44 37.44 34.55 32.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([34.55 41.44 39.44 37.44 35.44 32.55 34.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      SID		      "188"
	      Ports		      [6, 2]
	      Position		      [790, 351, 865, 444]
	      ZOrder		      -11
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory Block"
	      depth		      "2^depth_bits"
	      initVector	      "0"
	      distributed_mem	      "Block RAM"
	      init_a		      "0"
	      init_b		      "0"
	      rst_a		      off
	      rst_b		      off
	      en_a		      off
	      en_b		      off
	      latency		      "1"
	      write_mode_A	      "Read Before Write"
	      write_mode_B	      "Read Before Write"
	      dbl_ovrd		      off
	      optimize		      "Area"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "dpram"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "75,93,6,2,white,blue,0,28af736d,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 75 75 0 0 ],[0 0 93 93 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 75 75 0 0 ],[0 0 93 93 0 ]);\npatch([14.75 29.2 39.2 49.2 59.2 39.2 24.75 14.75 ],[57.1 5"
	      "7.1 67.1 57.1 67.1 67.1 67.1 57.1 ],[1 1 1 ]);\npatch([24.75 39.2 29.2 14.75 24.75 ],[47.1 47.1 57.1 57.1 47.1 "
	      "],[0.931 0.946 0.973 ]);\npatch([14.75 29.2 39.2 24.75 14.75 ],[37.1 37.1 47.1 47.1 37.1 ],[1 1 1 ]);\npatch([2"
	      "4.75 59.2 49.2 39.2 29.2 14.75 24.75 ],[27.1 27.1 37.1 27.1 37.1 37.1 27.1 ],[0.931 0.946 0.973 ]);\nfprintf(''"
	      ",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	      "addra');\ncolor('black');port_label('input',2,'dina');\ncolor('black');port_label('input',3,'wea');\ncolor('bla"
	      "ck');port_label('input',4,'addrb');\ncolor('black');port_label('input',5,'dinb');\ncolor('black');port_label('i"
	      "nput',6,'web');\ncolor('black');port_label('output',1,'A');\ncolor('black');port_label('output',2,'B');\nfprint"
	      "f('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      SID		      "189"
	      Position		      [930, 824, 975, 836]
	      ZOrder		      -12
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From10"
	      SID		      "190"
	      Position		      [490, 649, 535, 661]
	      ZOrder		      -13
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From11"
	      SID		      "191"
	      Position		      [490, 663, 570, 677]
	      ZOrder		      -14
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From12"
	      SID		      "192"
	      Position		      [20, 434, 80, 446]
	      ZOrder		      -15
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From13"
	      SID		      "193"
	      Position		      [670, 679, 715, 691]
	      ZOrder		      -16
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From14"
	      SID		      "194"
	      Position		      [905, 644, 950, 656]
	      ZOrder		      -17
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From15"
	      SID		      "195"
	      Position		      [905, 629, 950, 641]
	      ZOrder		      -18
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From16"
	      SID		      "196"
	      Position		      [905, 659, 950, 671]
	      ZOrder		      -19
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From17"
	      SID		      "197"
	      Position		      [760, 869, 805, 881]
	      ZOrder		      -20
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From18"
	      SID		      "198"
	      Position		      [955, 924, 1000, 936]
	      ZOrder		      -21
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From19"
	      SID		      "199"
	      Position		      [955, 934, 1000, 946]
	      ZOrder		      -22
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      SID		      "200"
	      Position		      [20, 419, 80, 431]
	      ZOrder		      -23
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From20"
	      SID		      "201"
	      Position		      [930, 794, 975, 806]
	      ZOrder		      -24
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From22"
	      SID		      "202"
	      Position		      [930, 814, 975, 826]
	      ZOrder		      -25
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "dout"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From23"
	      SID		      "203"
	      Position		      [930, 784, 975, 796]
	      ZOrder		      -26
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From24"
	      SID		      "204"
	      Position		      [930, 774, 975, 786]
	      ZOrder		      -27
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From25"
	      SID		      "205"
	      Position		      [260, 279, 305, 291]
	      ZOrder		      -28
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From26"
	      SID		      "206"
	      Position		      [715, 384, 760, 396]
	      ZOrder		      -29
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From27"
	      SID		      "207"
	      Position		      [260, 319, 305, 331]
	      ZOrder		      -30
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From28"
	      SID		      "208"
	      Position		      [565, 159, 610, 171]
	      ZOrder		      -31
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From29"
	      SID		      "209"
	      Position		      [715, 414, 760, 426]
	      ZOrder		      -32
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      SID		      "210"
	      Position		      [760, 829, 805, 841]
	      ZOrder		      -33
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From30"
	      SID		      "211"
	      Position		      [375, 294, 420, 306]
	      ZOrder		      -34
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From31"
	      SID		      "212"
	      Position		      [435, 239, 480, 251]
	      ZOrder		      -35
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From32"
	      SID		      "213"
	      Position		      [570, 523, 650, 537]
	      ZOrder		      -36
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From33"
	      SID		      "214"
	      Position		      [20, 389, 80, 401]
	      ZOrder		      -37
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rewind_inhibit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From34"
	      SID		      "215"
	      Position		      [20, 358, 100, 372]
	      ZOrder		      -38
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From35"
	      SID		      "216"
	      Position		      [570, 539, 630, 551]
	      ZOrder		      -39
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From36"
	      SID		      "217"
	      Position		      [20, 374, 80, 386]
	      ZOrder		      -40
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      SID		      "218"
	      Position		      [930, 834, 975, 846]
	      ZOrder		      -41
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      SID		      "219"
	      Position		      [800, 554, 860, 566]
	      ZOrder		      -42
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      SID		      "220"
	      Position		      [955, 944, 1000, 956]
	      ZOrder		      -43
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      SID		      "221"
	      Position		      [940, 864, 985, 876]
	      ZOrder		      -44
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From8"
	      SID		      "222"
	      Position		      [565, 79, 610, 91]
	      ZOrder		      -45
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From9"
	      SID		      "223"
	      Position		      [565, 59, 610, 71]
	      ZOrder		      -46
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_cnt"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      SID		      "224"
	      Ports		      [1, 1]
	      Position		      [1010, 816, 1050, 824]
	      ZOrder		      -47
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out10"
	      SID		      "225"
	      Ports		      [1, 1]
	      Position		      [985, 636, 1025, 644]
	      ZOrder		      -48
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out11"
	      SID		      "226"
	      Ports		      [1, 1]
	      Position		      [985, 666, 1025, 674]
	      ZOrder		      -49
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out12"
	      SID		      "227"
	      Ports		      [1, 1]
	      Position		      [985, 656, 1025, 664]
	      ZOrder		      -50
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      SID		      "228"
	      Ports		      [1, 1]
	      Position		      [1010, 786, 1050, 794]
	      ZOrder		      -51
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out22"
	      SID		      "229"
	      Ports		      [1, 1]
	      Position		      [1010, 826, 1050, 834]
	      ZOrder		      -52
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out23"
	      SID		      "230"
	      Ports		      [1, 1]
	      Position		      [1010, 836, 1050, 844]
	      ZOrder		      -53
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out24"
	      SID		      "231"
	      Ports		      [1, 1]
	      Position		      [1010, 776, 1050, 784]
	      ZOrder		      -54
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out25"
	      SID		      "232"
	      Ports		      [1, 1]
	      Position		      [1010, 806, 1050, 814]
	      ZOrder		      -55
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      SID		      "233"
	      Ports		      [1, 1]
	      Position		      [1010, 846, 1050, 854]
	      ZOrder		      -56
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out39"
	      SID		      "234"
	      Ports		      [1, 1]
	      Position		      [1010, 796, 1050, 804]
	      ZOrder		      -57
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      SID		      "235"
	      Ports		      [1, 1]
	      Position		      [1010, 856, 1050, 864]
	      ZOrder		      -58
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      SID		      "236"
	      Ports		      [1, 1]
	      Position		      [1020, 936, 1060, 944]
	      ZOrder		      -59
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      SID		      "237"
	      Ports		      [1, 1]
	      Position		      [1020, 926, 1060, 934]
	      ZOrder		      -60
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      SID		      "238"
	      Ports		      [1, 1]
	      Position		      [1020, 946, 1060, 954]
	      ZOrder		      -61
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      SID		      "239"
	      Ports		      [1, 1]
	      Position		      [1010, 866, 1050, 874]
	      ZOrder		      -62
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      SID		      "240"
	      Ports		      [1, 1]
	      Position		      [985, 646, 1025, 654]
	      ZOrder		      -63
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,8,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 8 8 0 ],[0.95 0.9"
	      "3 0.65 ]);\nplot([0 40 40 0 0 ],[0 0 8 8 0 ]);\npatch([17.775 19.22 20.22 21.22 22.22 20.22 18.775 17.775 ],[5."
	      "11 5.11 6.11 5.11 6.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([18.775 20.22 19.22 17.775 18.775 ],[4.11 4.11 5.11 5"
	      ".11 4.11 ],[0.985 0.979 0.895 ]);\npatch([17.775 19.22 20.22 18.775 17.775 ],[3.11 3.11 4.11 4.11 3.11 ],[1 1 1"
	      " ]);\npatch([18.775 22.22 21.22 20.22 19.22 17.775 18.775 ],[2.11 2.11 3.11 2.11 3.11 3.11 2.11 ],[0.985 0.979 "
	      "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	      "ort_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
	      "printf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      SID		      "241"
	      Position		      [685, 223, 730, 237]
	      ZOrder		      -64
	      ShowName		      off
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto10"
	      SID		      "242"
	      Position		      [125, 143, 170, 157]
	      ZOrder		      -65
	      ShowName		      off
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto11"
	      SID		      "243"
	      Position		      [970, 528, 1015, 542]
	      ZOrder		      -66
	      ShowName		      off
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto12"
	      SID		      "244"
	      Position		      [920, 217, 985, 233]
	      ZOrder		      -67
	      ShowName		      off
	      GotoTag		      "empty_out"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto13"
	      SID		      "245"
	      Position		      [935, 702, 1020, 718]
	      ZOrder		      -68
	      ShowName		      off
	      GotoTag		      "rewind_inhibit"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      SID		      "246"
	      Position		      [70, 108, 115, 122]
	      ZOrder		      -69
	      ShowName		      off
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto3"
	      SID		      "247"
	      Position		      [685, 148, 730, 162]
	      ZOrder		      -70
	      ShowName		      off
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto4"
	      SID		      "248"
	      Position		      [415, 333, 460, 347]
	      ZOrder		      -71
	      ShowName		      off
	      GotoTag		      "wr_cnt"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto5"
	      SID		      "249"
	      Position		      [325, 373, 370, 387]
	      ZOrder		      -72
	      ShowName		      off
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto6"
	      SID		      "250"
	      Position		      [70, 78, 115, 92]
	      ZOrder		      -73
	      ShowName		      off
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto7"
	      SID		      "251"
	      Position		      [900, 393, 945, 407]
	      ZOrder		      -74
	      ShowName		      off
	      GotoTag		      "dout"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto8"
	      SID		      "252"
	      Position		      [70, 48, 115, 62]
	      ZOrder		      -75
	      ShowName		      off
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto9"
	      SID		      "253"
	      Position		      [70, 13, 115, 27]
	      ZOrder		      -76
	      ShowName		      off
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      SID		      "254"
	      Ports		      [1, 1]
	      Position		      [95, 433, 110, 447]
	      ZOrder		      -77
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "15,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 15 15 0 0 ],[0 0 14 14 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[9.22 9.2"
	      "2 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[7.22 7.22 9.22 9.22 7.22 ]"
	      ",[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([4.55 "
	      "11.44 9.44 7.44 5.44 2.55 4.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMM"
	      "ENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf(''"
	      ",'COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter10"
	      SID		      "255"
	      Ports		      [1, 1]
	      Position		      [845, 718, 865, 732]
	      ZOrder		      -78
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 "
	      "9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7."
	      "22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch(["
	      "7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('"
	      "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      SID		      "256"
	      Ports		      [1, 1]
	      Position		      [590, 265, 620, 285]
	      ZOrder		      -79
	      BlockRotation	      270
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,20,1,1,white,blue,0,267846e5,up,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter3"
	      SID		      "257"
	      Ports		      [1, 1]
	      Position		      [880, 553, 900, 567]
	      ZOrder		      -80
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 "
	      "9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7."
	      "22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch(["
	      "7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('"
	      "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter4"
	      SID		      "258"
	      Ports		      [1, 1]
	      Position		      [880, 573, 900, 587]
	      ZOrder		      -81
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 "
	      "9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7."
	      "22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch(["
	      "7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('"
	      "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter5"
	      SID		      "259"
	      Ports		      [1, 1]
	      Position		      [650, 538, 665, 552]
	      ZOrder		      -82
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "15,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 15 15 0 0 ],[0 0 14 14 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[9.22 9.2"
	      "2 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[7.22 7.22 9.22 9.22 7.22 ]"
	      ",[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([4.55 "
	      "11.44 9.44 7.44 5.44 2.55 4.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMM"
	      "ENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf(''"
	      ",'COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter6"
	      SID		      "260"
	      Ports		      [1, 1]
	      Position		      [185, 383, 205, 397]
	      ZOrder		      -83
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 "
	      "9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7."
	      "22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch(["
	      "7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('"
	      "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter7"
	      SID		      "261"
	      Ports		      [1, 1]
	      Position		      [95, 373, 110, 387]
	      ZOrder		      -84
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "15,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 15 15 0 0 ],[0 0 14 14 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[9.22 9.2"
	      "2 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[7.22 7.22 9.22 9.22 7.22 ]"
	      ",[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([4.55 "
	      "11.44 9.44 7.44 5.44 2.55 4.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMM"
	      "ENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf(''"
	      ",'COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter8"
	      SID		      "262"
	      Ports		      [1, 1]
	      Position		      [880, 533, 900, 547]
	      ZOrder		      -85
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 "
	      "9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7."
	      "22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch(["
	      "7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('"
	      "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter9"
	      SID		      "263"
	      Ports		      [1, 1]
	      Position		      [95, 388, 110, 402]
	      ZOrder		      -86
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "15,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 15 15 0 0 ],[0 0 14 14 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[9.22 9.2"
	      "2 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[7.22 7.22 9.22 9.22 7.22 ]"
	      ",[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([4.55 "
	      "11.44 9.44 7.44 5.44 2.55 4.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMM"
	      "ENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf(''"
	      ",'COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "264"
	      Ports		      [2, 1]
	      Position		      [625, 233, 650, 262]
	      ZOrder		      -87
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nc"
	      "olor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical10"
	      SID		      "265"
	      Ports		      [2, 1]
	      Position		      [885, 681, 910, 739]
	      ZOrder		      -88
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,262"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,58,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 58 58 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[32"
	      ".33 32.33 35.33 32.33 35.33 35.33 35.33 32.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[29.33 29.33 "
	      "32.33 32.33 29.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[26.33 26.33 29.33 29.33 26.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[23.33 23.33 26.33 23.33 26.33 26.33 23.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      SID		      "266"
	      Ports		      [3, 1]
	      Position		      [920, 531, 945, 589]
	      ZOrder		      -89
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,58,3,1,white,blue,0,98d76266,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 58 58 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[32"
	      ".33 32.33 35.33 32.33 35.33 35.33 35.33 32.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[29.33 29.33 "
	      "32.33 32.33 29.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[26.33 26.33 29.33 29.33 26.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[23.33 23.33 26.33 23.33 26.33 26.33 23.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      SID		      "267"
	      Ports		      [2, 1]
	      Position		      [625, 158, 650, 187]
	      ZOrder		      -90
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nc"
	      "olor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      SID		      "268"
	      Ports		      [2, 1]
	      Position		      [125, 418, 150, 447]
	      ZOrder		      -91
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nc"
	      "olor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      SID		      "269"
	      Ports		      [2, 1]
	      Position		      [500, 273, 525, 302]
	      ZOrder		      -92
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,dc21e094,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nc"
	      "olor('black');disp('xor');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      SID		      "270"
	      Ports		      [2, 1]
	      Position		      [545, 283, 570, 312]
	      ZOrder		      -93
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nc"
	      "olor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      SID		      "271"
	      Ports		      [2, 1]
	      Position		      [180, 398, 205, 427]
	      ZOrder		      -94
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nc"
	      "olor('black');disp('or');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      SID		      "272"
	      Ports		      [3, 1]
	      Position		      [125, 359, 150, 401]
	      ZOrder		      -95
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,262"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,42,3,1,white,blue,0,98d76266,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 42 42 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 42 42 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[24"
	      ".33 24.33 27.33 24.33 27.33 27.33 27.33 24.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[21.33 21.33 "
	      "24.33 24.33 21.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[18.33 18.33 21.33 21.33 18.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[15.33 15.33 18.33 15.33 18.33 18.33 15.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical9"
	      SID		      "273"
	      Ports		      [2, 1]
	      Position		      [685, 523, 710, 552]
	      ZOrder		      -96
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nc"
	      "olor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      SID		      "274"
	      Ports		      [3, 1]
	      Position		      [615, 630, 660, 680]
	      ZOrder		      -97
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,50,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 50 50 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('i"
	      "nput',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfpri"
	      "ntf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      SID		      "275"
	      Ports		      [3, 1]
	      Position		      [735, 644, 810, 696]
	      ZOrder		      -98
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "75,52,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 75 75 0 0 ],[0 0 52 52 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 75 75 0 0 ],[0 0 52 52 0 ]);\npatch([21.425 31.54 38.54 45.54 52.54 38.54 28.425 21.425 ]"
	      ",[33.77 33.77 40.77 33.77 40.77 40.77 40.77 33.77 ],[1 1 1 ]);\npatch([28.425 38.54 31.54 21.425 28.425 ],[26.7"
	      "7 26.77 33.77 33.77 26.77 ],[0.931 0.946 0.973 ]);\npatch([21.425 31.54 38.54 28.425 21.425 ],[19.77 19.77 26.7"
	      "7 26.77 19.77 ],[1 1 1 ]);\npatch([28.425 52.54 45.54 38.54 31.54 21.425 28.425 ],[12.77 12.77 19.77 12.77 19.7"
	      "7 19.77 12.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('bla"
	      "ck');port_label('input',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	      "mode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "276"
	      Ports		      [2, 1]
	      Position		      [825, 62, 880, 118]
	      ZOrder		      -99
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>b"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "relational"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,56,2,1,white,blue,0,3049caaa,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.7"
	      "7 28.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.7"
	      "7 28.77 21.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.7"
	      "7 21.77 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black"
	      "');port_label('output',1,'\\bfa > b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      SID		      "277"
	      Ports		      [2, 1]
	      Position		      [500, 313, 525, 342]
	      ZOrder		      -100
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('"
	      "black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outpu"
	      "t',1,'\\bfa = b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      SID		      "278"
	      Ports		      [2, 1]
	      Position		      [500, 223, 525, 252]
	      ZOrder		      -101
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('"
	      "black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outpu"
	      "t',1,'\\bfa = b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "279"
	      Ports		      [1, 1]
	      Position		      [415, 396, 445, 414]
	      ZOrder		      -102
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Two Bit Locations"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "280"
	      Ports		      [1, 1]
	      Position		      [435, 291, 465, 309]
	      ZOrder		      -103
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      SID		      "281"
	      Ports		      [1, 1]
	      Position		      [435, 311, 465, 329]
	      ZOrder		      -104
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Two Bit Locations"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      SID		      "282"
	      Ports		      [1, 1]
	      Position		      [435, 271, 465, 289]
	      ZOrder		      -105
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      SID		      "283"
	      Ports		      [1, 1]
	      Position		      [635, 76, 665, 94]
	      ZOrder		      -106
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Two Bit Locations"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      SID		      "284"
	      Ports		      [1, 1]
	      Position		      [635, 56, 665, 74]
	      ZOrder		      -107
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Two Bit Locations"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ack_cnt"
	      SID		      "285"
	      Ports		      [1, 1]
	      Position		      [830, 823, 880, 847]
	      ZOrder		      -108
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,24,1,1,white,blue,0,b089e9c5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 24 24 0 ]);\npatch([18.325 22.66 25.66 28.66 31.66 25.66 21.325 18.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([21.325 25.66 22.66 18.325 21.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([18.325 22.66 25.66 21.325 18.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([21.325 31.66 28.66 25.66 22.66 18.325 21.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\ncolor('black');port_label('input',1,'en');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug"
	      SID		      "286"
	      Ports		      [10]
	      Position		      [1075, 780, 1100, 870]
	      ZOrder		      -109
	      Floating		      off
	      Location		      [1, 52, 1921, 1169]
	      Open		      off
	      NumInputPorts	      "10"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"data in"
		axes2			"valid_in"
		axes3			"ack_input"
		axes4			"commit"
		axes5			"data_out"
		axes6			"valid_out"
		axes7			"ack_output"
		axes8			"ack_cnt"
		axes9			"wr_cnt"
		axes10			"empty"
	      }
	      ShowLegends	      off
	      YMin		      "12000~0~9500~0~15500~-5~-5~-5~-5~-5"
	      YMax		      "13300~1~10500~1~17250~5~5~5~5~5"
	      SaveName		      "ScopeData2"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug2"
	      SID		      "287"
	      Ports		      [4]
	      Position		      [1075, 630, 1100, 680]
	      ZOrder		      -110
	      Floating		      off
	      Location		      [1, 52, 1921, 1169]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"empty"
		axes2			"ack"
		axes3			"valid out"
		axes4			"int"
	      }
	      ShowLegends	      off
	      YMin		      "0~0.95~0~-1"
	      YMax		      "1~1.05~1~1"
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge2"
	      SID		      "288"
	      Ports		      [1, 1]
	      Position		      [65, 141, 100, 159]
	      ZOrder		      -111
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "falling edges\nactive high"
	      LibraryVersion	      "1.42"
	      UserDataPersistent      on
	      UserData		      "DataTag0"
	      SourceBlock	      "casper_library_misc/edge_detect"
	      SourceType	      "edge_detect"
	      edge		      "Falling"
	      polarity		      "Active High"
	      x_in		      "[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
	      y_in		      "[1  1 -1 -1 -1 -1 -1 -1 -1 -1]"
	      x_out		      "[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
	      y_out		      "[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rd_cnt"
	      SID		      "289"
	      Ports		      [2, 1]
	      Position		      [230, 377, 285, 428]
	      ZOrder		      -112
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up/Down"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,618"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,53,1,1,white,blue,0,46a71b1b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 53 53 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 53 53 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[33.77 33.77 40.77 33.77 40.77 40.77 40.77 33.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[26.7"
	      "7 26.77 33.77 33.77 26.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[19.77 19.77 26.7"
	      "7 26.77 19.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[12.77 12.77 19.77 12.77 19.7"
	      "7 19.77 12.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'up');\ncolor('black');port_label('input',2,'en');\ncolor('bla"
	      "ck');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "rd_wr_debug"
	      SID		      "290"
	      Ports		      [3]
	      Position		      [1075, 921, 1100, 959]
	      ZOrder		      -113
	      Floating		      off
	      Location		      [5, 41, 1925, 1097]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"wr_cnt"
		axes2			"rd_cnt"
		axes3			"ack_out"
	      }
	      ShowLegends	      off
	      YMin		      "150~0~0"
	      YMax		      "300~1~1"
	      SaveName		      "ScopeData4"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "set_cnt"
	      SID		      "291"
	      Ports		      [3, 2]
	      Position		      [320, 276, 375, 334]
	      ZOrder		      -114
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"set_cnt"
		Location		[236, 286, 983, 742]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  SID			  "292"
		  Position		  [15, 128, 45, 142]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "undo"
		  SID			  "293"
		  Position		  [15, 38, 45, 52]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "294"
		  Position		  [15, 78, 45, 92]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter4"
		  SID			  "295"
		  Ports			  [3, 1]
		  Position		  [250, 44, 300, 96]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Free Running"
		  cnt_to		  "Inf"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "depth_bits + 1"
		  bin_pt		  "0"
		  load_pin		  on
		  rst			  off
		  en			  on
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "counter"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "50,52,3,1,white,blue,0,4f561634,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 52 52 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 52 52 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[33.77 33.7"
		  "7 40.77 33.77 40.77 40.77 40.77 33.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[26.77 26.77 33.77 33"
		  ".77 26.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[19.77 19.77 26.77 26.77 19.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[12.77 12.77 19.77 12.77 19.77 19.77 12.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'load');\ncolor('black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'e"
		  "n');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "296"
		  Ports			  [1, 1]
		  Position		  [70, 156, 100, 174]
		  ZOrder		  -5
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
		  "intf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  SID			  "297"
		  Ports			  [1, 1]
		  Position		  [165, 57, 190, 73]
		  ZOrder		  -6
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[10.22 10.22 12"
		  ".22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
		  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([9.55 16"
		  ".44 14.44 12.44 10.44 7.55 9.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
		  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('','COM"
		  "MENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  SID			  "298"
		  Ports			  [3, 1]
		  Position		  [205, 40, 230, 70]
		  ZOrder		  -7
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "25,30,3,1,white,blue,0,98d76266,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 30 30 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[18.33 18.33 "
		  "21.33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[15.33 15.33 18.33 18.33 1"
		  "5.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[12.33 12.33 15.33 15.33 12.33 ],[1 1 1 ]);\n"
		  "patch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0.946 0.973 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n\ncolor('black');disp('a"
		  "nd');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  SID			  "299"
		  Ports			  [3, 1]
		  Position		  [115, 129, 145, 171]
		  ZOrder		  -8
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,42,3,1,white,blue,0,e36395a3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 42 42 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 42 42 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[25.44 25.44 29.4"
		  "4 25.44 29.44 29.44 29.44 25.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[21.44 21.44 25.44 25.44 21.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[17.44 17.44 21.44 21.44 17.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[13.44 13.44 17.44 13.44 17.44 17.44 13.44 ],[0.931 0.946 0.973 ]);\nfprintf('"
		  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n\ncolor('black');disp('z^{-1}\\ne"
		  "wline ','texmode','on');\ncolor('black');disp(' \\nand');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "300"
		  Ports			  [2, 1]
		  Position		  [330, 111, 375, 164]
		  ZOrder		  -9
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,53,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 53 53 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 53 53 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32.66 32.66 3"
		  "8.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 32.66 32.66 26"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bla"
		  "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "set_cnt"
		  SID			  "301"
		  Position		  [415, 133, 445, 147]
		  ZOrder		  -10
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cnt"
		  SID			  "302"
		  Position		  [340, 63, 370, 77]
		  ZOrder		  -11
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Counter4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "cnt"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "Counter4"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 40; -150, 0]
		    DstBlock		    "Counter4"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "set_cnt"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "undo"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Logical10"
	      SID		      "303"
	      Ports		      []
	      Position		      [637, 208, 663, 233]
	      ZOrder		      -115
	      ShowName		      off
	      LibraryVersion	      "1.213"
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      "Unknown"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Relational10"
	      SID		      "304"
	      Ports		      []
	      Position		      [512, 288, 538, 313]
	      ZOrder		      -116
	      ShowName		      off
	      LibraryVersion	      "1.213"
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      "Unknown"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Relational20"
	      SID		      "305"
	      Ports		      []
	      Position		      [512, 198, 538, 223]
	      ZOrder		      -117
	      ShowName		      off
	      LibraryVersion	      "1.213"
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      "Unknown"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wr_cnt"
	      SID		      "306"
	      Ports		      [1, 1]
	      Position		      [830, 864, 880, 886]
	      ZOrder		      -118
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,22,1,1,white,blue,0,b089e9c5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 22 22 0 ]);\npatch([18.325 22.66 25.66 28.66 31.66 25.66 21.325 18.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([21.325 25.66 22.66 18.325 21.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([18.325 22.66 25.66 21.325 18.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([21.325 31.66 28.66 25.66 22.66 18.325 21.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\ncolor('black');port_label('input',1,'en');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "307"
	      Position		      [915, 413, 945, 427]
	      ZOrder		      -119
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      SID		      "308"
	      Position		      [985, 553, 1015, 567]
	      ZOrder		      -120
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_ack"
	      SID		      "309"
	      Position		      [700, 168, 730, 182]
	      ZOrder		      -121
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      SID		      "310"
	      Position		      [700, 293, 730, 307]
	      ZOrder		      -122
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      SID		      "311"
	      Position		      [915, 243, 945, 257]
	      ZOrder		      -123
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "almost_full"
	      SID		      "312"
	      Position		      [910, 83, 940, 97]
	      ZOrder		      -124
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Delay15"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"Goto12"
		DstPort			1
	      }
	      Branch {
		DstBlock		"empty"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge2"
	      SrcPort		      1
	      DstBlock		      "Goto10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From31"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From30"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Goto9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From29"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	      Branch {
		Points			[0, -45]
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Goto3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"wr_ack"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From28"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From27"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From26"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From25"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ack"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"negedge2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Delay15"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Goto7"
		DstPort			1
	      }
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "discard"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0; 0, -5]
	      Branch {
		Points			[0, -75]
		DstBlock		"Logical3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "commit"
	      SrcPort		      1
	      DstBlock		      "Goto6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      1
	      Points		      [0, -60]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Points			[0, 20]
		DstBlock		"Goto4"
		DstPort			1
	      }
	      Branch {
		Points			[20, 0]
		Branch {
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -40]
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	      Branch {
		Points			[0, -70]
		DstBlock		"Relational1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"full"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Inverter2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter7"
	      SrcPort		      1
	      DstBlock		      "Logical8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From36"
	      SrcPort		      1
	      DstBlock		      "Inverter7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From34"
	      SrcPort		      1
	      DstBlock		      "Logical8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      Points		      [0, 20; 5, 0]
	      Branch {
		Points			[5, 0]
		DstBlock		"Logical7"
		DstPort			1
	      }
	      Branch {
		Points			[0, -10]
		DstBlock		"Inverter6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter6"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From12"
	      SrcPort		      1
	      DstBlock		      "Inverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_cnt"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Goto5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter9"
	      SrcPort		      1
	      DstBlock		      "Logical8"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From33"
	      SrcPort		      1
	      DstBlock		      "Inverter9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      DstBlock		      "Inverter3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter8"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter4"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical9"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter5"
	      SrcPort		      1
	      DstBlock		      "Logical9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From35"
	      SrcPort		      1
	      DstBlock		      "Inverter5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From32"
	      SrcPort		      1
	      DstBlock		      "Logical9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[20, 0]
		Branch {
		  Points		  [0, -90]
		  DstBlock		  "Inverter4"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Gateway Out11"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Logical10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From24"
	      SrcPort		      1
	      DstBlock		      "Gateway Out24"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From23"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 20]
		DstBlock		"Gateway Out25"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Gateway Out2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From22"
	      SrcPort		      1
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From20"
	      SrcPort		      1
	      DstBlock		      "Gateway Out39"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From19"
	      SrcPort		      1
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From18"
	      SrcPort		      1
	      DstBlock		      "Gateway Out6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From17"
	      SrcPort		      1
	      DstBlock		      "wr_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From13"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From16"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "Gateway Out12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From15"
	      SrcPort		      1
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Gateway Out10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From14"
	      SrcPort		      1
	      DstBlock		      "Gateway Out9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out11"
	      SrcPort		      1
	      DstBlock		      "buf_debug2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out12"
	      SrcPort		      1
	      DstBlock		      "buf_debug2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      DstBlock		      "buf_debug2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out10"
	      SrcPort		      1
	      DstBlock		      "buf_debug2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Register2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 70]
		DstBlock		"Inverter10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From10"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From11"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[10, 0]
		Branch {
		  Points		  [0, 20; 75, 0; 0, -20]
		  DstBlock		  "Register2"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  3
		}
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Register1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Goto11"
		DstPort			1
	      }
	      Branch {
		DstBlock		"valid"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      DstBlock		      "Gateway Out8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "Gateway Out7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "Gateway Out23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "ack_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Gateway Out22"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wr_cnt"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Gateway Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ack_cnt"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Gateway Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Gateway Out23"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Gateway Out22"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out25"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out39"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out24"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter10"
	      SrcPort		      1
	      DstBlock		      "Logical10"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical10"
	      SrcPort		      1
	      DstBlock		      "Goto13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter3"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From8"
	      SrcPort		      1
	      DstBlock		      "Slice4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From9"
	      SrcPort		      1
	      DstBlock		      "Slice5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "almost_full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Annotation {
	      SID		      "313"
	      Name		      "Dualport ram incurrs delay\nof one clock cycle"
	      Position		      [829, 483]
	    }
	    Annotation {
	      SID		      "314"
	      Name		      "This block does not quite work as you might expect:\nThe \"valid\" signal is correctly aligned wit"
	      "h the data,\nbut because this block introduces a one-clock-cycle delay,\nthe second ack pulse produces null dat"
	      "a.\n\nThis is all ok so long as you keep the ACK line high for an entire packet length."
	      Position		      [396, 74]
	    }
	    Annotation {
	      SID		      "315"
	      Name		      "If the ack line goes low while there's still valid data on the output,\nthen we need to set the rd"
	      " addr back one place and blank the next \noutput as invalid. But not if we only got one ACK."
	      Position		      [180, 486]
	    }
	    Annotation {
	      SID		      "316"
	      Name		      "set during the second ack"
	      Position		      [755, 709]
	    }
	    Annotation {
	      SID		      "317"
	      Name		      "set until the first ack"
	      Position		      [624, 706]
	    }
	    Annotation {
	      SID		      "318"
	      Position		      [1089, 669]
	    }
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "data_debug"
	  SID			  "319"
	  Ports			  [10]
	  Position		  [400, 524, 420, 626]
	  ZOrder		  -91
	  Floating		  off
	  Location		  [-3, 41, 1917, 1097]
	  Open			  off
	  NumInputPorts		  "10"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data in"
	    axes2		    "valid in"
	    axes3		    "eof in"
	    axes4		    "ip in"
	    axes5		    "data_out"
	    axes6		    "valid_out"
	    axes7		    "eof_out"
	    axes8		    "ip_out"
	    axes9		    "ack"
	    axes10		    "buffer_full"
	  }
	  ShowLegends		  off
	  YMin			  "12000~0~9500~0~15500~0~0~-5~-5~-5"
	  YMax			  "13300~1~10500~1~17250~1~1~5~5~5"
	  SaveName		  "ScopeData8"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_empty"
	  SID			  "320"
	  Ports			  [2, 1]
	  Position		  [345, 822, 365, 853]
	  ZOrder		  -92
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 31 31 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[17.22 17.22 19.22"
	  " 17.22 19.22 19.22 19.22 17.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[15.22 15.22 17.22 17.22 15.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[13.22 13.22 15.22 15.22 13.22 ],[1 1 1 ]);\npatch([7.55 1"
	  "4.44 12.44 10.44 8.44 5.55 7.55 ],[11.22 11.22 13.22 11.22 13.22 13.22 11.22 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\nfprintf("
	  "'','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_full"
	  SID			  "321"
	  Ports			  [2, 1]
	  Position		  [345, 737, 370, 768]
	  ZOrder		  -93
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,31,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 31 31 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[18.33 18.33 21"
	  ".33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[15.33 15.33 18.33 18.33 15.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[12.33 12.33 15.33 15.33 12.33 ],[1 1 1 ]);\npatc"
	  "h([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0.946 0.973 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('or');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Scope
	  Name			  "ip_debug"
	  SID			  "322"
	  Ports			  [6]
	  Position		  [750, 605, 770, 665]
	  ZOrder		  -94
	  Floating		  off
	  Location		  [5, 49, 1925, 1162]
	  Open			  off
	  NumInputPorts		  "6"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "ip_in"
	    axes2		    "we"
	    axes3		    "ack"
	    axes4		    "ip_out"
	    axes5		    "eof_out"
	    axes6		    "data_ack"
	  }
	  ShowLegends		  off
	  YMin			  "100~0~0~100~0~-5"
	  YMax			  "103~1~1~103~1~5"
	  SaveName		  "ScopeData9"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ip_fifo"
	  SID			  "323"
	  Ports			  [5, 4]
	  Position		  [845, 391, 920, 569]
	  ZOrder		  -95
	  AttributesFormatString  "Depth: 32"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    26
	    $ClassName		    "Simulink.Mask"
	    Description		    "A rollback fifo behaves as a normal fifo, except that data which are written in have to be \"co"
	    "mmitted\" before they become available for readout.  Moreover, any data which are written in and have not been co"
	    "mmitted can be \"discarded\", and will never be made available for readout."
	    Initialization	    "fmtstr = sprintf('Depth: %d', 2^depth_bits);\nset_param(gcb, 'AttributesFormatString', fmtstr"
	    ");"
	    Object {
	      $PropName		      "Parameters"
	      $ObjectID		      27
	      $ClassName	      "Simulink.MaskParameter"
	      Type		      "edit"
	      Name		      "depth_bits"
	      Prompt		      "Fifo Depth (2^?):"
	      Value		      "depth_hdr_bits"
	    }
	  }
	  System {
	    Name		    "ip_fifo"
	    Location		    [270, 103, 951, 750]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "324"
	      Position		      [335, 268, 365, 282]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      SID		      "325"
	      Position		      [380, 28, 410, 42]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "commit"
	      SID		      "326"
	      Position		      [20, 134, 50, 146]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "discard"
	      SID		      "327"
	      Position		      [55, 153, 85, 167]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "fetch"
	      SID		      "328"
	      Position		      [20, 253, 50, 267]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      SID		      "329"
	      Ports		      [0, 1]
	      Position		      [370, 281, 400, 299]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      SID		      "330"
	      Ports		      [6, 2]
	      Position		      [420, 205, 495, 300]
	      ZOrder		      -7
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory Block"
	      depth		      "2^depth_bits"
	      initVector	      "0"
	      distributed_mem	      "Block RAM"
	      init_a		      "0"
	      init_b		      "0"
	      rst_a		      off
	      rst_b		      off
	      en_a		      off
	      en_b		      off
	      latency		      "1"
	      write_mode_A	      "Read Before Write"
	      write_mode_B	      "Read Before Write"
	      dbl_ovrd		      off
	      optimize		      "Area"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "dpram"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "75,95,6,2,white,blue,0,28af736d,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 75 75 0 0 ],[0 0 95 95 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 75 75 0 0 ],[0 0 95 95 0 ]);\npatch([14.75 29.2 39.2 49.2 59.2 39.2 24.75 14.75 ],[58.1 5"
	      "8.1 68.1 58.1 68.1 68.1 68.1 58.1 ],[1 1 1 ]);\npatch([24.75 39.2 29.2 14.75 24.75 ],[48.1 48.1 58.1 58.1 48.1 "
	      "],[0.931 0.946 0.973 ]);\npatch([14.75 29.2 39.2 24.75 14.75 ],[38.1 38.1 48.1 48.1 38.1 ],[1 1 1 ]);\npatch([2"
	      "4.75 59.2 49.2 39.2 29.2 14.75 24.75 ],[28.1 28.1 38.1 28.1 38.1 38.1 28.1 ],[0.931 0.946 0.973 ]);\nfprintf(''"
	      ",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	      "addra');\ncolor('black');port_label('input',2,'dina');\ncolor('black');port_label('input',3,'wea');\ncolor('bla"
	      "ck');port_label('input',4,'addrb');\ncolor('black');port_label('input',5,'dinb');\ncolor('black');port_label('i"
	      "nput',6,'web');\ncolor('black');port_label('output',1,'A');\ncolor('black');port_label('output',2,'B');\nfprint"
	      "f('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      SID		      "331"
	      Ports		      [1, 1]
	      Position		      [540, 96, 570, 114]
	      ZOrder		      -8
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      SID		      "332"
	      Ports		      [1, 1]
	      Position		      [455, 120, 485, 140]
	      ZOrder		      -9
	      BlockRotation	      270
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,20,1,1,white,blue,0,267846e5,up,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
	      "('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "333"
	      Ports		      [2, 1]
	      Position		      [490, 88, 515, 117]
	      ZOrder		      -10
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nc"
	      "olor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      SID		      "334"
	      Ports		      [2, 1]
	      Position		      [335, 13, 360, 42]
	      ZOrder		      -11
	      BlockMirror	      on
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,83a4b621,left,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nc"
	      "olor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      SID		      "335"
	      Ports		      [2, 1]
	      Position		      [110, 253, 135, 282]
	      ZOrder		      -12
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nc"
	      "olor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      SID		      "336"
	      Ports		      [2, 1]
	      Position		      [365, 128, 390, 157]
	      ZOrder		      -13
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,dc21e094,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nc"
	      "olor('black');disp('xor');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      SID		      "337"
	      Ports		      [2, 1]
	      Position		      [410, 138, 435, 167]
	      ZOrder		      -14
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nc"
	      "olor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      SID		      "338"
	      Ports		      [2, 1]
	      Position		      [365, 168, 390, 197]
	      ZOrder		      -15
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('"
	      "black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outpu"
	      "t',1,'\\bfa = b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      SID		      "339"
	      Ports		      [2, 1]
	      Position		      [365, 78, 390, 107]
	      ZOrder		      -16
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 29 29 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17"
	      ".33 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 "
	      "17.33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.9"
	      "31 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('"
	      "black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outpu"
	      "t',1,'\\bfa = b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "340"
	      Ports		      [1, 1]
	      Position		      [290, 251, 320, 269]
	      ZOrder		      -17
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Two Bit Locations"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "341"
	      Ports		      [1, 1]
	      Position		      [285, 141, 315, 159]
	      ZOrder		      -18
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      SID		      "342"
	      Ports		      [1, 1]
	      Position		      [220, 166, 250, 184]
	      ZOrder		      -19
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Two Bit Locations"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      SID		      "343"
	      Ports		      [1, 1]
	      Position		      [220, 126, 250, 144]
	      ZOrder		      -20
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rd_cnt"
	      SID		      "344"
	      Ports		      [1, 1]
	      Position		      [155, 249, 190, 291]
	      ZOrder		      -21
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,42,1,1,white,blue,0,b089e9c5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 42 42 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 42 42 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[26.55"
	      " 26.55 31.55 26.55 31.55 31.55 31.55 26.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[21.55 21.55 26"
	      ".55 26.55 21.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[16.55 16.55 21.55 21.55 16.55 "
	      "],[1 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[11.55 11.55 16.55 11.55 16.55 16.55 11.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'en');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf("
	      "'','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "set_cnt"
	      SID		      "345"
	      Ports		      [3, 2]
	      Position		      [140, 131, 195, 189]
	      ZOrder		      -22
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"set_cnt"
		Location		[236, 286, 983, 742]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  SID			  "346"
		  Position		  [15, 128, 45, 142]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "undo"
		  SID			  "347"
		  Position		  [15, 38, 45, 52]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "348"
		  Position		  [15, 78, 45, 92]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter4"
		  SID			  "349"
		  Ports			  [3, 1]
		  Position		  [250, 44, 300, 96]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Free Running"
		  cnt_to		  "Inf"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "depth_bits + 1"
		  bin_pt		  "0"
		  load_pin		  on
		  rst			  off
		  en			  on
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "counter"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "50,52,3,1,white,blue,0,4f561634,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 52 52 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 52 52 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[33.77 33.7"
		  "7 40.77 33.77 40.77 40.77 40.77 33.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[26.77 26.77 33.77 33"
		  ".77 26.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[19.77 19.77 26.77 26.77 19.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[12.77 12.77 19.77 12.77 19.77 19.77 12.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'load');\ncolor('black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'e"
		  "n');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "350"
		  Ports			  [1, 1]
		  Position		  [70, 156, 100, 174]
		  ZOrder		  -5
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
		  "intf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  SID			  "351"
		  Ports			  [1, 1]
		  Position		  [165, 57, 190, 73]
		  ZOrder		  -6
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[10.22 10.22 12"
		  ".22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
		  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([9.55 16"
		  ".44 14.44 12.44 10.44 7.55 9.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
		  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('','COM"
		  "MENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  SID			  "352"
		  Ports			  [3, 1]
		  Position		  [205, 40, 230, 70]
		  ZOrder		  -7
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "25,30,3,1,white,blue,0,98d76266,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 30 30 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[18.33 18.33 "
		  "21.33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[15.33 15.33 18.33 18.33 1"
		  "5.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[12.33 12.33 15.33 15.33 12.33 ],[1 1 1 ]);\n"
		  "patch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0.946 0.973 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n\ncolor('black');disp('a"
		  "nd');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  SID			  "353"
		  Ports			  [3, 1]
		  Position		  [115, 129, 145, 171]
		  ZOrder		  -8
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,42,3,1,white,blue,0,e36395a3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 42 42 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 42 42 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[25.44 25.44 29.4"
		  "4 25.44 29.44 29.44 29.44 25.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[21.44 21.44 25.44 25.44 21.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[17.44 17.44 21.44 21.44 17.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[13.44 13.44 17.44 13.44 17.44 17.44 13.44 ],[0.931 0.946 0.973 ]);\nfprintf('"
		  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n\ncolor('black');disp('z^{-1}\\ne"
		  "wline ','texmode','on');\ncolor('black');disp(' \\nand');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "354"
		  Ports			  [2, 1]
		  Position		  [330, 111, 375, 164]
		  ZOrder		  -9
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,53,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 53 53 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 53 53 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32.66 32.66 3"
		  "8.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 32.66 32.66 26"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bla"
		  "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "set_cnt"
		  SID			  "355"
		  Position		  [415, 133, 445, 147]
		  ZOrder		  -10
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cnt"
		  SID			  "356"
		  Position		  [340, 63, 370, 77]
		  ZOrder		  -11
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Counter4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "cnt"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "Counter4"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 40; -150, 0]
		    DstBlock		    "Counter4"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "set_cnt"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "undo"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Relational10"
	      SID		      "357"
	      Ports		      []
	      Position		      [377, 143, 403, 168]
	      ZOrder		      -23
	      ShowName		      off
	      LibraryVersion	      "1.213"
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      "Unknown"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Relational20"
	      SID		      "358"
	      Ports		      []
	      Position		      [377, 53, 403, 78]
	      ZOrder		      -24
	      ShowName		      off
	      LibraryVersion	      "1.213"
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      "Unknown"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "359"
	      Position		      [510, 268, 540, 282]
	      ZOrder		      -25
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_ack"
	      SID		      "360"
	      Position		      [50, 23, 80, 37]
	      ZOrder		      -26
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      SID		      "361"
	      Position		      [500, 148, 530, 162]
	      ZOrder		      -27
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      SID		      "362"
	      Position		      [540, 43, 570, 57]
	      ZOrder		      -28
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fetch"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 280; -500, 0; 0, -110]
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"empty"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Inverter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "discard"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; -215, 0]
	      Branch {
		Points			[0, 150]
		Branch {
		  DstBlock		  "set_cnt"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  3
		}
	      }
	      Branch {
		DstBlock		"wr_ack"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0; 0, -5]
	      Branch {
		Points			[0, -90]
		DstBlock		"Logical3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "commit"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_cnt"
	      SrcPort		      1
	      Points		      [70, 0; 0, -10]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, -110]
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -50]
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      1
	      Points		      [0, -60]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      2
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	      Branch {
		DstBlock		"Relational1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	      Branch {
		Points			[0, -45]
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 90, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"full"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Inverter2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflow_cnt"
	  SID			  "363"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [480, 780, 580, 810]
	  ZOrder		  -96
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AttributesFormatString  "1output"
	  LibraryVersion	  "1.515"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "swreg"
	  mode			  "one value"
	  io_dir		  "To Processor"
	  io_delay		  "0"
	  sample_period		  "1"
	  names			  "reg"
	  bitwidths		  "32"
	  arith_types		  "0"
	  bin_pts		  "0"
	  sim_port		  on
	  show_format		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflows"
	  SID			  "364"
	  Ports			  [1, 1]
	  Position		  [425, 785, 460, 805]
	  ZOrder		  -97
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  off
	  en			  on
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,b089e9c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "en');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "status"
	  SID			  "365"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [480, 900, 580, 930]
	  ZOrder		  -98
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AttributesFormatString  "1output"
	  LibraryVersion	  "1.515"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "swreg"
	  mode			  "one value"
	  io_dir		  "To Processor"
	  io_delay		  "0"
	  sample_period		  "1"
	  names			  "reg"
	  bitwidths		  "32"
	  arith_types		  "0"
	  bin_pts		  "0"
	  sim_port		  on
	  show_format		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "status1"
	  SID			  "366"
	  Ports			  [4]
	  Position		  [290, 977, 310, 1023]
	  ZOrder		  -99
	  Floating		  off
	  Location		  [5, 56, 1925, 1174]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "in0_ip_full"
	    axes2		    "in0_data_full"
	    axes3		    "ip_empty"
	    axes4		    "data_empty"
	  }
	  ShowLegends		  off
	  YMin			  "-1~-1~-1~-1"
	  YMax			  "1~1~1~1"
	  SaveName		  "ScopeData6"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_eof_0"
	  SID			  "367"
	  Ports			  [2, 1]
	  Position		  [130, 267, 155, 298]
	  ZOrder		  -100
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 31 31 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[18.33 18.33 21"
	  ".33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[15.33 15.33 18.33 18.33 15.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[12.33 12.33 15.33 15.33 12.33 ],[1 1 1 ]);\npatc"
	  "h([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0.946 0.973 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Concat_status0"
	  SID			  "368"
	  Ports			  []
	  Position		  [302, 863, 328, 888]
	  ZOrder		  -101
	  ShowName		  off
	  LibraryVersion	  "1.213"
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  "Unknown"
	  period		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data"
	  SID			  "369"
	  Position		  [560, 213, 590, 227]
	  ZOrder		  -102
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  SID			  "370"
	  Position		  [560, 268, 590, 282]
	  ZOrder		  -103
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ip_addr"
	  SID			  "371"
	  Position		  [980, 408, 1010, 422]
	  ZOrder		  -104
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  SID			  "372"
	  Position		  [560, 173, 590, 187]
	  ZOrder		  -105
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "discard"
	  SID			  "373"
	  Position		  [430, 708, 460, 722]
	  ZOrder		  -106
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "buffer_overflow"
	  SID			  "374"
	  Position		  [430, 748, 460, 762]
	  ZOrder		  -107
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "buffer_empty"
	  SID			  "375"
	  Position		  [430, 833, 460, 847]
	  ZOrder		  -108
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ack_in"
	  SID			  "376"
	  Position		  [370, 273, 400, 287]
	  ZOrder		  -109
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "status_out"
	  SID			  "377"
	  Position		  [430, 983, 460, 997]
	  ZOrder		  -110
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "From23"
	  SrcPort		  1
	  DstBlock		  "Gateway Out12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out12"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "valid_eof_0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      DstBlock		      "data_FWFT"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "valid_eof_0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Goto5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Concat"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "From22"
	  SrcPort		  1
	  DstBlock		  "ip_fifo"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "buf_eof1"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  DstBlock		  "Gateway Out11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out11"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "From26"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "From16"
	  SrcPort		  1
	  DstBlock		  "Gateway Out16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Inverter4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  DstBlock		  "Gateway Out15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From19"
	  SrcPort		  1
	  DstBlock		  "Gateway Out19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ack_out"
	  SrcPort		  1
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From18"
	  SrcPort		  1
	  DstBlock		  "Gateway Out18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From17"
	  SrcPort		  1
	  DstBlock		  "Gateway Out17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From15"
	  SrcPort		  1
	  DstBlock		  "Gateway Out13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Gateway Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "Gateway Out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "Gateway Out9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "Gateway Out10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out10"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Convert9"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out14"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "commit"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "buf_eof3"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Goto12"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "eof"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "buf_data3"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Goto9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "data"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  5
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out19"
	  SrcPort		  1
	  DstBlock		  "ip_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out9"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out18"
	  SrcPort		  1
	  DstBlock		  "ip_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out17"
	  SrcPort		  1
	  DstBlock		  "ip_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out16"
	  SrcPort		  1
	  DstBlock		  "ip_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out15"
	  SrcPort		  1
	  DstBlock		  "ip_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out13"
	  SrcPort		  1
	  DstBlock		  "ip_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out24"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "overflows"
	  SrcPort		  1
	  DstBlock		  "overflow_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  DstBlock		  "ip_fifo"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "ip_fifo"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "Goto13"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ip_addr"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  2
	  Points		  [160, 0; 0, 25; 25, 0]
	  Branch {
	    DstBlock		    "Goto11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [120, 0]
	    Branch {
	      DstBlock		      "buf_data3"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "buf_eof3"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "buf_eof1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "valid_eof_0"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, 10]
	    Branch {
	      DstBlock		      "data_FWFT"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [5, 0; 0, -70]
	    DstBlock		    "Concat"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "commit"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ip_fifo"
	  SrcPort		  4
	  DstBlock		  "Goto7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  3
	  DstBlock		  "ack_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "eof_in"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dest_ip_0"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Goto15"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ip_fifo"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d_in"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "commit"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Goto16"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [90, 0]
	    Branch {
	      DstBlock		      "ip_fifo"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 35]
	      DstBlock		      "ip_fifo"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "ip_fifo"
	  SrcPort		  3
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  4
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "discard_in"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat_status"
	  SrcPort		  1
	  Points		  [0, 0; 75, 0]
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "status_out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Concat3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "From42"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Gateway Out14"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Convert9"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From40"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Convert8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From39"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "Convert5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Gateway Out8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From41"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Gateway Out7"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Convert1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "fifo_full"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  DstBlock		  "fifo_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "fifo_empty"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "fifo_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_empty"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "buffer_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_full"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "overflows"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "buffer_overflow"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "discard"
	  DstPort		  1
	}
	Annotation {
	  SID			  "378"
	  Name			  " PACKET LENGTH SHOULD NOT BE LESS THAN 3 WORDS"
	  Position		  [871, 358]
	  DropShadow		  on
	}
	Annotation {
	  SID			  "379"
	  Name			  " THE ACK LINE MUST REMAIN HIGH EVEN WHEN VALID GOES LOW FOR FULL-SPEED READOUT.\n\nThis is fine for the i"
	  "ntended purpose:\nWe read out a full packet at a time, ensuring that ack stays high until EOF is received.\n\nthis "
	  "is also important to ensure that the wrong IP address is not used \n(there is a one-clock delay to fetch the next I"
	  "P)"
	  Position		  [881, 273]
	  DropShadow		  on
	}
	Annotation {
	  SID			  "380"
	  Name			  "MUX TWO PACKET STREAMS\nIncomming data is buffered and only stored if it is commited (valid EOF).\nIf a d"
	  "iscard command is received, the data is flushed."
	  Position		  [385, 37]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "spead_pack"
      SID		      "2709"
      Tag		      "casper:spead_pack"
      Ports		      [10, 4]
      Position		      [430, 48, 570, 352]
      ZOrder		      10905
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		28
	$ClassName		"Simulink.Mask"
	Type			"pkt_pack_mask"
	Description		"This block generates SPEAD-compliant packets from a datastream. \n\nPackets are created with a fixed he"
	"ader followed by a number of 64-bit items.\n\nRequires a 64-bit data stream.\n\nThe data_ready signal is one cycle BE"
	"FORE valid data! Does not have to be with a valid signal either."
	Initialization		"if floor(log2(bytes_per_word)) ~= log2(bytes_per_word)\n    error('Bytes per word should be a power "
	"of two.');\nend\n\nspead_pack_init(gcb)"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  7
	  Object {
	    $ObjectID		    29
	    Type		    "edit"
	    Name		    "max_pkt_len_bits"
	    Prompt		    "Max pkt length, 2^? 64-bit words"
	    Value		    "10"
	  }
	  Object {
	    $ObjectID		    30
	    Type		    "edit"
	    Name		    "header_ids"
	    Prompt		    "SPEAD direct address IDs (decimal)"
	    Value		    "0x1600, 0x1234"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    31
	    Type		    "edit"
	    Name		    "header_ind_ids"
	    Prompt		    "SPEAD indirect address IDs (decimal)"
	    Value		    "0x1800"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    32
	    Type		    "edit"
	    Name		    "spead_msw"
	    Prompt		    "SPEAD Flavour (MSw)"
	    Value		    "64"
	  }
	  Object {
	    $ObjectID		    33
	    Type		    "edit"
	    Name		    "spead_lsw"
	    Prompt		    "SPEAD Flavour (LSw)"
	    Value		    "40"
	  }
	  Object {
	    $ObjectID		    34
	    Type		    "edit"
	    Name		    "spead_version"
	    Prompt		    "SPEAD version"
	    Value		    "4"
	  }
	  Object {
	    $ObjectID		    35
	    Type		    "edit"
	    Name		    "bytes_per_word"
	    Prompt		    "Word size, in bytes"
	    Value		    "8"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"spead_pack"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"56"
	Block {
	  BlockType		  Inport
	  Name			  "data64_ready"
	  SID			  "2710"
	  Position		  [20, 68, 50, 82]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data64_valid"
	  SID			  "2711"
	  Position		  [20, 108, 50, 122]
	  ZOrder		  284
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data64"
	  SID			  "2712"
	  Position		  [20, 28, 50, 42]
	  ZOrder		  -7
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "hdr_heap_id"
	  SID			  "2713"
	  Position		  [20, 178, 50, 192]
	  ZOrder		  1486
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "hdr_heap_size"
	  SID			  "2714"
	  Position		  [20, 208, 50, 222]
	  ZOrder		  1494
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "hdr_heap_offset"
	  SID			  "2715"
	  Position		  [20, 238, 50, 252]
	  ZOrder		  1502
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "hdr_pkt_len_words"
	  SID			  "2716"
	  Position		  [20, 268, 50, 282]
	  ZOrder		  1510
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "hdr5_0x1600_DIR"
	  SID			  "3330"
	  Position		  [20, 298, 50, 312]
	  ZOrder		  5221
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "hdr6_0x1234_DIR"
	  SID			  "3338"
	  Position		  [20, 328, 50, 342]
	  ZOrder		  5229
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "hdr7_0x1800"
	  SID			  "3346"
	  Position		  [20, 358, 50, 372]
	  ZOrder		  5237
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  SID			  "2719"
	  Ports			  [2, 1]
	  Position		  [525, 648, 575, 697]
	  ZOrder		  1578
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,416,343"
	  block_type		  "addsub"
	  sg_icon_stat		  "50,49,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 49 49 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 49 49 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[31.77 31.77 "
	  "38.77 31.77 38.77 38.77 38.77 31.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[24.77 24.77 31.77 31.77"
	  " 24.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[17.77 17.77 24.77 24.77 17.77 ],[1 1 1 ])"
	  ";\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[10.77 10.77 17.77 10.77 17.77 17.77 10.77 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}'"
	  ",'texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert17"
	  SID			  "2720"
	  Ports			  [1, 1]
	  Position		  [1435, 135, 1480, 155]
	  ZOrder		  655
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,335,719"
	  block_type		  "assert"
	  sg_icon_stat		  "45,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert18"
	  SID			  "2721"
	  Ports			  [1, 1]
	  Position		  [1705, 435, 1750, 455]
	  ZOrder		  656
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,335,719"
	  block_type		  "assert"
	  sg_icon_stat		  "45,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert5"
	  SID			  "2722"
	  Ports			  [1, 1]
	  Position		  [80, 65, 115, 85]
	  ZOrder		  -13
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "535,236,348,719"
	  block_type		  "assert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "data64_rdy"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert6"
	  SID			  "2723"
	  Ports			  [1, 1]
	  Position		  [80, 25, 115, 45]
	  ZOrder		  -14
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "536,263,348,719"
	  block_type		  "assert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "data64"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert7"
	  SID			  "2724"
	  Ports			  [1, 1]
	  Position		  [80, 105, 115, 125]
	  ZOrder		  285
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "535,236,348,719"
	  block_type		  "assert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "data64_valid"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  SID			  "2725"
	  Ports			  [6, 1]
	  Position		  [1095, 55, 1160, 235]
	  ZOrder		  281
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "6"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,24,348,216"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "65,180,6,1,white,blue,0,c44eeefa,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 180 180 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 65 65 0 0 ],[0 0 180 180 0 ]);\npatch([11.975 24.98 33.98 42.98 51.98 33.98 20.975 11.975 ],[99.99 "
	  "99.99 108.99 99.99 108.99 108.99 108.99 99.99 ],[1 1 1 ]);\npatch([20.975 33.98 24.98 11.975 20.975 ],[90.99 90.99 "
	  "99.99 99.99 90.99 ],[0.931 0.946 0.973 ]);\npatch([11.975 24.98 33.98 20.975 11.975 ],[81.99 81.99 90.99 90.99 81.9"
	  "9 ],[1 1 1 ]);\npatch([20.975 51.98 42.98 33.98 24.98 11.975 20.975 ],[72.99 72.99 81.99 72.99 81.99 81.99 72.99 ],"
	  "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('"
	  "black');port_label('input',1,'hi');\n\n\n\n\ncolor('black');port_label('input',6,'lo');\n\ncolor('black');disp('\\f"
	  "ontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spd_hdr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  SID			  "2726"
	  Ports			  [0, 1]
	  Position		  [1050, 63, 1070, 77]
	  ZOrder		  280
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "83"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "490,101,474,439"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,0,1,white,blue,0,ead93515,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'83');\nfprintf('','COMMENT"
	  ": end icon text');"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  SID			  "2727"
	  Ports			  [0, 1]
	  Position		  [1050, 93, 1070, 107]
	  ZOrder		  279
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "spead_version"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "490,101,414,491"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,0,1,white,blue,0,85f36853,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'4');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant7"
	  SID			  "2728"
	  Ports			  [0, 1]
	  Position		  [1050, 183, 1070, 197]
	  ZOrder		  276
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "490,101,474,439"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT:"
	  " end icon text');"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "2729"
	  Ports			  [1, 1]
	  Position		  [790, 507, 820, 533]
	  ZOrder		  572
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "valid"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  SID			  "2730"
	  Ports			  [1, 1]
	  Position		  [790, 597, 820, 623]
	  ZOrder		  1424
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "eof_out"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "2731"
	  Position		  [420, 603, 490, 617]
	  ZOrder		  1420
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "writing_pld"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "2732"
	  Position		  [420, 578, 490, 592]
	  ZOrder		  1421
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "new_sync"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  SID			  "2733"
	  Position		  [475, 298, 545, 312]
	  ZOrder		  -51
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "new_sync"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  SID			  "2734"
	  Position		  [420, 503, 500, 517]
	  ZOrder		  -52
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "writing_header"
	}
	Block {
	  BlockType		  From
	  Name			  "From29"
	  SID			  "2735"
	  Position		  [420, 523, 490, 537]
	  ZOrder		  -58
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "writing_pld"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "2736"
	  Position		  [420, 653, 490, 667]
	  ZOrder		  1579
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "hdr_4"
	}
	Block {
	  BlockType		  From
	  Name			  "From31"
	  SID			  "2737"
	  Position		  [1435, 63, 1505, 77]
	  ZOrder		  -60
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "output_select"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "2738"
	  Position		  [1205, 803, 1275, 817]
	  ZOrder		  -61
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_data"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  SID			  "2739"
	  Position		  [645, 708, 715, 722]
	  ZOrder		  1437
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "new_sync"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  SID			  "2740"
	  Position		  [475, 418, 545, 432]
	  ZOrder		  601
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "new_sync"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  SID			  "2741"
	  Position		  [475, 323, 555, 337]
	  ZOrder		  -65
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "writing_header"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "2742"
	  Position		  [870, 313, 940, 327]
	  ZOrder		  -75
	  ShowName		  off
	  GotoTag		  "output_select"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  SID			  "2743"
	  Position		  [855, 368, 940, 382]
	  ZOrder		  -77
	  ShowName		  off
	  GotoTag		  "writing_header"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  SID			  "2744"
	  Position		  [325, 108, 395, 122]
	  ZOrder		  306
	  ShowName		  off
	  GotoTag		  "writing_pld"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "2745"
	  Position		  [325, 28, 395, 42]
	  ZOrder		  -81
	  ShowName		  off
	  GotoTag		  "pkt_data"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "2746"
	  Position		  [625, 98, 695, 112]
	  ZOrder		  1432
	  ShowName		  off
	  GotoTag		  "new_sync"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  SID			  "2747"
	  Ports			  [2, 1]
	  Position		  [770, 355, 810, 395]
	  ZOrder		  603
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,419,299"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,40,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 40 40 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[25.55 25.55 30.55"
	  " 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 25.55 20.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\n"
	  "fprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "w_hdr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  SID			  "2748"
	  Ports			  [2, 1]
	  Position		  [560, 85, 600, 125]
	  ZOrder		  1431
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,419,299"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,40,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 40 40 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[25.55 25.55 30.55"
	  " 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 25.55 20.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\n"
	  "fprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "new_sync"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  SID			  "2749"
	  Ports			  [2, 1]
	  Position		  [585, 498, 625, 542]
	  ZOrder		  -93
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,419,291"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,44,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 44 44 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[27.55 27.55 32.55"
	  " 27.55 32.55 32.55 32.55 27.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[22.55 22.55 27.55 27.55 22.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[17.55 17.55 22.55 22.55 17.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[12.55 12.55 17.55 12.55 17.55 17.55 12.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('or');\n"
	  "fprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "busy"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  SID			  "2750"
	  Ports			  [2, 1]
	  Position		  [745, 685, 785, 725]
	  ZOrder		  1436
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,419,299"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,40,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 40 40 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[25.55 25.55 30.55"
	  " 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 25.55 20.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\n"
	  "fprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "overflow"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  SID			  "2751"
	  Ports			  [3, 1]
	  Position		  [485, 67, 535, 123]
	  ZOrder		  1427
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,402,215"
	  block_type		  "register"
	  sg_icon_stat		  "50,56,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 56 56 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[35.77 35.77 "
	  "42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[28.77 28.77 35.77 35.77"
	  " 28.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[21.77 21.77 28.77 28.77 21.77 ],[1 1 1 ])"
	  ";\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolo"
	  "r('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');"
	  Port {
	    PortNumber		    1
	    Name		    "armed"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  SID			  "2752"
	  Ports			  [3, 1]
	  Position		  [585, 417, 635, 473]
	  ZOrder		  598
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,402,215"
	  block_type		  "register"
	  sg_icon_stat		  "50,56,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 56 56 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[35.77 35.77 "
	  "42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[28.77 28.77 35.77 35.77"
	  " 28.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[21.77 21.77 28.77 28.77 21.77 ],[1 1 1 ])"
	  ";\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolo"
	  "r('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');"
	  Port {
	    PortNumber		    1
	    Name		    "armed"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  SID			  "2753"
	  Ports			  [2, 1]
	  Position		  [630, 588, 675, 632]
	  ZOrder		  1423
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,416,215"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,44,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 34."
	  "66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22.66"
	  " ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npatch("
	  "[14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
	  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmode','on"
	  "');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "eof_real"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational2"
	  SID			  "2754"
	  Ports			  [2, 1]
	  Position		  [685, 343, 730, 387]
	  ZOrder		  -96
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,402,215"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,44,2,1,white,blue,0,731fb07f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 34."
	  "66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22.66"
	  " ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npatch("
	  "[14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
	  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa < b','texmode','on"
	  "');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "wr_header"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "assert_data"
	  SID			  "2755"
	  Ports			  [1, 1]
	  Position		  [1315, 800, 1360, 820]
	  ZOrder		  654
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,335,719"
	  block_type		  "assert"
	  sg_icon_stat		  "45,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "pkt_data"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "data_ctr"
	  SID			  "2756"
	  Ports			  [2, 1]
	  Position		  [525, 573, 575, 622]
	  ZOrder		  1419
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "4"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "max_pkt_len_bits + 1"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "707,172,419,771"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,49,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 49 49 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 49 49 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[31.77 31.77 "
	  "38.77 31.77 38.77 38.77 38.77 31.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[24.77 24.77 31.77 31.77"
	  " 24.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[17.77 17.77 24.77 24.77 17.77 ],[1 1 1 ])"
	  ";\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[10.77 10.77 17.77 10.77 17.77 17.77 10.77 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}',"
	  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "data_ctr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_data"
	  SID			  "2757"
	  Ports			  [1, 1]
	  Position		  [225, 22, 255, 48]
	  ZOrder		  1335
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "8"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,e47f993a,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-8}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "d64"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_data1"
	  SID			  "2758"
	  Ports			  [1, 1]
	  Position		  [175, 24, 195, 46]
	  ZOrder		  1433
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,361"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "20,22,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 22 22 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[13.22 13.22 15.22"
	  " 13.22 15.22 15.22 15.22 13.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[11.22 11.22 13.22 13.22 11.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 7.22 9.22 9.22 7.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_data2"
	  SID			  "2759"
	  Ports			  [1, 1]
	  Position		  [175, 104, 195, 126]
	  ZOrder		  1434
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,361"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "20,22,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 22 22 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[13.22 13.22 15.22"
	  " 13.22 15.22 15.22 15.22 13.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[11.22 11.22 13.22 13.22 11.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 7.22 9.22 9.22 7.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_valid"
	  SID			  "2760"
	  Ports			  [1, 1]
	  Position		  [225, 102, 255, 128]
	  ZOrder		  1336
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "8"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,e47f993a,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-8}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "wr_pld"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge_detect1"
	  SID			  "2761"
	  Ports			  [1, 1]
	  Position		  [325, 135, 370, 155]
	  ZOrder		  1418
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  ShowName		  off
	  AttributesFormatString  "rising edges\nactive high"
	  AncestorBlock		  "casper_library_misc/edge_detect"
	  LibraryVersion	  "*1.42"
	  UserDataPersistent	  on
	  UserData		  "DataTag1"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    36
	    $ClassName		    "Simulink.Mask"
	    Type		    "edge_detect"
	    Description		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling or b"
	    "oth)."
	    Help		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling, or both). "
	    " Latency is zero."
	    Initialization	    "edge_detect_init(gcb,...\n    'edge',edge,...\n    'polarity',polarity,...\n    'x_in',x_in,."
	    "..\n    'x_out',x_out,...\n    'y_in',y_in,...\n    'y_out',y_out);\n\nx_in_num=str2num(getfield(getfield(get_par"
	    "am(gcb,'UserData'),'parameters'),'x_in'));\nx_out_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parame"
	    "ters'),'x_out'));\ny_in_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_in'));\ny_out_nu"
	    "m=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_out'));"
	    SelfModifiable	    "on"
	    Display		    "plot(x_in_num,0.5+y_in_num*0.2);\nplot(x_out_num,0.5+y_out_num*0.2);"
	    IconUnits		    "normalized"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      6
	      Object {
		$ObjectID		37
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Rising"
		  Cell			  "Falling"
		  Cell			  "Both"
		  PropName		  "TypeOptions"
		}
		Name			"edge"
		Prompt			"Edge Type"
		Value			"Rising"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		38
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "Active High"
		  Cell			  "Active Low"
		  PropName		  "TypeOptions"
		}
		Name			"polarity"
		Prompt			"Output Polarity"
		Value			"Active High"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		39
		Type			"edit"
		Name			"x_in"
		Prompt			"Input X Positions"
		Value			"[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		40
		Type			"edit"
		Name			"y_in"
		Prompt			"Input Y Positions"
		Value			"[-1 -1  1  1  1  1  1  1  1  1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		41
		Type			"edit"
		Name			"x_out"
		Prompt			"Output X Positions"
		Value			"[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		42
		Type			"edit"
		Name			"y_out"
		Prompt			"Output Y Positions"
		Value			"[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  Port {
	    PortNumber		    1
	    Name		    "rst"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "edge_detect1"
	    Location		    [-1, 25, 1921, 1084]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "5"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "2761:1"
	      Position		      [50, 53, 80, 67]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "2761:2"
	      Ports		      [1, 1]
	      Position		      [180, 72, 225, 88]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "2761:3"
	      Ports		      [1, 1]
	      Position		      [180, 52, 225, 68]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge_op"
	      SID		      "2761:4"
	      Ports		      [2, 1]
	      Position		      [275, 48, 320, 92]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "NOR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,affe8783,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28."
	      "66 28.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 2"
	      "8.66 28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n"
	      "color('black');disp('nor');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "2761:5"
	      Position		      [380, 63, 410, 77]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge_op"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge_detect2"
	  SID			  "2762"
	  Ports			  [1, 1]
	  Position		  [400, 85, 445, 105]
	  ZOrder		  1429
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  ShowName		  off
	  AttributesFormatString  "rising edges\nactive high"
	  AncestorBlock		  "casper_library_misc/edge_detect"
	  LibraryVersion	  "*1.42"
	  UserDataPersistent	  on
	  UserData		  "DataTag2"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    43
	    $ClassName		    "Simulink.Mask"
	    Type		    "edge_detect"
	    Description		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling or b"
	    "oth)."
	    Help		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling, or both). "
	    " Latency is zero."
	    Initialization	    "edge_detect_init(gcb,...\n    'edge',edge,...\n    'polarity',polarity,...\n    'x_in',x_in,."
	    "..\n    'x_out',x_out,...\n    'y_in',y_in,...\n    'y_out',y_out);\n\nx_in_num=str2num(getfield(getfield(get_par"
	    "am(gcb,'UserData'),'parameters'),'x_in'));\nx_out_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parame"
	    "ters'),'x_out'));\ny_in_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_in'));\ny_out_nu"
	    "m=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_out'));"
	    SelfModifiable	    "on"
	    Display		    "plot(x_in_num,0.5+y_in_num*0.2);\nplot(x_out_num,0.5+y_out_num*0.2);"
	    IconUnits		    "normalized"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      6
	      Object {
		$ObjectID		44
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Rising"
		  Cell			  "Falling"
		  Cell			  "Both"
		  PropName		  "TypeOptions"
		}
		Name			"edge"
		Prompt			"Edge Type"
		Value			"Rising"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		45
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "Active High"
		  Cell			  "Active Low"
		  PropName		  "TypeOptions"
		}
		Name			"polarity"
		Prompt			"Output Polarity"
		Value			"Active High"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		46
		Type			"edit"
		Name			"x_in"
		Prompt			"Input X Positions"
		Value			"[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		47
		Type			"edit"
		Name			"y_in"
		Prompt			"Input Y Positions"
		Value			"[-1 -1  1  1  1  1  1  1  1  1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		48
		Type			"edit"
		Name			"x_out"
		Prompt			"Output X Positions"
		Value			"[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		49
		Type			"edit"
		Name			"y_out"
		Prompt			"Output Y Positions"
		Value			"[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "edge_detect2"
	    Location		    [0, 25, 1920, 1080]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "5"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "2762:1"
	      Position		      [50, 53, 80, 67]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "2762:2"
	      Ports		      [1, 1]
	      Position		      [180, 72, 225, 88]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "2762:3"
	      Ports		      [1, 1]
	      Position		      [180, 52, 225, 68]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge_op"
	      SID		      "2762:4"
	      Ports		      [2, 1]
	      Position		      [275, 48, 320, 92]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "NOR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,affe8783,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28."
	      "66 28.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 2"
	      "8.66 28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n"
	      "color('black');disp('nor');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "2762:5"
	      Position		      [380, 63, 410, 77]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		Points			[0, 20]
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "edge_op"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdr_ctr"
	  SID			  "2763"
	  Ports			  [2, 1]
	  Position		  [595, 293, 645, 342]
	  ZOrder		  -36
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Count Limited"
	  cnt_to		  "8"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "707,172,419,771"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,49,2,1,white,blue,0,131a2a7a,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 49 49 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 49 49 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[31.77 31.77 "
	  "38.77 31.77 38.77 38.77 38.77 31.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[24.77 24.77 31.77 31.77"
	  " 24.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[17.77 17.77 24.77 24.77 17.77 ],[1 1 1 ])"
	  ";\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[10.77 10.77 17.77 10.77 17.77 17.77 10.77 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\bf\\lce"
	  "il++\\rceil}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "output_sel"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdra_1"
	  SID			  "3299"
	  Ports			  [1, 1]
	  Position		  [70, 178, 100, 192]
	  ZOrder		  5190
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr_heap_id"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdra_2"
	  SID			  "3306"
	  Ports			  [1, 1]
	  Position		  [70, 208, 100, 222]
	  ZOrder		  5197
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr_heap_size"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdra_3"
	  SID			  "3313"
	  Ports			  [1, 1]
	  Position		  [70, 238, 100, 252]
	  ZOrder		  5204
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr_heap_offset"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdra_4"
	  SID			  "3320"
	  Ports			  [1, 1]
	  Position		  [70, 268, 100, 282]
	  ZOrder		  5211
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr_pkt_len_words"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdra_5"
	  SID			  "3331"
	  Ports			  [1, 1]
	  Position		  [70, 298, 100, 312]
	  ZOrder		  5222
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr5_0x1600_DIR"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdra_6"
	  SID			  "3339"
	  Ports			  [1, 1]
	  Position		  [70, 328, 100, 342]
	  ZOrder		  5230
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr6_0x1234_DIR"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdra_7"
	  SID			  "3347"
	  Ports			  [1, 1]
	  Position		  [70, 358, 100, 372]
	  ZOrder		  5238
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr7_0x1800"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdrd_1"
	  SID			  "3300"
	  Ports			  [1, 1]
	  Position		  [120, 178, 140, 192]
	  ZOrder		  5191
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','C"
	  "OMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdrd_2"
	  SID			  "3307"
	  Ports			  [1, 1]
	  Position		  [120, 208, 140, 222]
	  ZOrder		  5198
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,83e6bb61,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','C"
	  "OMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdrd_3"
	  SID			  "3314"
	  Ports			  [1, 1]
	  Position		  [120, 238, 140, 252]
	  ZOrder		  5205
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "4"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode','on');\nfprintf('','C"
	  "OMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdrd_4"
	  SID			  "3321"
	  Ports			  [1, 1]
	  Position		  [120, 268, 140, 282]
	  ZOrder		  5212
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "5"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,ec356abf,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-5}','texmode','on');\nfprintf('','C"
	  "OMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdrd_5"
	  SID			  "3332"
	  Ports			  [1, 1]
	  Position		  [120, 298, 140, 312]
	  ZOrder		  5223
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "6"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,aa5bc30d,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-6}','texmode','on');\nfprintf('','C"
	  "OMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdrd_6"
	  SID			  "3340"
	  Ports			  [1, 1]
	  Position		  [120, 328, 140, 342]
	  ZOrder		  5231
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "7"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,d93bb731,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-7}','texmode','on');\nfprintf('','C"
	  "OMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdrd_7"
	  SID			  "3348"
	  Ports			  [1, 1]
	  Position		  [120, 358, 140, 372]
	  ZOrder		  5239
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "8"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,e47f993a,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-8}','texmode','on');\nfprintf('','C"
	  "OMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_4cast4"
	  SID			  "3325"
	  Ports			  [1, 1]
	  Position		  [1265, 473, 1315, 487]
	  ZOrder		  5216
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_lsw - 3"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 14 14 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([22.55 29"
	  ".44 27.44 25.44 23.44 20.55 22.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_4cat4"
	  SID			  "3327"
	  Ports			  [2, 1]
	  Position		  [1340, 473, 1390, 502]
	  ZOrder		  5218
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 29 29 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 29 29 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[18.44 18.44 22.4"
	  "4 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[14.44 14.44 18.44 18.44 14.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\n"
	  "color('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nfprintf('',"
	  "'COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_4const4"
	  SID			  "3326"
	  Ports			  [0, 1]
	  Position		  [1265, 493, 1315, 507]
	  ZOrder		  5217
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 14 14 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([22.55 29"
	  ".44 27.44 25.44 23.44 20.55 22.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfpri"
	  "ntf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_assert1"
	  SID			  "3305"
	  Ports			  [1, 1]
	  Position		  [1470, 223, 1500, 237]
	  ZOrder		  5196
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_assert2"
	  SID			  "3312"
	  Ports			  [1, 1]
	  Position		  [1470, 298, 1500, 312]
	  ZOrder		  5203
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_assert3"
	  SID			  "3319"
	  Ports			  [1, 1]
	  Position		  [1470, 373, 1500, 387]
	  ZOrder		  5210
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_assert4"
	  SID			  "3329"
	  Ports			  [1, 1]
	  Position		  [1470, 448, 1500, 462]
	  ZOrder		  5220
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_assert5"
	  SID			  "3337"
	  Ports			  [1, 1]
	  Position		  [1470, 523, 1500, 537]
	  ZOrder		  5228
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_assert6"
	  SID			  "3345"
	  Ports			  [1, 1]
	  Position		  [1470, 598, 1500, 612]
	  ZOrder		  5236
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_assert7"
	  SID			  "3353"
	  Ports			  [1, 1]
	  Position		  [1470, 673, 1500, 687]
	  ZOrder		  5244
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nfprintf('','"
	  "COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_cat1"
	  SID			  "3304"
	  Ports			  [2, 1]
	  Position		  [1415, 225, 1455, 265]
	  ZOrder		  5195
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  sg_icon_stat		  "40,40,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 40 40 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[25.55 25.55 30.55"
	  " 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 25.55 20.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',"
	  "1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_cat2"
	  SID			  "3311"
	  Ports			  [2, 1]
	  Position		  [1415, 300, 1455, 340]
	  ZOrder		  5202
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  sg_icon_stat		  "40,40,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 40 40 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[25.55 25.55 30.55"
	  " 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 25.55 20.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',"
	  "1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_cat3"
	  SID			  "3318"
	  Ports			  [2, 1]
	  Position		  [1415, 375, 1455, 415]
	  ZOrder		  5209
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  sg_icon_stat		  "40,40,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 40 40 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[25.55 25.55 30.55"
	  " 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 25.55 20.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',"
	  "1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_cat4"
	  SID			  "3328"
	  Ports			  [2, 1]
	  Position		  [1415, 450, 1455, 490]
	  ZOrder		  5219
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  sg_icon_stat		  "40,40,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 40 40 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[25.55 25.55 30.55"
	  " 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 25.55 20.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',"
	  "1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_cat5"
	  SID			  "3336"
	  Ports			  [2, 1]
	  Position		  [1415, 525, 1455, 565]
	  ZOrder		  5227
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  sg_icon_stat		  "40,40,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 40 40 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[25.55 25.55 30.55"
	  " 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 25.55 20.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',"
	  "1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_cat6"
	  SID			  "3344"
	  Ports			  [2, 1]
	  Position		  [1415, 600, 1455, 640]
	  ZOrder		  5235
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  sg_icon_stat		  "40,40,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 40 40 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[25.55 25.55 30.55"
	  " 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 25.55 20.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',"
	  "1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_cat7"
	  SID			  "3352"
	  Ports			  [2, 1]
	  Position		  [1415, 675, 1455, 715]
	  ZOrder		  5243
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  sg_icon_stat		  "40,40,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 40 40 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[25.55 25.55 30.55"
	  " 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 25.55 20.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',"
	  "1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const1"
	  SID			  "3302"
	  Ports			  [0, 1]
	  Position		  [1340, 223, 1390, 237]
	  ZOrder		  5193
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8388609"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,b59e164e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 14 14 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([22.55 29"
	  ".44 27.44 25.44 23.44 20.55 22.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'8388609');"
	  "\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid1"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const2"
	  SID			  "3309"
	  Ports			  [0, 1]
	  Position		  [1340, 298, 1390, 312]
	  ZOrder		  5200
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8388610"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,4ea4e63d,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 14 14 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([22.55 29"
	  ".44 27.44 25.44 23.44 20.55 22.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'8388610');"
	  "\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid2"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const3"
	  SID			  "3316"
	  Ports			  [0, 1]
	  Position		  [1340, 373, 1390, 387]
	  ZOrder		  5207
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8388611"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,984a1ea9,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 14 14 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([22.55 29"
	  ".44 27.44 25.44 23.44 20.55 22.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'8388611');"
	  "\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid3"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const4"
	  SID			  "3323"
	  Ports			  [0, 1]
	  Position		  [1340, 448, 1390, 462]
	  ZOrder		  5214
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8388612"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,e40e59ce,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 14 14 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([22.55 29"
	  ".44 27.44 25.44 23.44 20.55 22.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'8388612');"
	  "\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid4"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const5"
	  SID			  "3334"
	  Ports			  [0, 1]
	  Position		  [1340, 523, 1390, 537]
	  ZOrder		  5225
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8394240"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,16fa8a83,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 14 14 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([22.55 29"
	  ".44 27.44 25.44 23.44 20.55 22.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'8394240');"
	  "\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid5"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const6"
	  SID			  "3342"
	  Ports			  [0, 1]
	  Position		  [1340, 598, 1390, 612]
	  ZOrder		  5233
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8393268"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,f63297fc,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 14 14 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([22.55 29"
	  ".44 27.44 25.44 23.44 20.55 22.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'8393268');"
	  "\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid6"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const7"
	  SID			  "3350"
	  Ports			  [0, 1]
	  Position		  [1340, 673, 1390, 687]
	  ZOrder		  5241
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "6144"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1f4f18b8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 14 14 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([22.55 29"
	  ".44 27.44 25.44 23.44 20.55 22.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'6144');\nf"
	  "printf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid7"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "header_from1"
	  SID			  "3303"
	  Position		  [1340, 248, 1390, 262]
	  ZOrder		  5194
	  ShowName		  off
	  GotoTag		  "hdr_1"
	}
	Block {
	  BlockType		  From
	  Name			  "header_from2"
	  SID			  "3310"
	  Position		  [1340, 323, 1390, 337]
	  ZOrder		  5201
	  ShowName		  off
	  GotoTag		  "hdr_2"
	}
	Block {
	  BlockType		  From
	  Name			  "header_from3"
	  SID			  "3317"
	  Position		  [1340, 398, 1390, 412]
	  ZOrder		  5208
	  ShowName		  off
	  GotoTag		  "hdr_3"
	}
	Block {
	  BlockType		  From
	  Name			  "header_from4"
	  SID			  "3324"
	  Position		  [1195, 473, 1245, 487]
	  ZOrder		  5215
	  ShowName		  off
	  GotoTag		  "hdr_4"
	}
	Block {
	  BlockType		  From
	  Name			  "header_from5"
	  SID			  "3335"
	  Position		  [1340, 548, 1390, 562]
	  ZOrder		  5226
	  ShowName		  off
	  GotoTag		  "hdr_5"
	}
	Block {
	  BlockType		  From
	  Name			  "header_from6"
	  SID			  "3343"
	  Position		  [1340, 623, 1390, 637]
	  ZOrder		  5234
	  ShowName		  off
	  GotoTag		  "hdr_6"
	}
	Block {
	  BlockType		  From
	  Name			  "header_from7"
	  SID			  "3351"
	  Position		  [1340, 698, 1390, 712]
	  ZOrder		  5242
	  ShowName		  off
	  GotoTag		  "hdr_7"
	}
	Block {
	  BlockType		  Goto
	  Name			  "header_to1"
	  SID			  "3301"
	  Position		  [160, 178, 180, 192]
	  ZOrder		  5192
	  ShowName		  off
	  GotoTag		  "hdr_1"
	}
	Block {
	  BlockType		  Goto
	  Name			  "header_to2"
	  SID			  "3308"
	  Position		  [160, 208, 180, 222]
	  ZOrder		  5199
	  ShowName		  off
	  GotoTag		  "hdr_2"
	}
	Block {
	  BlockType		  Goto
	  Name			  "header_to3"
	  SID			  "3315"
	  Position		  [160, 238, 180, 252]
	  ZOrder		  5206
	  ShowName		  off
	  GotoTag		  "hdr_3"
	}
	Block {
	  BlockType		  Goto
	  Name			  "header_to4"
	  SID			  "3322"
	  Position		  [160, 268, 180, 282]
	  ZOrder		  5213
	  ShowName		  off
	  GotoTag		  "hdr_4"
	}
	Block {
	  BlockType		  Goto
	  Name			  "header_to5"
	  SID			  "3333"
	  Position		  [160, 298, 180, 312]
	  ZOrder		  5224
	  ShowName		  off
	  GotoTag		  "hdr_5"
	}
	Block {
	  BlockType		  Goto
	  Name			  "header_to6"
	  SID			  "3341"
	  Position		  [160, 328, 180, 342]
	  ZOrder		  5232
	  ShowName		  off
	  GotoTag		  "hdr_6"
	}
	Block {
	  BlockType		  Goto
	  Name			  "header_to7"
	  SID			  "3349"
	  Position		  [160, 358, 180, 372]
	  ZOrder		  5240
	  ShowName		  off
	  GotoTag		  "hdr_7"
	}
	Block {
	  BlockType		  Reference
	  Name			  "heap_addr_width"
	  SID			  "2809"
	  Ports			  [0, 1]
	  Position		  [1050, 153, 1070, 167]
	  ZOrder		  277
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "spead_lsw/8"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "490,101,414,491"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,0,1,white,blue,0,98872051,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'5');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "item_id_width"
	  SID			  "2810"
	  Ports			  [0, 1]
	  Position		  [1050, 123, 1070, 137]
	  ZOrder		  278
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "(spead_msw-spead_lsw)/8"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "490,101,414,491"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,0,1,white,blue,0,279a71c8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'3');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mainmux"
	  SID			  "2811"
	  Ports			  [10, 1]
	  Position		  [1585, 128, 1640, 1007]
	  ZOrder		  -94
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "9"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,402,369"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,879,10,1,white,blue,3,08448c4f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 125.571 753.429 879 0 ],[0."
	  "77 0.82 0.91 ]);\nplot([0 55 55 0 0 ],[0 125.571 753.429 879 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18."
	  "425 11.425 ],[446.77 446.77 453.77 446.77 453.77 453.77 453.77 446.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.42"
	  "5 18.425 ],[439.77 439.77 446.77 446.77 439.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],"
	  "[432.77 432.77 439.77 439.77 432.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[425.77 425"
	  ".77 432.77 425.77 432.77 432.77 425.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf"
	  "('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,"
	  "'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port"
	  "_label('input',5,'d3');\ncolor('black');port_label('input',6,'d4');\ncolor('black');port_label('input',7,'d5');\nco"
	  "lor('black');port_label('input',8,'d6');\ncolor('black');port_label('input',9,'d7');\ncolor('black');port_label('in"
	  "put',10,'d8');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "num_headers"
	  SID			  "2812"
	  Ports			  [0, 1]
	  Position		  [615, 368, 635, 382]
	  ZOrder		  -21
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "490,101,474,491"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,0,1,white,blue,0,7a8c02d8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'8');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "num_item_pts"
	  SID			  "2813"
	  Ports			  [0, 1]
	  Position		  [1050, 213, 1070, 227]
	  ZOrder		  275
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "7"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "1201,406,478,491"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,0,1,white,blue,0,2a6960a5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'7');\nfprintf('','COMMENT:"
	  " end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "only_one"
	  SID			  "2814"
	  Ports			  [0, 1]
	  Position		  [420, 678, 460, 692]
	  ZOrder		  1580
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "490,101,474,491"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,14,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 14 14 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([17.55 24"
	  ".44 22.44 20.44 18.44 15.55 17.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfpri"
	  "ntf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  SID			  "2815"
	  Position		  [1785, 438, 1815, 452]
	  ZOrder		  -103
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  SID			  "2816"
	  Position		  [880, 513, 910, 527]
	  ZOrder		  -104
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  SID			  "2817"
	  Position		  [880, 603, 910, 617]
	  ZOrder		  -105
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_overflow"
	  SID			  "2818"
	  Position		  [880, 698, 910, 712]
	  ZOrder		  301
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  Name			  "overflow"
	  Labels		  [1, 1]
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  DstBlock		  "data_overflow"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "delay_data2"
	  SrcPort		  1
	  DstBlock		  "delay_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_data1"
	  SrcPort		  1
	  DstBlock		  "delay_data"
	  DstPort		  1
	}
	Line {
	  Name			  "new_sync"
	  Labels		  [1, 1]
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "edge_detect2"
	  SrcPort		  1
	  Points		  [7, 0]
	  Branch {
	    DstBlock		    "Register1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 34; 85, 0; 0, -14]
	    DstBlock		    "Logical2"
	    DstPort		    2
	  }
	}
	Line {
	  Name			  "armed"
	  Labels		  [-1, 0]
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  Name			  "eof_out"
	  Labels		  [1, 1]
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "eof"
	  DstPort		  1
	}
	Line {
	  Name			  "eof_real"
	  Labels		  [1, 0]
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  Points		  [22, 0; 0, -55]
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  Name			  "data_ctr"
	  Labels		  [1, 1]
	  SrcBlock		  "data_ctr"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "data_ctr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "data_ctr"
	  DstPort		  2
	}
	Line {
	  Name			  "rst"
	  Labels		  [0, 0]
	  SrcBlock		  "edge_detect1"
	  SrcPort		  1
	  Points		  [27, 0; 0, 300]
	  DstBlock		  "Register3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "num_item_pts"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Assert18"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Assert17"
	  SrcPort		  1
	  Points		  [85, 0]
	  DstBlock		  "mainmux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "assert_data"
	  DstPort		  1
	}
	Line {
	  Name			  "w_hdr"
	  Labels		  [1, 1]
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "Goto11"
	  DstPort		  1
	}
	Line {
	  Name			  "wr_header"
	  SrcBlock		  "Relational2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  Name			  "armed"
	  Labels		  [1, 1]
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  Points		  [110, 0; 0, -60]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  Points		  [11, 0]
	  Branch {
	    DstBlock		    "Register3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Register3"
	    DstPort		    3
	  }
	}
	Line {
	  Name			  "valid"
	  Labels		  [1, 1]
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
	Line {
	  Name			  "data64_valid"
	  Labels		  [0, 0]
	  SrcBlock		  "Assert7"
	  SrcPort		  1
	  Points		  [38, 0]
	  Branch {
	    DstBlock		    "delay_data2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "edge_detect2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data64_valid"
	  SrcPort		  1
	  DstBlock		  "Assert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From29"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  1
	}
	Line {
	  Name			  "busy"
	  Labels		  [1, 1]
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  DstBlock		  "hdr_ctr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  DstBlock		  "hdr_ctr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "num_headers"
	  SrcPort		  1
	  DstBlock		  "Relational2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "data64_ready"
	  SrcPort		  1
	  DstBlock		  "Assert5"
	  DstPort		  1
	}
	Line {
	  Name			  "data64_rdy"
	  Labels		  [0, 0]
	  SrcBlock		  "Assert5"
	  SrcPort		  1
	  Points		  [345, 0]
	  Branch {
	    DstBlock		    "Register1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Register1"
	    DstPort		    3
	  }
	}
	Line {
	  Name			  "data64"
	  Labels		  [1, 1]
	  SrcBlock		  "Assert6"
	  SrcPort		  1
	  DstBlock		  "delay_data1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data64"
	  SrcPort		  1
	  DstBlock		  "Assert6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From31"
	  SrcPort		  1
	  Points		  [60, 0]
	  DstBlock		  "mainmux"
	  DstPort		  1
	}
	Line {
	  Name			  "output_sel"
	  SrcBlock		  "hdr_ctr"
	  SrcPort		  1
	  Points		  [14, 0]
	  Branch {
	    Labels		    [1, 1]
	    DstBlock		    "Goto1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Relational2"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "dout"
	  Labels		  [2, 1]
	  SrcBlock		  "mainmux"
	  SrcPort		  1
	  Points		  [0, -125]
	  DstBlock		  "Assert18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "heap_addr_width"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "item_id_width"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  Name			  "spd_hdr"
	  Labels		  [0, 0]
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "Assert17"
	  DstPort		  1
	}
	Line {
	  Name			  "d64"
	  Labels		  [1, 1]
	  SrcBlock		  "delay_data"
	  SrcPort		  1
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  Name			  "wr_pld"
	  Labels		  [1, 1]
	  SrcBlock		  "delay_valid"
	  SrcPort		  1
	  Points		  [29, 0]
	  Branch {
	    DstBlock		    "Goto13"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "edge_detect1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "only_one"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "hdr_heap_id"
	  SrcPort		  1
	  DstBlock		  "hdra_1"
	  DstPort		  1
	}
	Line {
	  Name			  "hdr_heap_id"
	  Labels		  [0, 0]
	  SrcBlock		  "hdra_1"
	  SrcPort		  1
	  DstBlock		  "hdrd_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "hdrd_1"
	  SrcPort		  1
	  DstBlock		  "header_to1"
	  DstPort		  1
	}
	Line {
	  Name			  "spid1"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const1"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "header_cat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_from1"
	  SrcPort		  1
	  DstBlock		  "header_cat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "header_cat1"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "header_assert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_assert1"
	  SrcPort		  1
	  Points		  [30, 0; 0, 125]
	  DstBlock		  "mainmux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "hdr_heap_size"
	  SrcPort		  1
	  DstBlock		  "hdra_2"
	  DstPort		  1
	}
	Line {
	  Name			  "hdr_heap_size"
	  Labels		  [0, 0]
	  SrcBlock		  "hdra_2"
	  SrcPort		  1
	  DstBlock		  "hdrd_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "hdrd_2"
	  SrcPort		  1
	  DstBlock		  "header_to2"
	  DstPort		  1
	}
	Line {
	  Name			  "spid2"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const2"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "header_cat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_from2"
	  SrcPort		  1
	  DstBlock		  "header_cat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "header_cat2"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "header_assert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_assert2"
	  SrcPort		  1
	  Points		  [20, 0; 0, 135]
	  DstBlock		  "mainmux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "hdr_heap_offset"
	  SrcPort		  1
	  DstBlock		  "hdra_3"
	  DstPort		  1
	}
	Line {
	  Name			  "hdr_heap_offset"
	  Labels		  [0, 0]
	  SrcBlock		  "hdra_3"
	  SrcPort		  1
	  DstBlock		  "hdrd_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "hdrd_3"
	  SrcPort		  1
	  DstBlock		  "header_to3"
	  DstPort		  1
	}
	Line {
	  Name			  "spid3"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const3"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "header_cat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_from3"
	  SrcPort		  1
	  DstBlock		  "header_cat3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "header_cat3"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "header_assert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_assert3"
	  SrcPort		  1
	  Points		  [10, 0; 0, 145]
	  DstBlock		  "mainmux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "hdr_pkt_len_words"
	  SrcPort		  1
	  DstBlock		  "hdra_4"
	  DstPort		  1
	}
	Line {
	  Name			  "hdr_pkt_len_words"
	  Labels		  [0, 0]
	  SrcBlock		  "hdra_4"
	  SrcPort		  1
	  DstBlock		  "hdrd_4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "hdrd_4"
	  SrcPort		  1
	  DstBlock		  "header_to4"
	  DstPort		  1
	}
	Line {
	  Name			  "spid4"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const4"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "header_cat4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_from4"
	  SrcPort		  1
	  DstBlock		  "header_4cast4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_4cast4"
	  SrcPort		  1
	  DstBlock		  "header_4cat4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_4const4"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "header_4cat4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "header_4cat4"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "header_cat4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "header_cat4"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "header_assert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_assert4"
	  SrcPort		  1
	  Points		  [60, 0; 0, 155]
	  DstBlock		  "mainmux"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "hdr5_0x1600_DIR"
	  SrcPort		  1
	  DstBlock		  "hdra_5"
	  DstPort		  1
	}
	Line {
	  Name			  "hdr5_0x1600_DIR"
	  Labels		  [0, 0]
	  SrcBlock		  "hdra_5"
	  SrcPort		  1
	  DstBlock		  "hdrd_5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "hdrd_5"
	  SrcPort		  1
	  DstBlock		  "header_to5"
	  DstPort		  1
	}
	Line {
	  Name			  "spid5"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const5"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "header_cat5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_from5"
	  SrcPort		  1
	  DstBlock		  "header_cat5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "header_cat5"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "header_assert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_assert5"
	  SrcPort		  1
	  Points		  [0, 70; 50, 0; 0, 95]
	  DstBlock		  "mainmux"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "hdr6_0x1234_DIR"
	  SrcPort		  1
	  DstBlock		  "hdra_6"
	  DstPort		  1
	}
	Line {
	  Name			  "hdr6_0x1234_DIR"
	  Labels		  [0, 0]
	  SrcBlock		  "hdra_6"
	  SrcPort		  1
	  DstBlock		  "hdrd_6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "hdrd_6"
	  SrcPort		  1
	  DstBlock		  "header_to6"
	  DstPort		  1
	}
	Line {
	  Name			  "spid6"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const6"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "header_cat6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_from6"
	  SrcPort		  1
	  DstBlock		  "header_cat6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "header_cat6"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "header_assert6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_assert6"
	  SrcPort		  1
	  Points		  [30, 0; 0, 175]
	  DstBlock		  "mainmux"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "hdr7_0x1800"
	  SrcPort		  1
	  DstBlock		  "hdra_7"
	  DstPort		  1
	}
	Line {
	  Name			  "hdr7_0x1800"
	  Labels		  [0, 0]
	  SrcBlock		  "hdra_7"
	  SrcPort		  1
	  DstBlock		  "hdrd_7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "hdrd_7"
	  SrcPort		  1
	  DstBlock		  "header_to7"
	  DstPort		  1
	}
	Line {
	  Name			  "spid7"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const7"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "header_cat7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_from7"
	  SrcPort		  1
	  DstBlock		  "header_cat7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "header_cat7"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "header_assert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_assert7"
	  SrcPort		  1
	  Points		  [20, 0; 0, 185]
	  DstBlock		  "mainmux"
	  DstPort		  9
	}
	Line {
	  Name			  "pkt_data"
	  Labels		  [0, 0]
	  SrcBlock		  "assert_data"
	  SrcPort		  1
	  Points		  [100, 0; 0, 140]
	  DstBlock		  "mainmux"
	  DstPort		  10
	}
	Annotation {
	  SID			  "2826"
	  Name			  "eof ON the last valid data."
	  Position		  [852, 650]
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2825"
	  Name			  "SPEAD header"
	  Position		  [1057, 31]
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2824"
	  Name			  "magic number - 0x53"
	  Position		  [924, 68]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2823"
	  Name			  "spead version"
	  Position		  [924, 98]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2822"
	  Name			  "item id width in bytes"
	  Position		  [924, 128]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2821"
	  Name			  "heap addr width in bytes"
	  Position		  [924, 158]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2820"
	  Name			  "<reserved>"
	  Position		  [924, 188]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2819"
	  Name			  "num item pointers -\nafter this header"
	  Position		  [924, 218]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "spead_unpack"
      SID		      "2827"
      Tag		      "casper:spead_unpack"
      Ports		      [3, 12]
      Position		      [655, 47, 800, 368]
      ZOrder		      10906
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		50
	$ClassName		"Simulink.Mask"
	Type			"spead_unpack_mask"
	Description		"This block receives a 64-bit-word stream that contains a SPEAD stream. It checks the SPEAD headers are "
	"being correctly received. It presents the user with all headers on the first valid cycle of data along with a flag to"
	" indicate a header or packet-length error."
	Initialization		"spead_unpack_init(gcb)"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  7
	  Object {
	    $ObjectID		    51
	    Type		    "edit"
	    Name		    "max_pkt_len_bits"
	    Prompt		    "Max pkt length, 2^? 64-bit words"
	    Value		    "10"
	  }
	  Object {
	    $ObjectID		    52
	    Type		    "edit"
	    Name		    "header_ids"
	    Prompt		    "SPEAD direct header IDs (decimal)"
	    Value		    "0x1600, 0x1234"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    53
	    Type		    "edit"
	    Name		    "header_ind_ids"
	    Prompt		    "SPEAD indirect address IDs (decimal)"
	    Value		    "0x1800"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    54
	    Type		    "edit"
	    Name		    "spead_msw"
	    Prompt		    "SPEAD Flavour (MSw)"
	    Value		    "64"
	  }
	  Object {
	    $ObjectID		    55
	    Type		    "edit"
	    Name		    "spead_lsw"
	    Prompt		    "SPEAD Flavour (LSw)"
	    Value		    "40"
	  }
	  Object {
	    $ObjectID		    56
	    Type		    "edit"
	    Name		    "spead_version"
	    Prompt		    "SPEAD version"
	    Value		    "4"
	  }
	  Object {
	    $ObjectID		    57
	    Type		    "checkbox"
	    Name		    "combine_errors"
	    Prompt		    "Combine error flags"
	    Value		    "on"
	    Visible		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"spead_unpack"
	Location		[1920, 0, 3200, 1024]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"174"
	Block {
	  BlockType		  Inport
	  Name			  "pkt_data"
	  SID			  "2828"
	  Position		  [30, 63, 60, 77]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "pkt_valid"
	  SID			  "2829"
	  Position		  [30, 113, 60, 127]
	  ZOrder		  284
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "pkt_eof"
	  SID			  "2830"
	  Position		  [30, 163, 60, 177]
	  ZOrder		  -7
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert1"
	  SID			  "2831"
	  Ports			  [1, 1]
	  Position		  [1300, 125, 1335, 145]
	  ZOrder		  2188
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "535,236,348,719"
	  block_type		  "assert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert5"
	  SID			  "2832"
	  Ports			  [1, 1]
	  Position		  [105, 60, 140, 80]
	  ZOrder		  -13
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "535,236,348,719"
	  block_type		  "assert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert6"
	  SID			  "2833"
	  Ports			  [1, 1]
	  Position		  [105, 160, 140, 180]
	  ZOrder		  -14
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "spead_msw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "536,263,348,719"
	  block_type		  "assert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert7"
	  SID			  "2834"
	  Ports			  [1, 1]
	  Position		  [105, 110, 140, 130]
	  ZOrder		  285
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  on
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  off
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "535,236,348,719"
	  block_type		  "assert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  SID			  "2835"
	  Ports			  [0, 1]
	  Position		  [1150, 53, 1170, 67]
	  ZOrder		  1129
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "83"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "490,101,474,439"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,0,1,white,blue,0,ead93515,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'83');\nfprintf('','COMMENT"
	  ": end icon text');"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  SID			  "2836"
	  Ports			  [0, 1]
	  Position		  [1150, 83, 1170, 97]
	  ZOrder		  1128
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "spead_version"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "490,101,414,491"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,0,1,white,blue,0,85f36853,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'4');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant7"
	  SID			  "2837"
	  Ports			  [0, 1]
	  Position		  [1150, 173, 1170, 187]
	  ZOrder		  1125
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "490,101,474,439"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT:"
	  " end icon text');"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "2838"
	  Ports			  [1, 1]
	  Position		  [200, 157, 230, 183]
	  ZOrder		  693
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "gbe_eof"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  SID			  "2839"
	  Ports			  [1, 1]
	  Position		  [200, 107, 230, 133]
	  ZOrder		  694
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "gbe_valid"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  SID			  "2840"
	  Ports			  [1, 1]
	  Position		  [440, 1034, 465, 1056]
	  ZOrder		  638
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,387"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,22,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14.33 14.33 17"
	  ".33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 14.33 14.33 11.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]);\npatch(["
	  "8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 ]);\nfprintf(''"
	  ",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode"
	  "','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  SID			  "2841"
	  Ports			  [1, 1]
	  Position		  [200, 57, 230, 83]
	  ZOrder		  695
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,315"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 26 26 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.33 "
	  "19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16.33"
	  " 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ])"
	  ";\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "gbe_data"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "2842"
	  Position		  [25, 562, 95, 578]
	  ZOrder		  685
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  SID			  "2843"
	  Position		  [1335, 17, 1405, 33]
	  ZOrder		  642
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "hdr_done"
	  Port {
	    PortNumber		    1
	    Name		    "pkt_start"
	    PropagatedSignals	    "hdr_done"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  SID			  "2844"
	  Position		  [490, 632, 560, 648]
	  ZOrder		  651
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  SID			  "2845"
	  Position		  [20, 357, 90, 373]
	  ZOrder		  689
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "2846"
	  Position		  [20, 412, 90, 428]
	  ZOrder		  610
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "hdr_done"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "2847"
	  Position		  [20, 342, 90, 358]
	  ZOrder		  612
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "hdr_busy"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "2848"
	  Position		  [25, 637, 95, 653]
	  ZOrder		  631
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "hdr_busy"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  SID			  "2849"
	  Position		  [20, 312, 90, 328]
	  ZOrder		  602
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_start"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  SID			  "2850"
	  Position		  [25, 667, 95, 683]
	  ZOrder		  632
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  SID			  "2851"
	  Position		  [345, 1037, 415, 1053]
	  ZOrder		  637
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_eof"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "2852"
	  Position		  [360, 213, 430, 227]
	  ZOrder		  599
	  ShowName		  off
	  GotoTag		  "gbe_start"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  SID			  "2853"
	  Position		  [360, 113, 430, 127]
	  ZOrder		  286
	  ShowName		  off
	  GotoTag		  "gbe_valid"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "2854"
	  Position		  [360, 163, 430, 177]
	  ZOrder		  -81
	  ShowName		  off
	  GotoTag		  "gbe_eof"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "2855"
	  Position		  [725, 348, 795, 362]
	  ZOrder		  606
	  ShowName		  off
	  GotoTag		  "hdr_busy"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  "2856"
	  Position		  [725, 373, 795, 387]
	  ZOrder		  609
	  ShowName		  off
	  GotoTag		  "hdr_done"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  SID			  "2857"
	  Position		  [215, 278, 330, 292]
	  ZOrder		  691
	  ShowName		  off
	  GotoTag		  "hdr_word_change"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  SID			  "2858"
	  Position		  [695, 693, 765, 707]
	  ZOrder		  4735
	  ShowName		  off
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  SID			  "2859"
	  Position		  [360, 63, 430, 77]
	  ZOrder		  -88
	  ShowName		  off
	  GotoTag		  "gbe_data"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  SID			  "2860"
	  Ports			  [1, 1]
	  Position		  [150, 591, 180, 609]
	  ZOrder		  683
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22 1"
	  "3.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('"
	  "','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  "2861"
	  Ports			  [2, 1]
	  Position		  [470, 350, 525, 410]
	  ZOrder		  611
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[37.77 37.7"
	  "7 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.77 30.77 37.77 37"
	  ".77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.77 30.77 23.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('bl"
	  "ack');disp('and');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr_busy"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  SID			  "2862"
	  Ports			  [2, 1]
	  Position		  [210, 555, 265, 615]
	  ZOrder		  684
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[37.77 37.7"
	  "7 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.77 30.77 37.77 37"
	  ".77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.77 30.77 23.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('bl"
	  "ack');disp('and');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "dv"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  SID			  "2863"
	  Ports			  [2, 1]
	  Position		  [125, 340, 160, 375]
	  ZOrder		  688
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "35,35,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 35 35 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 35 35 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[22.55 22.55 27.55"
	  " 22.55 27.55 27.55 27.55 22.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[17.55 17.55 22.55 22.55 17.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[12.55 12.55 17.55 17.55 12.55 ],[1 1 1 ]);\npatch("
	  "[10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[7.55 7.55 12.55 7.55 12.55 12.55 7.55 ],[0.931 0.946 0.973 ]);\nfprintf"
	  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\nfpr"
	  "intf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr_change"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  "2864"
	  Ports			  [3, 1]
	  Position		  [220, 392, 280, 448]
	  ZOrder		  605
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,402,215"
	  block_type		  "register"
	  sg_icon_stat		  "60,56,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d'"
	  ");\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_la"
	  "bel('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "pkt_armed"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  SID			  "2865"
	  Ports			  [2, 1]
	  Position		  [380, 322, 435, 378]
	  ZOrder		  603
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,402,215"
	  block_type		  "relational"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,731fb07f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35.7"
	  "7 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77 35"
	  ".77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "< b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "badpktand"
	  SID			  "2866"
	  Ports			  [2, 1]
	  Position		  [495, 1000, 550, 1060]
	  ZOrder		  4086
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[37.77 37.7"
	  "7 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.77 30.77 37.77 37"
	  ".77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.77 30.77 23.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('bl"
	  "ack');disp('and');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "check_datalen"
	  SID			  "2867"
	  Ports			  [2, 1]
	  Position		  [275, 647, 330, 703]
	  ZOrder		  661
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,402,215"
	  block_type		  "relational"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,850de6e7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35.7"
	  "7 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77 35"
	  ".77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "\\neq b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "160"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "data_ctr"
	  SID			  "2868"
	  Ports			  [2, 1]
	  Position		  [140, 630, 200, 690]
	  ZOrder		  630
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "max_pkt_len_bits + 1"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,416,771"
	  block_type		  "counter"
	  sg_icon_stat		  "60,60,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46.8"
	  "8 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rs"
	  "t');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "data_ctr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay"
	  SID			  "2869"
	  Ports			  [1, 1]
	  Position		  [600, 520, 630, 540]
	  ZOrder		  773
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,402,387"
	  block_type		  "delay"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "d64"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay1"
	  SID			  "2870"
	  Ports			  [1, 1]
	  Position		  [1595, 15, 1625, 35]
	  ZOrder		  2246
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,402,387"
	  block_type		  "delay"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "pkt_start"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay4"
	  SID			  "2871"
	  Ports			  [1, 1]
	  Position		  [600, 575, 630, 595]
	  ZOrder		  774
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,402,387"
	  block_type		  "delay"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "v64"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay5"
	  SID			  "2872"
	  Ports			  [1, 1]
	  Position		  [600, 630, 630, 650]
	  ZOrder		  775
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,402,387"
	  block_type		  "delay"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "eof64"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_one"
	  SID			  "2873"
	  Ports			  [1, 1]
	  Position		  [1595, 85, 1625, 105]
	  ZOrder		  1120
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr_one"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge_detect1"
	  SID			  "2874"
	  Ports			  [1, 1]
	  Position		  [270, 210, 315, 230]
	  ZOrder		  594
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  ShowName		  off
	  AttributesFormatString  "falling edges\nactive high"
	  AncestorBlock		  "casper_library_misc/edge_detect"
	  LibraryVersion	  "*1.42"
	  UserDataPersistent	  on
	  UserData		  "DataTag3"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    58
	    $ClassName		    "Simulink.Mask"
	    Type		    "edge_detect"
	    Description		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling or b"
	    "oth)."
	    Help		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling, or both). "
	    " Latency is zero."
	    Initialization	    "edge_detect_init(gcb,...\n    'edge',edge,...\n    'polarity',polarity,...\n    'x_in',x_in,."
	    "..\n    'x_out',x_out,...\n    'y_in',y_in,...\n    'y_out',y_out);\n\nx_in_num=str2num(getfield(getfield(get_par"
	    "am(gcb,'UserData'),'parameters'),'x_in'));\nx_out_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parame"
	    "ters'),'x_out'));\ny_in_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_in'));\ny_out_nu"
	    "m=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_out'));"
	    SelfModifiable	    "on"
	    Display		    "plot(x_in_num,0.5+y_in_num*0.2);\nplot(x_out_num,0.5+y_out_num*0.2);"
	    IconUnits		    "normalized"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      6
	      Object {
		$ObjectID		59
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Rising"
		  Cell			  "Falling"
		  Cell			  "Both"
		  PropName		  "TypeOptions"
		}
		Name			"edge"
		Prompt			"Edge Type"
		Value			"Falling"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		60
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "Active High"
		  Cell			  "Active Low"
		  PropName		  "TypeOptions"
		}
		Name			"polarity"
		Prompt			"Output Polarity"
		Value			"Active High"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		61
		Type			"edit"
		Name			"x_in"
		Prompt			"Input X Positions"
		Value			"[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		62
		Type			"edit"
		Name			"y_in"
		Prompt			"Input Y Positions"
		Value			"[-1 -1  1  1  1  1  1  1  1  1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		63
		Type			"edit"
		Name			"x_out"
		Prompt			"Output X Positions"
		Value			"[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		64
		Type			"edit"
		Name			"y_out"
		Prompt			"Output Y Positions"
		Value			"[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  Port {
	    PortNumber		    1
	    Name		    "gbe_start"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "edge_detect1"
	    Location		    [-1, 25, 1921, 1084]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "5"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "2874:1"
	      Position		      [50, 53, 80, 67]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "2874:2"
	      Ports		      [1, 1]
	      Position		      [180, 72, 225, 88]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "2874:3"
	      Ports		      [1, 1]
	      Position		      [180, 52, 225, 68]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge_op"
	      SID		      "2874:4"
	      Ports		      [2, 1]
	      Position		      [275, 48, 320, 92]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28."
	      "66 28.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 2"
	      "8.66 28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n"
	      "color('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "2874:5"
	      Position		      [380, 63, 410, 77]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge_op"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge_detect2"
	  SID			  "2875"
	  Ports			  [1, 1]
	  Position		  [595, 370, 640, 390]
	  ZOrder		  608
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  ShowName		  off
	  AttributesFormatString  "falling edges\nactive high"
	  AncestorBlock		  "casper_library_misc/edge_detect"
	  LibraryVersion	  "*1.42"
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    65
	    $ClassName		    "Simulink.Mask"
	    Type		    "edge_detect"
	    Description		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling or b"
	    "oth)."
	    Help		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling, or both). "
	    " Latency is zero."
	    Initialization	    "edge_detect_init(gcb,...\n    'edge',edge,...\n    'polarity',polarity,...\n    'x_in',x_in,."
	    "..\n    'x_out',x_out,...\n    'y_in',y_in,...\n    'y_out',y_out);\n\nx_in_num=str2num(getfield(getfield(get_par"
	    "am(gcb,'UserData'),'parameters'),'x_in'));\nx_out_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parame"
	    "ters'),'x_out'));\ny_in_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_in'));\ny_out_nu"
	    "m=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_out'));"
	    SelfModifiable	    "on"
	    Display		    "plot(x_in_num,0.5+y_in_num*0.2);\nplot(x_out_num,0.5+y_out_num*0.2);"
	    IconUnits		    "normalized"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      6
	      Object {
		$ObjectID		66
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Rising"
		  Cell			  "Falling"
		  Cell			  "Both"
		  PropName		  "TypeOptions"
		}
		Name			"edge"
		Prompt			"Edge Type"
		Value			"Falling"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		67
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "Active High"
		  Cell			  "Active Low"
		  PropName		  "TypeOptions"
		}
		Name			"polarity"
		Prompt			"Output Polarity"
		Value			"Active High"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		68
		Type			"edit"
		Name			"x_in"
		Prompt			"Input X Positions"
		Value			"[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		69
		Type			"edit"
		Name			"y_in"
		Prompt			"Input Y Positions"
		Value			"[-1 -1  1  1  1  1  1  1  1  1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		70
		Type			"edit"
		Name			"x_out"
		Prompt			"Output X Positions"
		Value			"[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		71
		Type			"edit"
		Name			"y_out"
		Prompt			"Output Y Positions"
		Value			"[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  Port {
	    PortNumber		    1
	    Name		    "hdr_done"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "edge_detect2"
	    Location		    [-1, 25, 1921, 1084]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "5"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "2875:1"
	      Position		      [50, 53, 80, 67]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "2875:2"
	      Ports		      [1, 1]
	      Position		      [180, 72, 225, 88]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "2875:3"
	      Ports		      [1, 1]
	      Position		      [180, 52, 225, 68]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge_op"
	      SID		      "2875:4"
	      Ports		      [2, 1]
	      Position		      [275, 48, 320, 92]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28."
	      "66 28.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 2"
	      "8.66 28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n"
	      "color('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "2875:5"
	      Position		      [380, 63, 410, 77]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		Points			[0, 20]
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "edge_op"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge_detect3"
	  SID			  "2876"
	  Ports			  [1, 1]
	  Position		  [270, 160, 315, 180]
	  ZOrder		  687
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  ShowName		  off
	  AttributesFormatString  "rising edges\nactive high"
	  AncestorBlock		  "casper_library_misc/edge_detect"
	  LibraryVersion	  "*1.42"
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    72
	    $ClassName		    "Simulink.Mask"
	    Type		    "edge_detect"
	    Description		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling or b"
	    "oth)."
	    Help		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling, or both). "
	    " Latency is zero."
	    Initialization	    "edge_detect_init(gcb,...\n    'edge',edge,...\n    'polarity',polarity,...\n    'x_in',x_in,."
	    "..\n    'x_out',x_out,...\n    'y_in',y_in,...\n    'y_out',y_out);\n\nx_in_num=str2num(getfield(getfield(get_par"
	    "am(gcb,'UserData'),'parameters'),'x_in'));\nx_out_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parame"
	    "ters'),'x_out'));\ny_in_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_in'));\ny_out_nu"
	    "m=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_out'));"
	    SelfModifiable	    "on"
	    Display		    "plot(x_in_num,0.5+y_in_num*0.2);\nplot(x_out_num,0.5+y_out_num*0.2);"
	    IconUnits		    "normalized"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      6
	      Object {
		$ObjectID		73
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Rising"
		  Cell			  "Falling"
		  Cell			  "Both"
		  PropName		  "TypeOptions"
		}
		Name			"edge"
		Prompt			"Edge Type"
		Value			"Rising"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		74
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "Active High"
		  Cell			  "Active Low"
		  PropName		  "TypeOptions"
		}
		Name			"polarity"
		Prompt			"Output Polarity"
		Value			"Active High"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		75
		Type			"edit"
		Name			"x_in"
		Prompt			"Input X Positions"
		Value			"[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		76
		Type			"edit"
		Name			"y_in"
		Prompt			"Input Y Positions"
		Value			"[-1 -1  1  1  1  1  1  1  1  1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		77
		Type			"edit"
		Name			"x_out"
		Prompt			"Output X Positions"
		Value			"[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		78
		Type			"edit"
		Name			"y_out"
		Prompt			"Output Y Positions"
		Value			"[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
		Evaluate		"off"
		Visible			"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  Port {
	    PortNumber		    1
	    Name		    "eof"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "edge_detect3"
	    Location		    [-1, 25, 1921, 1084]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "5"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "2876:1"
	      Position		      [50, 53, 80, 67]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "2876:2"
	      Ports		      [1, 1]
	      Position		      [180, 72, 225, 88]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "2876:3"
	      Ports		      [1, 1]
	      Position		      [180, 52, 225, 68]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge_op"
	      SID		      "2876:4"
	      Ports		      [2, 1]
	      Position		      [275, 48, 320, 92]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "NOR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,affe8783,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28."
	      "66 28.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 2"
	      "8.66 28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n"
	      "color('black');disp('nor');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "2876:5"
	      Position		      [380, 63, 410, 77]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		Points			[0, 20]
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "edge_op"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "eof_out_from"
	  SID			  "2877"
	  Position		  [1665, 818, 1720, 832]
	  ZOrder		  4677
	  ShowName		  off
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "error_gate"
	  SID			  "2878"
	  Ports			  [2, 1]
	  Position		  [1760, 750, 1800, 790]
	  ZOrder		  4678
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "40,40,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 40 40 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[25.55 25.55 30.55"
	  " 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 25.55 20.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "error_or"
	  SID			  "2879"
	  Ports			  [9, 1]
	  Position		  [1665, 750, 1720, 830]
	  ZOrder		  4627
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "9"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "55,80,9,1,white,blue,0,1a52a79d,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 80 80 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 80 80 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[47.77 47.7"
	  "7 54.77 47.77 54.77 54.77 54.77 47.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[40.77 40.77 47.77 47"
	  ".77 40.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[33.77 33.77 40.77 40.77 33.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[26.77 26.77 33.77 26.77 33.77 33.77 26.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n\n\n\n\n\n"
	  "\n\ncolor('black');disp('or');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  From
	  Name			  "from"
	  SID			  "2880"
	  Position		  [1355, 98, 1475, 112]
	  ZOrder		  1117
	  GotoTag		  "hdr_word_change"
	}
	Block {
	  BlockType		  From
	  Name			  "from_gbe_data"
	  SID			  "2881"
	  Position		  [490, 522, 560, 538]
	  ZOrder		  622
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_data"
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdr_chk"
	  SID			  "2882"
	  Ports			  [2, 1]
	  Position		  [1660, 90, 1680, 110]
	  ZOrder		  4085
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "20,20,2,1,white,blue,0,8d9aea79,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bla"
	  "ck');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\neq b','texmode','on');\ncolor('blac"
	  "k');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "hdr_ctr"
	  SID			  "2883"
	  Ports			  [2, 1]
	  Position		  [220, 305, 280, 365]
	  ZOrder		  601
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,402,771"
	  block_type		  "counter"
	  sg_icon_stat		  "60,60,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46.8"
	  "8 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rs"
	  "t');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr_ctr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const1"
	  SID			  "3067"
	  Ports			  [0, 1]
	  Position		  [1500, 195, 1550, 205]
	  ZOrder		  5260
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8388609"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,10,0,1,white,blue,0,b59e164e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 10 10 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 10 10 0 ]);\npatch([22.775 24.22 25.22 26.22 27.22 25.22 23.775 22.775 ],[6.11 6.11 "
	  "7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([23.775 25.22 24.22 22.775 23.775 ],[5.11 5.11 6.11 6.11 5.11 ],["
	  "0.931 0.946 0.973 ]);\npatch([22.775 24.22 25.22 23.775 22.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([23."
	  "775 27.22 26.22 25.22 24.22 22.775 23.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0.946 0.973 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'83"
	  "88609');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "exp1"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const2"
	  SID			  "3074"
	  Ports			  [0, 1]
	  Position		  [1450, 270, 1500, 280]
	  ZOrder		  5267
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8388610"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,10,0,1,white,blue,0,4ea4e63d,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 10 10 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 10 10 0 ]);\npatch([22.775 24.22 25.22 26.22 27.22 25.22 23.775 22.775 ],[6.11 6.11 "
	  "7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([23.775 25.22 24.22 22.775 23.775 ],[5.11 5.11 6.11 6.11 5.11 ],["
	  "0.931 0.946 0.973 ]);\npatch([22.775 24.22 25.22 23.775 22.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([23."
	  "775 27.22 26.22 25.22 24.22 22.775 23.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0.946 0.973 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'83"
	  "88610');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "exp2"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const3"
	  SID			  "3081"
	  Ports			  [0, 1]
	  Position		  [1400, 345, 1450, 355]
	  ZOrder		  5274
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8388611"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,10,0,1,white,blue,0,984a1ea9,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 10 10 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 10 10 0 ]);\npatch([22.775 24.22 25.22 26.22 27.22 25.22 23.775 22.775 ],[6.11 6.11 "
	  "7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([23.775 25.22 24.22 22.775 23.775 ],[5.11 5.11 6.11 6.11 5.11 ],["
	  "0.931 0.946 0.973 ]);\npatch([22.775 24.22 25.22 23.775 22.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([23."
	  "775 27.22 26.22 25.22 24.22 22.775 23.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0.946 0.973 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'83"
	  "88611');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "exp3"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const4"
	  SID			  "3088"
	  Ports			  [0, 1]
	  Position		  [1350, 420, 1400, 430]
	  ZOrder		  5281
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8388612"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,10,0,1,white,blue,0,e40e59ce,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 10 10 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 10 10 0 ]);\npatch([22.775 24.22 25.22 26.22 27.22 25.22 23.775 22.775 ],[6.11 6.11 "
	  "7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([23.775 25.22 24.22 22.775 23.775 ],[5.11 5.11 6.11 6.11 5.11 ],["
	  "0.931 0.946 0.973 ]);\npatch([22.775 24.22 25.22 23.775 22.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([23."
	  "775 27.22 26.22 25.22 24.22 22.775 23.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0.946 0.973 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'83"
	  "88612');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "exp4"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const5"
	  SID			  "3095"
	  Ports			  [0, 1]
	  Position		  [1300, 495, 1350, 505]
	  ZOrder		  5288
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8394240"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,10,0,1,white,blue,0,16fa8a83,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 10 10 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 10 10 0 ]);\npatch([22.775 24.22 25.22 26.22 27.22 25.22 23.775 22.775 ],[6.11 6.11 "
	  "7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([23.775 25.22 24.22 22.775 23.775 ],[5.11 5.11 6.11 6.11 5.11 ],["
	  "0.931 0.946 0.973 ]);\npatch([22.775 24.22 25.22 23.775 22.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([23."
	  "775 27.22 26.22 25.22 24.22 22.775 23.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0.946 0.973 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'83"
	  "94240');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "exp5"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const6"
	  SID			  "3103"
	  Ports			  [0, 1]
	  Position		  [1250, 570, 1300, 580]
	  ZOrder		  5296
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8393268"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,10,0,1,white,blue,0,f63297fc,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 10 10 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 10 10 0 ]);\npatch([22.775 24.22 25.22 26.22 27.22 25.22 23.775 22.775 ],[6.11 6.11 "
	  "7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([23.775 25.22 24.22 22.775 23.775 ],[5.11 5.11 6.11 6.11 5.11 ],["
	  "0.931 0.946 0.973 ]);\npatch([22.775 24.22 25.22 23.775 22.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([23."
	  "775 27.22 26.22 25.22 24.22 22.775 23.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0.946 0.973 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'83"
	  "93268');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "exp6"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_const7"
	  SID			  "3111"
	  Ports			  [0, 1]
	  Position		  [1200, 645, 1250, 655]
	  ZOrder		  5304
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "6144"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "spead_msw - spead_lsw"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "50,10,0,1,white,blue,0,1f4f18b8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 10 10 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 10 10 0 ]);\npatch([22.775 24.22 25.22 26.22 27.22 25.22 23.775 22.775 ],[6.11 6.11 "
	  "7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([23.775 25.22 24.22 22.775 23.775 ],[5.11 5.11 6.11 6.11 5.11 ],["
	  "0.931 0.946 0.973 ]);\npatch([22.775 24.22 25.22 23.775 22.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([23."
	  "775 27.22 26.22 25.22 24.22 22.775 23.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0.946 0.973 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'61"
	  "44');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "exp7"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_delay1"
	  SID			  "3069"
	  Ports			  [1, 1]
	  Position		  [1660, 145, 1680, 165]
	  ZOrder		  5262
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,20,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','on');\nfp"
	  "rintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr_heap_id"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_delay2"
	  SID			  "3076"
	  Ports			  [1, 1]
	  Position		  [1610, 220, 1630, 240]
	  ZOrder		  5269
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,20,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','on');\nfp"
	  "rintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr_heap_size"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_delay3"
	  SID			  "3083"
	  Ports			  [1, 1]
	  Position		  [1560, 295, 1580, 315]
	  ZOrder		  5276
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,20,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','on');\nfp"
	  "rintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr_heap_offset"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_delay4"
	  SID			  "3090"
	  Ports			  [1, 1]
	  Position		  [1510, 370, 1530, 390]
	  ZOrder		  5283
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,20,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','on');\nfp"
	  "rintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr_pkt_len"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_delay5"
	  SID			  "3097"
	  Ports			  [1, 1]
	  Position		  [1460, 445, 1480, 465]
	  ZOrder		  5290
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,20,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','on');\nfp"
	  "rintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr5_0x1600_DIR"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_delay6"
	  SID			  "3105"
	  Ports			  [1, 1]
	  Position		  [1410, 520, 1430, 540]
	  ZOrder		  5298
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,20,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','on');\nfp"
	  "rintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr6_0x1234_DIR"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_delay7"
	  SID			  "3113"
	  Ports			  [1, 1]
	  Position		  [1360, 595, 1380, 615]
	  ZOrder		  5306
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "20,20,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','on');\nfp"
	  "rintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr7_0x1800"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "header_from1"
	  SID			  "3066"
	  Position		  [1450, 168, 1460, 182]
	  ZOrder		  5259
	  ShowName		  off
	  GotoTag		  "hdr_word_change"
	}
	Block {
	  BlockType		  From
	  Name			  "header_from2"
	  SID			  "3073"
	  Position		  [1400, 243, 1410, 257]
	  ZOrder		  5266
	  ShowName		  off
	  GotoTag		  "hdr_word_change"
	}
	Block {
	  BlockType		  From
	  Name			  "header_from3"
	  SID			  "3080"
	  Position		  [1350, 318, 1360, 332]
	  ZOrder		  5273
	  ShowName		  off
	  GotoTag		  "hdr_word_change"
	}
	Block {
	  BlockType		  From
	  Name			  "header_from4"
	  SID			  "3087"
	  Position		  [1300, 393, 1310, 407]
	  ZOrder		  5280
	  ShowName		  off
	  GotoTag		  "hdr_word_change"
	}
	Block {
	  BlockType		  From
	  Name			  "header_from5"
	  SID			  "3094"
	  Position		  [1250, 468, 1260, 482]
	  ZOrder		  5287
	  ShowName		  off
	  GotoTag		  "hdr_word_change"
	}
	Block {
	  BlockType		  From
	  Name			  "header_from6"
	  SID			  "3102"
	  Position		  [1200, 543, 1210, 557]
	  ZOrder		  5295
	  ShowName		  off
	  GotoTag		  "hdr_word_change"
	}
	Block {
	  BlockType		  From
	  Name			  "header_from7"
	  SID			  "3110"
	  Position		  [1150, 618, 1160, 632]
	  ZOrder		  5303
	  ShowName		  off
	  GotoTag		  "hdr_word_change"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_one"
	  SID			  "2902"
	  Ports			  [6, 1]
	  Position		  [1195, 45, 1260, 225]
	  ZOrder		  1130
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "6"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,348,223"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "65,180,6,1,white,blue,0,c44eeefa,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 180 180 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 65 65 0 0 ],[0 0 180 180 0 ]);\npatch([11.975 24.98 33.98 42.98 51.98 33.98 20.975 11.975 ],[99.99 "
	  "99.99 108.99 99.99 108.99 108.99 108.99 99.99 ],[1 1 1 ]);\npatch([20.975 33.98 24.98 11.975 20.975 ],[90.99 90.99 "
	  "99.99 99.99 90.99 ],[0.931 0.946 0.973 ]);\npatch([11.975 24.98 33.98 20.975 11.975 ],[81.99 81.99 90.99 90.99 81.9"
	  "9 ],[1 1 1 ]);\npatch([20.975 51.98 42.98 33.98 24.98 11.975 20.975 ],[72.99 72.99 81.99 72.99 81.99 81.99 72.99 ],"
	  "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('"
	  "black');port_label('input',1,'hi');\n\n\n\n\ncolor('black');port_label('input',6,'lo');\n\ncolor('black');disp('\\f"
	  "ontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hdr_exp"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_reg1"
	  SID			  "3068"
	  Ports			  [2, 1]
	  Position		  [1500, 145, 1550, 185]
	  ZOrder		  5261
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "50,40,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 40 40 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[25.55 25.55 30."
	  "55 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[20.55 20.55 25.55 25.55 20."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\np"
	  "atch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ])"
	  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	  "nput',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black"
	  "');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_reg2"
	  SID			  "3075"
	  Ports			  [2, 1]
	  Position		  [1450, 220, 1500, 260]
	  ZOrder		  5268
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "50,40,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 40 40 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[25.55 25.55 30."
	  "55 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[20.55 20.55 25.55 25.55 20."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\np"
	  "atch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ])"
	  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	  "nput',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black"
	  "');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_reg3"
	  SID			  "3082"
	  Ports			  [2, 1]
	  Position		  [1400, 295, 1450, 335]
	  ZOrder		  5275
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "50,40,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 40 40 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[25.55 25.55 30."
	  "55 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[20.55 20.55 25.55 25.55 20."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\np"
	  "atch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ])"
	  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	  "nput',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black"
	  "');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_reg4"
	  SID			  "3089"
	  Ports			  [2, 1]
	  Position		  [1350, 370, 1400, 410]
	  ZOrder		  5282
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "50,40,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 40 40 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[25.55 25.55 30."
	  "55 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[20.55 20.55 25.55 25.55 20."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\np"
	  "atch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ])"
	  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	  "nput',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black"
	  "');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_reg5"
	  SID			  "3096"
	  Ports			  [2, 1]
	  Position		  [1300, 445, 1350, 485]
	  ZOrder		  5289
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "50,40,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 40 40 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[25.55 25.55 30."
	  "55 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[20.55 20.55 25.55 25.55 20."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\np"
	  "atch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ])"
	  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	  "nput',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black"
	  "');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_reg6"
	  SID			  "3104"
	  Ports			  [2, 1]
	  Position		  [1250, 520, 1300, 560]
	  ZOrder		  5297
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "50,40,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 40 40 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[25.55 25.55 30."
	  "55 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[20.55 20.55 25.55 25.55 20."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\np"
	  "atch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ])"
	  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	  "nput',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black"
	  "');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_reg7"
	  SID			  "3112"
	  Ports			  [2, 1]
	  Position		  [1200, 595, 1250, 635]
	  ZOrder		  5305
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "50,40,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 40 40 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[25.55 25.55 30."
	  "55 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[20.55 20.55 25.55 25.55 20."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\np"
	  "atch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ])"
	  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	  "nput',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black"
	  "');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_rel1"
	  SID			  "3072"
	  Ports			  [2, 1]
	  Position		  [1660, 175, 1680, 195]
	  ZOrder		  5265
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "20,20,2,1,white,blue,0,8d9aea79,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bla"
	  "ck');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\neq b','texmode','on');\ncolor('blac"
	  "k');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "err1"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_rel2"
	  SID			  "3079"
	  Ports			  [2, 1]
	  Position		  [1610, 250, 1630, 270]
	  ZOrder		  5272
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "20,20,2,1,white,blue,0,8d9aea79,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bla"
	  "ck');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\neq b','texmode','on');\ncolor('blac"
	  "k');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "err2"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_rel3"
	  SID			  "3086"
	  Ports			  [2, 1]
	  Position		  [1560, 325, 1580, 345]
	  ZOrder		  5279
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "20,20,2,1,white,blue,0,8d9aea79,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bla"
	  "ck');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\neq b','texmode','on');\ncolor('blac"
	  "k');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "err3"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_rel4"
	  SID			  "3093"
	  Ports			  [2, 1]
	  Position		  [1510, 400, 1530, 420]
	  ZOrder		  5286
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "20,20,2,1,white,blue,0,8d9aea79,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bla"
	  "ck');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\neq b','texmode','on');\ncolor('blac"
	  "k');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "err4"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_rel5"
	  SID			  "3100"
	  Ports			  [2, 1]
	  Position		  [1460, 475, 1480, 495]
	  ZOrder		  5293
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "20,20,2,1,white,blue,0,8d9aea79,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bla"
	  "ck');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\neq b','texmode','on');\ncolor('blac"
	  "k');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "err5"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_rel6"
	  SID			  "3108"
	  Ports			  [2, 1]
	  Position		  [1410, 550, 1430, 570]
	  ZOrder		  5301
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "20,20,2,1,white,blue,0,8d9aea79,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bla"
	  "ck');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\neq b','texmode','on');\ncolor('blac"
	  "k');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "err6"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_rel7"
	  SID			  "3116"
	  Ports			  [2, 1]
	  Position		  [1360, 625, 1380, 645]
	  ZOrder		  5309
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "20,20,2,1,white,blue,0,8d9aea79,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14.22"
	  " 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 14.4"
	  "4 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
	  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bla"
	  "ck');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\neq b','texmode','on');\ncolor('blac"
	  "k');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "err7"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_slice1"
	  SID			  "3071"
	  Ports			  [1, 1]
	  Position		  [1600, 170, 1630, 190]
	  ZOrder		  5264
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_msw - spead_lsw"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid1"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_slice2"
	  SID			  "3078"
	  Ports			  [1, 1]
	  Position		  [1550, 245, 1580, 265]
	  ZOrder		  5271
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_msw - spead_lsw"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid2"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_slice3"
	  SID			  "3085"
	  Ports			  [1, 1]
	  Position		  [1500, 320, 1530, 340]
	  ZOrder		  5278
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_msw - spead_lsw"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid3"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_slice4"
	  SID			  "3092"
	  Ports			  [1, 1]
	  Position		  [1450, 395, 1480, 415]
	  ZOrder		  5285
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_msw - spead_lsw"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid4"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_slice5"
	  SID			  "3099"
	  Ports			  [1, 1]
	  Position		  [1400, 470, 1430, 490]
	  ZOrder		  5292
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_msw - spead_lsw"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid5"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_slice6"
	  SID			  "3107"
	  Ports			  [1, 1]
	  Position		  [1350, 545, 1380, 565]
	  ZOrder		  5300
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_msw - spead_lsw"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid6"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_slice7"
	  SID			  "3115"
	  Ports			  [1, 1]
	  Position		  [1300, 620, 1330, 640]
	  ZOrder		  5308
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_msw - spead_lsw"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "spid7"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_vslice1"
	  SID			  "3070"
	  Ports			  [1, 1]
	  Position		  [1600, 145, 1630, 165]
	  ZOrder		  5263
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_lsw"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_vslice2"
	  SID			  "3077"
	  Ports			  [1, 1]
	  Position		  [1550, 220, 1580, 240]
	  ZOrder		  5270
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_lsw"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_vslice3"
	  SID			  "3084"
	  Ports			  [1, 1]
	  Position		  [1500, 295, 1530, 315]
	  ZOrder		  5277
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_lsw"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_vslice4"
	  SID			  "3091"
	  Ports			  [1, 1]
	  Position		  [1450, 370, 1480, 390]
	  ZOrder		  5284
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_lsw"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_vslice5"
	  SID			  "3098"
	  Ports			  [1, 1]
	  Position		  [1400, 445, 1430, 465]
	  ZOrder		  5291
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_lsw"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_vslice6"
	  SID			  "3106"
	  Ports			  [1, 1]
	  Position		  [1350, 520, 1380, 540]
	  ZOrder		  5299
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_lsw"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "header_vslice7"
	  SID			  "3114"
	  Ports			  [1, 1]
	  Position		  [1300, 595, 1330, 615]
	  ZOrder		  5307
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "spead_lsw"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "heap_addr_width"
	  SID			  "2927"
	  Ports			  [0, 1]
	  Position		  [1150, 143, 1170, 157]
	  ZOrder		  1126
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "spead_lsw/8"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "490,101,414,491"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,0,1,white,blue,0,98872051,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'5');\nfprintf('','COMMENT:"
	  " end icon text');"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "item_id_width"
	  SID			  "2928"
	  Ports			  [0, 1]
	  Position		  [1150, 113, 1170, 127]
	  ZOrder		  1127
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "(spead_msw-spead_lsw)/8"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "490,101,414,491"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,0,1,white,blue,0,279a71c8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'3');\nfprintf('','COMMENT:"
	  " end icon text');"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "num_headers"
	  SID			  "2929"
	  Ports			  [0, 1]
	  Position		  [330, 357, 350, 373]
	  ZOrder		  604
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "8"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,335,491"
	  block_type		  "constant"
	  sg_icon_stat		  "20,16,0,1,white,blue,0,7a8c02d8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 16 16 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[10.22 10.22 12.22"
	  " 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[0.93"
	  "1 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([7.55 14.44 12."
	  "44 10.44 8.44 5.55 7.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end ic"
	  "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'8');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "num_item_pts"
	  SID			  "2930"
	  Ports			  [0, 1]
	  Position		  [1150, 203, 1170, 217]
	  ZOrder		  1124
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "7"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "1201,406,478,491"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,0,1,white,blue,0,2a6960a5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'7');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg_hdr_one"
	  SID			  "2931"
	  Ports			  [2, 1]
	  Position		  [1515, 75, 1565, 115]
	  ZOrder		  1119
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,402,215"
	  block_type		  "register"
	  sg_icon_stat		  "50,40,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 40 40 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 40 40 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[25.55 25.55 30."
	  "55 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[20.55 20.55 25.55 25.55 20."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[15.55 15.55 20.55 20.55 15.55 ],[1 1 1 ]);\np"
	  "atch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0.931 0.946 0.973 ])"
	  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	  "nput',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black"
	  "');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "pkt_start"
	  SID			  "2932"
	  Position		  [1755, 18, 1785, 32]
	  ZOrder		  -103
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data64"
	  SID			  "2933"
	  Position		  [685, 523, 715, 537]
	  ZOrder		  582
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid64"
	  SID			  "2934"
	  Position		  [685, 578, 715, 592]
	  ZOrder		  671
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof64"
	  SID			  "2935"
	  Position		  [685, 633, 715, 647]
	  ZOrder		  583
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "error"
	  SID			  "2936"
	  Position		  [1840, 1143, 1880, 1157]
	  ZOrder		  4628
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "hdr_heap_id"
	  SID			  "2937"
	  Position		  [1755, 148, 1785, 162]
	  ZOrder		  4767
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "hdr_heap_size"
	  SID			  "2938"
	  Position		  [1755, 223, 1785, 237]
	  ZOrder		  4775
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "hdr_heap_offset"
	  SID			  "2939"
	  Position		  [1755, 298, 1785, 312]
	  ZOrder		  4783
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "hdr_pkt_len"
	  SID			  "2940"
	  Position		  [1755, 373, 1785, 387]
	  ZOrder		  4791
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "hdr5_0x1600_DIR"
	  SID			  "3101"
	  Position		  [1755, 448, 1785, 462]
	  ZOrder		  5294
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "hdr6_0x1234_DIR"
	  SID			  "3109"
	  Position		  [1755, 523, 1785, 537]
	  ZOrder		  5302
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "hdr7_0x1800"
	  SID			  "3117"
	  Position		  [1755, 598, 1785, 612]
	  ZOrder		  5310
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Line {
	  Name			  "d64"
	  Labels		  [0, 0]
	  SrcBlock		  "delay"
	  SrcPort		  1
	  DstBlock		  "data64"
	  DstPort		  1
	}
	Line {
	  Name			  "dv"
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "delay4"
	  DstPort		  1
	}
	Line {
	  Name			  "eof64"
	  Labels		  [0, 0]
	  SrcBlock		  "delay5"
	  SrcPort		  1
	  Points		  [26, 0]
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Goto6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "eof64"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "v64"
	  Labels		  [0, 0]
	  SrcBlock		  "delay4"
	  SrcPort		  1
	  DstBlock		  "valid64"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "delay5"
	  DstPort		  1
	}
	Line {
	  Name			  "gbe_data"
	  Labels		  [1, 1]
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "Goto9"
	  DstPort		  1
	}
	Line {
	  Name			  "gbe_valid"
	  Labels		  [1, 1]
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  Name			  "gbe_eof"
	  Labels		  [1, 1]
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "edge_detect3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  Name			  "hdr_change"
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [10, 0; 0, -10]
	  Branch {
	    DstBlock		    "hdr_ctr"
	    DstPort		    2
	  }
	  Branch {
	    Labels		    [1, 1]
	    Points		    [0, -65]
	    DstBlock		    "Goto5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  Name			  "eof"
	  Labels		  [1, 1]
	  SrcBlock		  "edge_detect3"
	  SrcPort		  1
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  Name			  "pkt_start"
	  Labels		  [1, 1]
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "badpktand"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  Name			  "data_ctr"
	  Labels		  [1, 1]
	  SrcBlock		  "data_ctr"
	  SrcPort		  1
	  DstBlock		  "check_datalen"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  DstBlock		  "data_ctr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [13, 0]
	  Branch {
	    DstBlock		    "data_ctr"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "from_gbe_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "delay"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, 75]
	    DstBlock		    "header_reg7"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "hdr_busy"
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [29, 0]
	  Branch {
	    Labels		    [2, 1]
	    Points		    [0, -25]
	    DstBlock		    "Goto3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "edge_detect2"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "pkt_armed"
	  Labels		  [0, 0]
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [88, 0; 0, -25]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  Name			  "hdr_done"
	  Labels		  [1, 1]
	  SrcBlock		  "edge_detect2"
	  SrcPort		  1
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [12, 0; 0, 15]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "num_headers"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  Name			  "hdr_ctr"
	  Labels		  [1, 0]
	  SrcBlock		  "hdr_ctr"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  Points		  [95, 0]
	  Branch {
	    DstBlock		    "hdr_ctr"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    Branch {
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 40]
	      DstBlock		      "Register"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "Assert6"
	  SrcPort		  1
	  Points		  [34, 0]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "edge_detect1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Assert7"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Assert5"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  Name			  "gbe_start"
	  Labels		  [1, 1]
	  SrcBlock		  "edge_detect1"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pkt_eof"
	  SrcPort		  1
	  DstBlock		  "Assert6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pkt_data"
	  SrcPort		  1
	  DstBlock		  "Assert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pkt_valid"
	  SrcPort		  1
	  DstBlock		  "Assert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "from"
	  SrcPort		  1
	  DstBlock		  "reg_hdr_one"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "reg_hdr_one"
	  SrcPort		  1
	  DstBlock		  "delay_one"
	  DstPort		  1
	}
	Line {
	  Name			  "hdr_exp"
	  Labels		  [1, 1]
	  SrcBlock		  "header_one"
	  SrcPort		  1
	  DstBlock		  "Assert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "header_one"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "header_one"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "item_id_width"
	  SrcPort		  1
	  DstBlock		  "header_one"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "heap_addr_width"
	  SrcPort		  1
	  DstBlock		  "header_one"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "header_one"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Assert1"
	  SrcPort		  1
	  Points		  [296, 0; 0, -30]
	  DstBlock		  "hdr_chk"
	  DstPort		  2
	}
	Line {
	  Name			  "pkt_start"
	  Labels		  [1, 1]
	  SrcBlock		  "delay1"
	  SrcPort		  1
	  DstBlock		  "pkt_start"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "num_item_pts"
	  SrcPort		  1
	  DstBlock		  "header_one"
	  DstPort		  6
	}
	Line {
	  Name			  "hdr_one"
	  SrcBlock		  "delay_one"
	  SrcPort		  1
	  DstBlock		  "hdr_chk"
	  DstPort		  1
	}
	Line {
	  Name			  "160"
	  SrcBlock		  "check_datalen"
	  SrcPort		  1
	  Points		  [77, 0; 0, 340]
	  DstBlock		  "badpktand"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "badpktand"
	  SrcPort		  1
	  Points		  [545, 0; 0, -280]
	  DstBlock		  "error_or"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "hdr_chk"
	  SrcPort		  1
	  Points		  [0, 640; -40, 0; 0, 20]
	  DstBlock		  "error_or"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "error_or"
	  SrcPort		  1
	  Points		  [10, 0; 0, -30]
	  DstBlock		  "error_gate"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "eof_out_from"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "error_gate"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "error_gate"
	  SrcPort		  1
	  Points		  [10, 0; 0, 380]
	  DstBlock		  "error"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_reg2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -30; -20, 0]
	    DstBlock		    "header_reg1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, 15]
	    DstBlock		    "header_slice2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, -10]
	    DstBlock		    "header_vslice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "header_reg1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -45; -60, 0; 0, -35]
	    DstBlock		    "reg_hdr_one"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, 15]
	    DstBlock		    "header_slice1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, -10]
	    DstBlock		    "header_vslice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "header_from1"
	  SrcPort		  1
	  DstBlock		  "header_reg1"
	  DstPort		  2
	}
	Line {
	  Name			  "spid1"
	  Labels		  [0, 0]
	  SrcBlock		  "header_slice1"
	  SrcPort		  1
	  DstBlock		  "header_rel1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_vslice1"
	  SrcPort		  1
	  DstBlock		  "header_delay1"
	  DstPort		  1
	}
	Line {
	  Name			  "exp1"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const1"
	  SrcPort		  1
	  Points		  [90, 0]
	  DstBlock		  "header_rel1"
	  DstPort		  2
	}
	Line {
	  Name			  "hdr_heap_id"
	  Labels		  [0, 0]
	  SrcBlock		  "header_delay1"
	  SrcPort		  1
	  DstBlock		  "hdr_heap_id"
	  DstPort		  1
	}
	Line {
	  Name			  "err1"
	  Labels		  [0, 0]
	  SrcBlock		  "header_rel1"
	  SrcPort		  1
	  Points		  [0, 555; -40, 0; 0, 30]
	  DstBlock		  "error_or"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "header_reg3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -30; -20, 0]
	    DstBlock		    "header_reg2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, 15]
	    DstBlock		    "header_slice3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, -10]
	    DstBlock		    "header_vslice3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "header_from2"
	  SrcPort		  1
	  DstBlock		  "header_reg2"
	  DstPort		  2
	}
	Line {
	  Name			  "spid2"
	  Labels		  [0, 0]
	  SrcBlock		  "header_slice2"
	  SrcPort		  1
	  DstBlock		  "header_rel2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_vslice2"
	  SrcPort		  1
	  DstBlock		  "header_delay2"
	  DstPort		  1
	}
	Line {
	  Name			  "exp2"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const2"
	  SrcPort		  1
	  Points		  [90, 0]
	  DstBlock		  "header_rel2"
	  DstPort		  2
	}
	Line {
	  Name			  "hdr_heap_size"
	  Labels		  [0, 0]
	  SrcBlock		  "header_delay2"
	  SrcPort		  1
	  DstBlock		  "hdr_heap_size"
	  DstPort		  1
	}
	Line {
	  Name			  "err2"
	  Labels		  [0, 0]
	  SrcBlock		  "header_rel2"
	  SrcPort		  1
	  Points		  [10, 0; 0, 520]
	  DstBlock		  "error_or"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "header_reg4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -30; -20, 0]
	    DstBlock		    "header_reg3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, 15]
	    DstBlock		    "header_slice4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, -10]
	    DstBlock		    "header_vslice4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "header_from3"
	  SrcPort		  1
	  DstBlock		  "header_reg3"
	  DstPort		  2
	}
	Line {
	  Name			  "spid3"
	  Labels		  [0, 0]
	  SrcBlock		  "header_slice3"
	  SrcPort		  1
	  DstBlock		  "header_rel3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_vslice3"
	  SrcPort		  1
	  DstBlock		  "header_delay3"
	  DstPort		  1
	}
	Line {
	  Name			  "exp3"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const3"
	  SrcPort		  1
	  Points		  [90, 0]
	  DstBlock		  "header_rel3"
	  DstPort		  2
	}
	Line {
	  Name			  "hdr_heap_offset"
	  Labels		  [0, 0]
	  SrcBlock		  "header_delay3"
	  SrcPort		  1
	  DstBlock		  "hdr_heap_offset"
	  DstPort		  1
	}
	Line {
	  Name			  "err3"
	  Labels		  [0, 0]
	  SrcBlock		  "header_rel3"
	  SrcPort		  1
	  Points		  [60, 0; 0, 455]
	  DstBlock		  "error_or"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "header_reg5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -30; -20, 0]
	    DstBlock		    "header_reg4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, 15]
	    DstBlock		    "header_slice5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, -10]
	    DstBlock		    "header_vslice5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "header_from4"
	  SrcPort		  1
	  DstBlock		  "header_reg4"
	  DstPort		  2
	}
	Line {
	  Name			  "spid4"
	  Labels		  [0, 0]
	  SrcBlock		  "header_slice4"
	  SrcPort		  1
	  DstBlock		  "header_rel4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_vslice4"
	  SrcPort		  1
	  DstBlock		  "header_delay4"
	  DstPort		  1
	}
	Line {
	  Name			  "exp4"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const4"
	  SrcPort		  1
	  Points		  [90, 0]
	  DstBlock		  "header_rel4"
	  DstPort		  2
	}
	Line {
	  Name			  "hdr_pkt_len"
	  SrcBlock		  "header_delay4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Labels		    [1, 0]
	    DstBlock		    "hdr_pkt_len"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    Points		    [0, 15; -45, 0; 0, 195; -770, 0; 0, 35; -465, 0; 0, 65]
	    DstBlock		    "check_datalen"
	    DstPort		    2
	  }
	}
	Line {
	  Name			  "err4"
	  Labels		  [0, 0]
	  SrcBlock		  "header_rel4"
	  SrcPort		  1
	  Points		  [110, 0; 0, 390]
	  DstBlock		  "error_or"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "header_reg6"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -30; -20, 0]
	    DstBlock		    "header_reg5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, 15]
	    DstBlock		    "header_slice6"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, -10]
	    DstBlock		    "header_vslice6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "header_from5"
	  SrcPort		  1
	  DstBlock		  "header_reg5"
	  DstPort		  2
	}
	Line {
	  Name			  "spid5"
	  Labels		  [0, 0]
	  SrcBlock		  "header_slice5"
	  SrcPort		  1
	  DstBlock		  "header_rel5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_vslice5"
	  SrcPort		  1
	  DstBlock		  "header_delay5"
	  DstPort		  1
	}
	Line {
	  Name			  "exp5"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const5"
	  SrcPort		  1
	  Points		  [90, 0]
	  DstBlock		  "header_rel5"
	  DstPort		  2
	}
	Line {
	  Name			  "hdr5_0x1600_DIR"
	  Labels		  [0, 0]
	  SrcBlock		  "header_delay5"
	  SrcPort		  1
	  DstBlock		  "hdr5_0x1600_DIR"
	  DstPort		  1
	}
	Line {
	  Name			  "err5"
	  Labels		  [0, 0]
	  SrcBlock		  "header_rel5"
	  SrcPort		  1
	  Points		  [160, 0; 0, 325]
	  DstBlock		  "error_or"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "header_reg7"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -30; -20, 0]
	    DstBlock		    "header_reg6"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, 15]
	    DstBlock		    "header_slice7"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, -10]
	    DstBlock		    "header_vslice7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "header_from6"
	  SrcPort		  1
	  DstBlock		  "header_reg6"
	  DstPort		  2
	}
	Line {
	  Name			  "spid6"
	  Labels		  [0, 0]
	  SrcBlock		  "header_slice6"
	  SrcPort		  1
	  DstBlock		  "header_rel6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_vslice6"
	  SrcPort		  1
	  DstBlock		  "header_delay6"
	  DstPort		  1
	}
	Line {
	  Name			  "exp6"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const6"
	  SrcPort		  1
	  Points		  [90, 0]
	  DstBlock		  "header_rel6"
	  DstPort		  2
	}
	Line {
	  Name			  "hdr6_0x1234_DIR"
	  Labels		  [0, 0]
	  SrcBlock		  "header_delay6"
	  SrcPort		  1
	  DstBlock		  "hdr6_0x1234_DIR"
	  DstPort		  1
	}
	Line {
	  Name			  "err6"
	  Labels		  [0, 0]
	  SrcBlock		  "header_rel6"
	  SrcPort		  1
	  Points		  [210, 0; 0, 260]
	  DstBlock		  "error_or"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "header_from7"
	  SrcPort		  1
	  DstBlock		  "header_reg7"
	  DstPort		  2
	}
	Line {
	  Name			  "spid7"
	  Labels		  [0, 0]
	  SrcBlock		  "header_slice7"
	  SrcPort		  1
	  DstBlock		  "header_rel7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header_vslice7"
	  SrcPort		  1
	  DstBlock		  "header_delay7"
	  DstPort		  1
	}
	Line {
	  Name			  "exp7"
	  Labels		  [0, 0]
	  SrcBlock		  "header_const7"
	  SrcPort		  1
	  Points		  [90, 0]
	  DstBlock		  "header_rel7"
	  DstPort		  2
	}
	Line {
	  Name			  "hdr7_0x1800"
	  Labels		  [0, 0]
	  SrcBlock		  "header_delay7"
	  SrcPort		  1
	  DstBlock		  "hdr7_0x1800"
	  DstPort		  1
	}
	Line {
	  Name			  "err7"
	  Labels		  [0, 0]
	  SrcBlock		  "header_rel7"
	  SrcPort		  1
	  Points		  [260, 0; 0, 195]
	  DstBlock		  "error_or"
	  DstPort		  9
	}
	Annotation {
	  SID			  "2950"
	  Name			  "num item pointers -\nafter this header"
	  Position		  [1024, 208]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2949"
	  Name			  "<reserved>"
	  Position		  [1024, 178]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2948"
	  Name			  "heap addr width in bytes"
	  Position		  [1024, 148]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2947"
	  Name			  "item id width in bytes"
	  Position		  [1024, 118]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2946"
	  Name			  "spead version"
	  Position		  [1024, 88]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2945"
	  Name			  "magic number - 0x53"
	  Position		  [1024, 58]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2944"
	  Name			  "SPEAD header"
	  Position		  [1157, 21]
	  DropShadow		  on
	}
	Annotation {
	  SID			  "2943"
	  Name			  "woot"
	  Position		  [52, 102]
	  VerticalAlignment	  "top"
	}
      }
    }
  }
}
MatData {
  NumRecords		  6
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +\\C$P<.    ( 8  "
    " 8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >"
    "%]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          "
    "X    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @"
    "    !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !   "
    "  (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H     "
    "  .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4   "
    " (     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #"
    "@    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4"
    "    (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@  "
    " #     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"   "
    "  $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0   "
    " @    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         !"
    "     ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    '  "
    "   0         0    !P   $9A;&QI;F< #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W"
    "1I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@"
    ",\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0       "
    "  0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4"
    "    (     0   !X    !         !     >    6S$@(#$@+3$@+3$@+3$@+3$@+3$@+3$@+3$@+3%=   .    4     8    (    !        "
    "  %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )#IO@4.    ( 8   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >%"
    "]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          X"
    "    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @ "
    "   !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !    "
    " (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H      "
    " .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4    "
    "(     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #@"
    "    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4 "
    "   (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@   "
    "#     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"    "
    " $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0    "
    "@    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         ! "
    "    ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    &   "
    "  0         0    !@   %)I<VEN9P  #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W1"
    "I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@,"
    "\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0        "
    " 0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4 "
    "   (     0   !\\    !         !     ?    6RTQ(\"TQ(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q70 .    4     8    (    "
    "!          %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )#IO@4.    ( 8   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >%"
    "]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          X"
    "    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @ "
    "   !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !    "
    " (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H      "
    " .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4    "
    "(     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #@"
    "    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4 "
    "   (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@   "
    "#     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"    "
    " $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0    "
    "@    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         ! "
    "    ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    &   "
    "  0         0    !@   %)I<VEN9P  #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W1"
    "I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@,"
    "\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0        "
    " 0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4 "
    "   (     0   !\\    !         !     ?    6RTQ(\"TQ(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q70 .    4     8    (    "
    "!          %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +\\C$P<.    ( 8  "
    " 8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >"
    "%]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          "
    "X    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @"
    "    !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !   "
    "  (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H     "
    "  .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4   "
    " (     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #"
    "@    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4"
    "    (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@  "
    " #     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"   "
    "  $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0   "
    " @    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         !"
    "     ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    '  "
    "   0         0    !P   $9A;&QI;F< #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W"
    "1I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@"
    ",\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0       "
    "  0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4"
    "    (     0   !X    !         !     >    6S$@(#$@+3$@+3$@+3$@+3$@+3$@+3$@+3$@+3%=   .    4     8    (    !        "
    "  %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +\\C$P<.    ( 8  "
    " 8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >"
    "%]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          "
    "X    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @"
    "    !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !   "
    "  (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H     "
    "  .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4   "
    " (     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #"
    "@    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4"
    "    (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@  "
    " #     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"   "
    "  $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0   "
    " @    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         !"
    "     ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    '  "
    "   0         0    !P   $9A;&QI;F< #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W"
    "1I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@"
    ",\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0       "
    "  0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4"
    "    (     0   !X    !         !     >    6S$@(#$@+3$@+3$@+3$@+3$@+3$@+3$@+3$@+3%=   .    4     8    (    !        "
    "  %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )#IO@4.    ( 8   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >%"
    "]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          X"
    "    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @ "
    "   !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !    "
    " (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H      "
    " .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4    "
    "(     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #@"
    "    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4 "
    "   (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@   "
    "#     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"    "
    " $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0    "
    "@    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         ! "
    "    ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    &   "
    "  0         0    !@   %)I<VEN9P  #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W1"
    "I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@,"
    "\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0        "
    " 0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4 "
    "   (     0   !\\    !         !     ?    6RTQ(\"TQ(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q70 .    4     8    (    "
    "!          %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
}
