###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-17.ucsd.edu)
#  Generated on:      Sun Mar 19 10:01:16 2023
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Hold Check with Pin core_instance_mac_array_instance_col_idx_6__mac_
col_inst_inst_3q_reg_1_/CP 
Endpoint:   core_instance_mac_array_instance_col_idx_6__mac_col_inst_inst_3q_
reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: core_instance_mac_array_instance_col_idx_6__mac_col_inst_inst_2q_
reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.108
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.121
  Arrival Time                  0.168
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.086
     = Beginpoint Arrival Time       0.086
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core_instance_mac_array_instance_col_idx_6__mac_co | CP ^         |        |       |   0.086 |    0.039 | 
     | l_inst_inst_2q_reg_1_                              |              |        |       |         |          | 
     | core_instance_mac_array_instance_col_idx_6__mac_co | CP ^ -> Q v  | DFQD1  | 0.059 |   0.146 |    0.099 | 
     | l_inst_inst_2q_reg_1_                              |              |        |       |         |          | 
     | U10312                                             | A1 v -> ZN v | INR2D0 | 0.022 |   0.168 |    0.121 | 
     | core_instance_mac_array_instance_col_idx_6__mac_co | D v          | DFQD1  | 0.000 |   0.168 |    0.121 | 
     | l_inst_inst_3q_reg_1_                              |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin core_instance_mac_array_instance_col_idx_7__mac_
col_inst_inst_2q_reg_1_/CP 
Endpoint:   core_instance_mac_array_instance_col_idx_7__mac_col_inst_inst_2q_
reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: core_instance_mac_array_instance_col_idx_7__mac_col_inst_inst_q_reg_
1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.129
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.139
  Arrival Time                  0.192
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.087
     = Beginpoint Arrival Time       0.087
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core_instance_mac_array_instance_col_idx_7__mac_co | CP ^         |         |       |   0.087 |    0.035 | 
     | l_inst_inst_q_reg_1_                               |              |         |       |         |          | 
     | core_instance_mac_array_instance_col_idx_7__mac_co | CP ^ -> Q v  | DFQD1   | 0.064 |   0.151 |    0.099 | 
     | l_inst_inst_q_reg_1_                               |              |         |       |         |          | 
     | U3056                                              | A1 v -> ZN v | INR2XD0 | 0.040 |   0.192 |    0.139 | 
     | core_instance_mac_array_instance_col_idx_7__mac_co | D v          | DFQD1   | 0.000 |   0.192 |    0.139 | 
     | l_inst_inst_2q_reg_1_                              |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin core_instance_mac_array_instance_col_idx_5__mac_
col_inst_query_q_reg_39_/CP 
Endpoint:   core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_
reg_39_/D (v) checked with  leading edge of 'clk'
Beginpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_
reg_39_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.126
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.121
  Arrival Time                  0.177
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.105
     = Beginpoint Arrival Time       0.105
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance_mac_array_instance_col_idx_4__mac_co | CP ^        |        |       |   0.105 |    0.049 | 
     | l_inst_query_q_reg_39_                             |             |        |       |         |          | 
     | core_instance_mac_array_instance_col_idx_4__mac_co | CP ^ -> Q v | EDFQD1 | 0.072 |   0.177 |    0.121 | 
     | l_inst_query_q_reg_39_                             |             |        |       |         |          | 
     | core_instance_mac_array_instance_col_idx_5__mac_co | D v         | EDFQD1 | 0.000 |   0.177 |    0.121 | 
     | l_inst_query_q_reg_39_                             |             |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin core_instance_mac_array_instance_col_idx_5__mac_
col_inst_key_q_reg_39_/CP 
Endpoint:   core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_
39_/D   (v) checked with  leading edge of 'clk'
Beginpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_
reg_39_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.126
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.121
  Arrival Time                  0.177
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.105
     = Beginpoint Arrival Time       0.105
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance_mac_array_instance_col_idx_4__mac_co | CP ^        |        |       |   0.105 |    0.049 | 
     | l_inst_query_q_reg_39_                             |             |        |       |         |          | 
     | core_instance_mac_array_instance_col_idx_4__mac_co | CP ^ -> Q v | EDFQD1 | 0.072 |   0.177 |    0.121 | 
     | l_inst_query_q_reg_39_                             |             |        |       |         |          | 
     | core_instance_mac_array_instance_col_idx_5__mac_co | D v         | EDFQD1 | 0.000 |   0.177 |    0.121 | 
     | l_inst_key_q_reg_39_                               |             |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin core_instance_mac_array_instance_col_idx_5__mac_
col_inst_query_q_reg_37_/CP 
Endpoint:   core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_
reg_37_/D (v) checked with  leading edge of 'clk'
Beginpoint: core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_
reg_37_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.126
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.120
  Arrival Time                  0.178
  Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.105
     = Beginpoint Arrival Time       0.105
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance_mac_array_instance_col_idx_4__mac_co | CP ^        |        |       |   0.105 |    0.047 | 
     | l_inst_query_q_reg_37_                             |             |        |       |         |          | 
     | core_instance_mac_array_instance_col_idx_4__mac_co | CP ^ -> Q v | EDFQD1 | 0.073 |   0.178 |    0.120 | 
     | l_inst_query_q_reg_37_                             |             |        |       |         |          | 
     | core_instance_mac_array_instance_col_idx_5__mac_co | D v         | EDFQD1 | 0.000 |   0.178 |    0.120 | 
     | l_inst_query_q_reg_37_                             |             |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 

