# aclk {FREQ_HZ 150154748 CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1 PHASE 0.0}
# Clock Domain: design_1_clk_wiz_0_0_clk_out1
create_clock -name aclk -period 6.660 [get_ports aclk]
# Generated clocks
