[INF:CM0023] Creating log file ../../build/tests/GenerateModule/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:CM0024] Executing with 1 threads.

Running: cd ../../build/tests/GenerateModule/slpp_unit/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch pp_batch.txt
Surelog preproc status: 0
[INF:PP0122] Preprocessing source file "builtin.sv".

[INF:PP0122] Preprocessing source file "top.v".

Running: cd ../../build/tests/GenerateModule/slpp_unit/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch parser_batch.txt
Surelog parsing status: 0
[INF:PA0201] Parsing source file "builtin.sv".

[INF:PA0201] Parsing source file "top.v".

LIB:  work
FILE: top.v
n<> u<0> t<Null_rule> p<262> s<261> l<1:1>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<small_test> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:18>
n<> u<3> t<Port> p<4> l<1:19> el<1:19>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:18> el<1:20>
n<> u<5> t<Module_nonansi_header> p<149> c<1> s<33> l<1:1> el<1:21>
n<> u<6> t<Signing_Signed> p<17> s<16> l<3:13> el<3:19>
n<3> u<7> t<IntConst> p<8> l<3:21> el<3:22>
n<> u<8> t<Primary_literal> p<9> c<7> l<3:21> el<3:22>
n<> u<9> t<Constant_primary> p<10> c<8> l<3:21> el<3:22>
n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:21> el<3:22>
n<0> u<11> t<IntConst> p<12> l<3:23> el<3:24>
n<> u<12> t<Primary_literal> p<13> c<11> l<3:23> el<3:24>
n<> u<13> t<Constant_primary> p<14> c<12> l<3:23> el<3:24>
n<> u<14> t<Constant_expression> p<15> c<13> l<3:23> el<3:24>
n<> u<15> t<Constant_range> p<16> c<10> l<3:21> el<3:24>
n<> u<16> t<Packed_dimension> p<17> c<15> l<3:20> el<3:25>
n<> u<17> t<Data_type_or_implicit> p<27> c<6> s<26> l<3:13> el<3:25>
n<SIZE> u<18> t<StringConst> p<25> s<24> l<3:26> el<3:30>
n<5> u<19> t<IntConst> p<20> l<3:33> el<3:34>
n<> u<20> t<Primary_literal> p<21> c<19> l<3:33> el<3:34>
n<> u<21> t<Constant_primary> p<22> c<20> l<3:33> el<3:34>
n<> u<22> t<Constant_expression> p<23> c<21> l<3:33> el<3:34>
n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<3:33> el<3:34>
n<> u<24> t<Constant_param_expression> p<25> c<23> l<3:33> el<3:34>
n<> u<25> t<Param_assignment> p<26> c<18> l<3:26> el<3:34>
n<> u<26> t<List_of_param_assignments> p<27> c<25> l<3:26> el<3:34>
n<> u<27> t<Parameter_declaration> p<28> c<17> l<3:3> el<3:34>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<3:3> el<3:35>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<3:3> el<3:35>
n<> u<30> t<Module_common_item> p<31> c<29> l<3:3> el<3:35>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<3:3> el<3:35>
n<> u<32> t<Non_port_module_item> p<33> c<31> l<3:3> el<3:35>
n<> u<33> t<Module_item> p<149> c<32> s<42> l<3:3> el<3:35>
n<i> u<34> t<StringConst> p<36> s<35> l<5:10> el<5:11>
n<m> u<35> t<StringConst> p<36> l<5:13> el<5:14>
n<> u<36> t<Identifier_list> p<37> c<34> l<5:10> el<5:14>
n<> u<37> t<Genvar_declaration> p<38> c<36> l<5:3> el<5:15>
n<> u<38> t<Module_or_generate_item_declaration> p<39> c<37> l<5:3> el<5:15>
n<> u<39> t<Module_common_item> p<40> c<38> l<5:3> el<5:15>
n<> u<40> t<Module_or_generate_item> p<41> c<39> l<5:3> el<5:15>
n<> u<41> t<Non_port_module_item> p<42> c<40> l<5:3> el<5:15>
n<> u<42> t<Module_item> p<149> c<41> s<148> l<5:3> el<5:15>
n<i> u<43> t<StringConst> p<48> s<47> l<7:10> el<7:11>
n<0> u<44> t<IntConst> p<45> l<7:12> el<7:13>
n<> u<45> t<Primary_literal> p<46> c<44> l<7:12> el<7:13>
n<> u<46> t<Constant_primary> p<47> c<45> l<7:12> el<7:13>
n<> u<47> t<Constant_expression> p<48> c<46> l<7:12> el<7:13>
n<> u<48> t<Genvar_decl_assignment> p<143> c<43> s<58> l<7:10> el<7:13>
n<i> u<49> t<StringConst> p<50> l<7:15> el<7:16>
n<> u<50> t<Primary_literal> p<51> c<49> l<7:15> el<7:16>
n<> u<51> t<Constant_primary> p<52> c<50> l<7:15> el<7:16>
n<> u<52> t<Constant_expression> p<58> c<51> s<57> l<7:15> el<7:16>
n<SIZE> u<53> t<StringConst> p<54> l<7:17> el<7:21>
n<> u<54> t<Primary_literal> p<55> c<53> l<7:17> el<7:21>
n<> u<55> t<Constant_primary> p<56> c<54> l<7:17> el<7:21>
n<> u<56> t<Constant_expression> p<58> c<55> l<7:17> el<7:21>
n<> u<57> t<BinOp_Less> p<58> s<56> l<7:16> el<7:17>
n<> u<58> t<Constant_expression> p<143> c<52> s<71> l<7:15> el<7:21>
n<i> u<59> t<StringConst> p<71> s<60> l<7:23> el<7:24>
n<> u<60> t<AssignOp_Assign> p<71> s<70> l<7:24> el<7:25>
n<i> u<61> t<StringConst> p<62> l<7:25> el<7:26>
n<> u<62> t<Primary_literal> p<63> c<61> l<7:25> el<7:26>
n<> u<63> t<Constant_primary> p<64> c<62> l<7:25> el<7:26>
n<> u<64> t<Constant_expression> p<70> c<63> s<69> l<7:25> el<7:26>
n<1> u<65> t<IntConst> p<66> l<7:27> el<7:28>
n<> u<66> t<Primary_literal> p<67> c<65> l<7:27> el<7:28>
n<> u<67> t<Constant_primary> p<68> c<66> l<7:27> el<7:28>
n<> u<68> t<Constant_expression> p<70> c<67> l<7:27> el<7:28>
n<> u<69> t<BinOp_Plus> p<70> s<68> l<7:26> el<7:27>
n<> u<70> t<Constant_expression> p<71> c<64> l<7:25> el<7:28>
n<> u<71> t<Genvar_assignment> p<143> c<59> s<142> l<7:23> el<7:28>
n<B1> u<72> t<StringConst> p<142> s<81> l<7:37> el<7:39>
n<M1> u<73> t<StringConst> p<79> s<78> l<9:9> el<9:11>
n<N1> u<74> t<StringConst> p<75> l<9:12> el<9:14>
n<> u<75> t<Name_of_instance> p<78> c<74> s<77> l<9:12> el<9:14>
n<> u<76> t<Ordered_port_connection> p<77> l<9:15> el<9:15>
n<> u<77> t<List_of_port_connections> p<78> c<76> l<9:15> el<9:15>
n<> u<78> t<Hierarchical_instance> p<79> c<75> l<9:12> el<9:16>
n<> u<79> t<Module_instantiation> p<80> c<73> l<9:9> el<9:17>
n<> u<80> t<Module_or_generate_item> p<81> c<79> l<9:9> el<9:17>
n<> u<81> t<Generate_module_item> p<142> c<80> s<140> l<9:9> el<9:17>
n<i> u<82> t<StringConst> p<83> l<11:13> el<11:14>
n<> u<83> t<Primary_literal> p<84> c<82> l<11:13> el<11:14>
n<> u<84> t<Constant_primary> p<85> c<83> l<11:13> el<11:14>
n<> u<85> t<Constant_expression> p<91> c<84> s<90> l<11:13> el<11:14>
n<1> u<86> t<IntConst> p<87> l<11:16> el<11:17>
n<> u<87> t<Primary_literal> p<88> c<86> l<11:16> el<11:17>
n<> u<88> t<Constant_primary> p<89> c<87> l<11:16> el<11:17>
n<> u<89> t<Constant_expression> p<91> c<88> l<11:16> el<11:17>
n<> u<90> t<BinOp_GreatEqual> p<91> s<89> l<11:14> el<11:16>
n<> u<91> t<Constant_expression> p<139> c<85> s<138> l<11:13> el<11:17>
n<B4> u<92> t<StringConst> p<137> s<135> l<11:26> el<11:28>
n<m> u<93> t<StringConst> p<98> s<97> l<12:18> el<12:19>
n<i> u<94> t<StringConst> p<95> l<12:20> el<12:21>
n<> u<95> t<Primary_literal> p<96> c<94> l<12:20> el<12:21>
n<> u<96> t<Constant_primary> p<97> c<95> l<12:20> el<12:21>
n<> u<97> t<Constant_expression> p<98> c<96> l<12:20> el<12:21>
n<> u<98> t<Genvar_decl_assignment> p<134> c<93> s<108> l<12:18> el<12:21>
n<m> u<99> t<StringConst> p<100> l<12:23> el<12:24>
n<> u<100> t<Primary_literal> p<101> c<99> l<12:23> el<12:24>
n<> u<101> t<Constant_primary> p<102> c<100> l<12:23> el<12:24>
n<> u<102> t<Constant_expression> p<108> c<101> s<107> l<12:23> el<12:24>
n<SIZE> u<103> t<StringConst> p<104> l<12:25> el<12:29>
n<> u<104> t<Primary_literal> p<105> c<103> l<12:25> el<12:29>
n<> u<105> t<Constant_primary> p<106> c<104> l<12:25> el<12:29>
n<> u<106> t<Constant_expression> p<108> c<105> l<12:25> el<12:29>
n<> u<107> t<BinOp_Less> p<108> s<106> l<12:24> el<12:25>
n<> u<108> t<Constant_expression> p<134> c<102> s<121> l<12:23> el<12:29>
n<m> u<109> t<StringConst> p<121> s<110> l<12:31> el<12:32>
n<> u<110> t<AssignOp_Assign> p<121> s<120> l<12:32> el<12:33>
n<m> u<111> t<StringConst> p<112> l<12:33> el<12:34>
n<> u<112> t<Primary_literal> p<113> c<111> l<12:33> el<12:34>
n<> u<113> t<Constant_primary> p<114> c<112> l<12:33> el<12:34>
n<> u<114> t<Constant_expression> p<120> c<113> s<119> l<12:33> el<12:34>
n<1> u<115> t<IntConst> p<116> l<12:35> el<12:36>
n<> u<116> t<Primary_literal> p<117> c<115> l<12:35> el<12:36>
n<> u<117> t<Constant_primary> p<118> c<116> l<12:35> el<12:36>
n<> u<118> t<Constant_expression> p<120> c<117> l<12:35> el<12:36>
n<> u<119> t<BinOp_Plus> p<120> s<118> l<12:34> el<12:35>
n<> u<120> t<Constant_expression> p<121> c<114> l<12:33> el<12:36>
n<> u<121> t<Genvar_assignment> p<134> c<109> s<133> l<12:31> el<12:36>
n<B5> u<122> t<StringConst> p<133> s<131> l<12:45> el<12:47>
n<M4> u<123> t<StringConst> p<129> s<128> l<13:17> el<13:19>
n<N4> u<124> t<StringConst> p<125> l<13:20> el<13:22>
n<> u<125> t<Name_of_instance> p<128> c<124> s<127> l<13:20> el<13:22>
n<> u<126> t<Ordered_port_connection> p<127> l<13:23> el<13:23>
n<> u<127> t<List_of_port_connections> p<128> c<126> l<13:23> el<13:23>
n<> u<128> t<Hierarchical_instance> p<129> c<125> l<13:20> el<13:24>
n<> u<129> t<Module_instantiation> p<130> c<123> l<13:17> el<13:25>
n<> u<130> t<Module_or_generate_item> p<131> c<129> l<13:17> el<13:25>
n<> u<131> t<Generate_module_item> p<133> c<130> s<132> l<13:17> el<13:25>
n<> u<132> t<End> p<133> l<14:13> el<14:16>
n<> u<133> t<Generate_module_named_block> p<134> c<122> l<12:38> el<14:16>
n<> u<134> t<Generate_module_loop_statement> p<135> c<98> l<12:13> el<14:16>
n<> u<135> t<Generate_module_item> p<137> c<134> s<136> l<12:13> el<14:16>
n<> u<136> t<End> p<137> l<15:9> el<15:12>
n<> u<137> t<Generate_module_block> p<138> c<92> l<11:19> el<15:12>
n<> u<138> t<Generate_module_item> p<139> c<137> l<11:19> el<15:12>
n<> u<139> t<Generate_module_conditional_statement> p<140> c<91> l<11:9> el<15:12>
n<> u<140> t<Generate_module_item> p<142> c<139> s<141> l<11:9> el<15:12>
n<> u<141> t<End> p<142> l<16:5> el<16:8>
n<> u<142> t<Generate_module_named_block> p<143> c<72> l<7:30> el<16:8>
n<> u<143> t<Generate_module_loop_statement> p<144> c<48> l<7:5> el<16:8>
n<> u<144> t<Generate_module_item> p<146> c<143> s<145> l<7:5> el<16:8>
n<> u<145> t<Endgenerate> p<146> l<17:3> el<17:14>
n<> u<146> t<Generated_module_instantiation> p<147> c<144> l<6:3> el<17:14>
n<> u<147> t<Non_port_module_item> p<148> c<146> l<6:3> el<17:14>
n<> u<148> t<Module_item> p<149> c<147> l<6:3> el<17:14>
n<> u<149> t<Module_declaration> p<150> c<5> l<1:1> el<19:10>
n<> u<150> t<Description> p<261> c<149> s<260> l<1:1> el<19:10>
n<> u<151> t<Module_keyword> p<186> s<152> l<21:1> el<21:7>
n<top> u<152> t<StringConst> p<186> s<185> l<21:8> el<21:11>
n<> u<153> t<PortDir_Inp> p<166> s<165> l<21:12> el<21:17>
n<2> u<154> t<IntConst> p<155> l<21:19> el<21:20>
n<> u<155> t<Primary_literal> p<156> c<154> l<21:19> el<21:20>
n<> u<156> t<Constant_primary> p<157> c<155> l<21:19> el<21:20>
n<> u<157> t<Constant_expression> p<162> c<156> s<161> l<21:19> el<21:20>
n<0> u<158> t<IntConst> p<159> l<21:21> el<21:22>
n<> u<159> t<Primary_literal> p<160> c<158> l<21:21> el<21:22>
n<> u<160> t<Constant_primary> p<161> c<159> l<21:21> el<21:22>
n<> u<161> t<Constant_expression> p<162> c<160> l<21:21> el<21:22>
n<> u<162> t<Constant_range> p<163> c<157> l<21:19> el<21:22>
n<> u<163> t<Packed_dimension> p<164> c<162> l<21:18> el<21:23>
n<> u<164> t<Data_type_or_implicit> p<165> c<163> l<21:18> el<21:23>
n<> u<165> t<Net_port_type> p<166> c<164> l<21:18> el<21:23>
n<> u<166> t<Net_port_header> p<168> c<153> s<167> l<21:12> el<21:23>
n<a> u<167> t<StringConst> p<168> l<21:24> el<21:25>
n<> u<168> t<Ansi_port_declaration> p<185> c<166> s<184> l<21:12> el<21:25>
n<> u<169> t<PortDir_Out> p<182> s<181> l<21:27> el<21:33>
n<2> u<170> t<IntConst> p<171> l<21:35> el<21:36>
n<> u<171> t<Primary_literal> p<172> c<170> l<21:35> el<21:36>
n<> u<172> t<Constant_primary> p<173> c<171> l<21:35> el<21:36>
n<> u<173> t<Constant_expression> p<178> c<172> s<177> l<21:35> el<21:36>
n<0> u<174> t<IntConst> p<175> l<21:37> el<21:38>
n<> u<175> t<Primary_literal> p<176> c<174> l<21:37> el<21:38>
n<> u<176> t<Constant_primary> p<177> c<175> l<21:37> el<21:38>
n<> u<177> t<Constant_expression> p<178> c<176> l<21:37> el<21:38>
n<> u<178> t<Constant_range> p<179> c<173> l<21:35> el<21:38>
n<> u<179> t<Packed_dimension> p<180> c<178> l<21:34> el<21:39>
n<> u<180> t<Data_type_or_implicit> p<181> c<179> l<21:34> el<21:39>
n<> u<181> t<Net_port_type> p<182> c<180> l<21:34> el<21:39>
n<> u<182> t<Net_port_header> p<184> c<169> s<183> l<21:27> el<21:39>
n<b> u<183> t<StringConst> p<184> l<21:40> el<21:41>
n<> u<184> t<Ansi_port_declaration> p<185> c<182> l<21:27> el<21:41>
n<> u<185> t<List_of_port_declarations> p<186> c<168> l<21:11> el<21:42>
n<> u<186> t<Module_ansi_header> p<259> c<151> s<202> l<21:1> el<21:43>
n<> u<187> t<Data_type_or_implicit> p<197> s<196> l<22:13> el<22:13>
n<toto> u<188> t<StringConst> p<195> s<194> l<22:13> el<22:17>
n<> u<189> t<Number_1Tickb1> p<190> l<22:20> el<22:24>
n<> u<190> t<Primary_literal> p<191> c<189> l<22:20> el<22:24>
n<> u<191> t<Constant_primary> p<192> c<190> l<22:20> el<22:24>
n<> u<192> t<Constant_expression> p<193> c<191> l<22:20> el<22:24>
n<> u<193> t<Constant_mintypmax_expression> p<194> c<192> l<22:20> el<22:24>
n<> u<194> t<Constant_param_expression> p<195> c<193> l<22:20> el<22:24>
n<> u<195> t<Param_assignment> p<196> c<188> l<22:13> el<22:24>
n<> u<196> t<List_of_param_assignments> p<197> c<195> l<22:13> el<22:24>
n<> u<197> t<Parameter_declaration> p<198> c<187> l<22:3> el<22:24>
n<> u<198> t<Package_or_generate_item_declaration> p<199> c<197> l<22:3> el<22:25>
n<> u<199> t<Module_or_generate_item_declaration> p<200> c<198> l<22:3> el<22:25>
n<> u<200> t<Module_common_item> p<201> c<199> l<22:3> el<22:25>
n<> u<201> t<Module_or_generate_item> p<202> c<200> l<22:3> el<22:25>
n<> u<202> t<Non_port_module_item> p<259> c<201> s<258> l<22:3> el<22:25>
n<i> u<203> t<StringConst> p<208> s<207> l<23:15> el<23:16>
n<0> u<204> t<IntConst> p<205> l<23:17> el<23:18>
n<> u<205> t<Primary_literal> p<206> c<204> l<23:17> el<23:18>
n<> u<206> t<Constant_primary> p<207> c<205> l<23:17> el<23:18>
n<> u<207> t<Constant_expression> p<208> c<206> l<23:17> el<23:18>
n<> u<208> t<Genvar_initialization> p<255> c<203> s<218> l<23:8> el<23:18>
n<i> u<209> t<StringConst> p<210> l<23:20> el<23:21>
n<> u<210> t<Primary_literal> p<211> c<209> l<23:20> el<23:21>
n<> u<211> t<Constant_primary> p<212> c<210> l<23:20> el<23:21>
n<> u<212> t<Constant_expression> p<218> c<211> s<217> l<23:20> el<23:21>
n<3> u<213> t<IntConst> p<214> l<23:22> el<23:23>
n<> u<214> t<Primary_literal> p<215> c<213> l<23:22> el<23:23>
n<> u<215> t<Constant_primary> p<216> c<214> l<23:22> el<23:23>
n<> u<216> t<Constant_expression> p<218> c<215> l<23:22> el<23:23>
n<> u<217> t<BinOp_Less> p<218> s<216> l<23:21> el<23:22>
n<> u<218> t<Constant_expression> p<255> c<212> s<221> l<23:20> el<23:23>
n<i> u<219> t<StringConst> p<221> s<220> l<23:25> el<23:26>
n<> u<220> t<IncDec_PlusPlus> p<221> l<23:26> el<23:28>
n<> u<221> t<Genvar_iteration> p<255> c<219> s<254> l<23:25> el<23:28>
n<b> u<222> t<StringConst> p<223> l<24:14> el<24:15>
n<> u<223> t<Ps_or_hierarchical_identifier> p<230> c<222> s<229> l<24:14> el<24:15>
n<i> u<224> t<StringConst> p<225> l<24:16> el<24:17>
n<> u<225> t<Primary_literal> p<226> c<224> l<24:16> el<24:17>
n<> u<226> t<Constant_primary> p<227> c<225> l<24:16> el<24:17>
n<> u<227> t<Constant_expression> p<228> c<226> l<24:16> el<24:17>
n<> u<228> t<Constant_bit_select> p<229> c<227> l<24:15> el<24:18>
n<> u<229> t<Constant_select> p<230> c<228> l<24:15> el<24:18>
n<> u<230> t<Net_lvalue> p<247> c<223> s<246> l<24:14> el<24:18>
n<a> u<231> t<StringConst> p<244> s<243> l<24:21> el<24:22>
n<2> u<232> t<IntConst> p<233> l<24:23> el<24:24>
n<> u<233> t<Primary_literal> p<234> c<232> l<24:23> el<24:24>
n<> u<234> t<Primary> p<235> c<233> l<24:23> el<24:24>
n<> u<235> t<Expression> p<241> c<234> s<240> l<24:23> el<24:24>
n<i> u<236> t<StringConst> p<237> l<24:25> el<24:26>
n<> u<237> t<Primary_literal> p<238> c<236> l<24:25> el<24:26>
n<> u<238> t<Primary> p<239> c<237> l<24:25> el<24:26>
n<> u<239> t<Expression> p<241> c<238> l<24:25> el<24:26>
n<> u<240> t<BinOp_Minus> p<241> s<239> l<24:24> el<24:25>
n<> u<241> t<Expression> p<242> c<235> l<24:23> el<24:26>
n<> u<242> t<Bit_select> p<243> c<241> l<24:22> el<24:27>
n<> u<243> t<Select> p<244> c<242> l<24:22> el<24:27>
n<> u<244> t<Complex_func_call> p<245> c<231> l<24:21> el<24:27>
n<> u<245> t<Primary> p<246> c<244> l<24:21> el<24:27>
n<> u<246> t<Expression> p<247> c<245> l<24:21> el<24:27>
n<> u<247> t<Net_assignment> p<248> c<230> l<24:14> el<24:27>
n<> u<248> t<List_of_net_assignments> p<249> c<247> l<24:14> el<24:27>
n<> u<249> t<Continuous_assign> p<250> c<248> l<24:7> el<24:28>
n<> u<250> t<Module_common_item> p<251> c<249> l<24:7> el<24:28>
n<> u<251> t<Module_or_generate_item> p<252> c<250> l<24:7> el<24:28>
n<> u<252> t<Generate_item> p<254> c<251> s<253> l<24:7> el<24:28>
n<> u<253> t<End> p<254> l<25:3> el<25:6>
n<> u<254> t<Generate_block> p<255> c<252> l<23:30> el<25:6>
n<> u<255> t<Loop_generate_construct> p<256> c<208> l<23:3> el<25:6>
n<> u<256> t<Module_common_item> p<257> c<255> l<23:3> el<25:6>
n<> u<257> t<Module_or_generate_item> p<258> c<256> l<23:3> el<25:6>
n<> u<258> t<Non_port_module_item> p<259> c<257> l<23:3> el<25:6>
n<> u<259> t<Module_declaration> p<260> c<186> l<21:1> el<26:10>
n<> u<260> t<Description> p<261> c<259> l<21:1> el<26:10>
n<> u<261> t<Source_text> p<262> c<150> l<1:1> el<26:10>
n<> u<262> t<Top_level_rule> l<1:1> el<27:1>
[WRN:PA0205] top.v:1: No timescale set for "small_test".

[WRN:PA0205] top.v:21: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] top.v:1: Compile module "work@small_test".

[INF:CP0303] top.v:21: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] top.v:21: Implicit port type (wire) for "b".

[INF:EL0526] Design Elaboration...

[INF:CP0335] top.v:7: Compile generate block "work@small_test.B1[0]".

[INF:CP0335] top.v:7: Compile generate block "work@small_test.B1[1]".

[INF:CP0335] top.v:11: Compile generate block "work@small_test.B1[1].B4".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[1].B4.B5[1]".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[1].B4.B5[2]".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[1].B4.B5[3]".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[1].B4.B5[4]".

[INF:CP0335] top.v:7: Compile generate block "work@small_test.B1[2]".

[INF:CP0335] top.v:11: Compile generate block "work@small_test.B1[2].B4".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[2].B4.B5[2]".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[2].B4.B5[3]".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[2].B4.B5[4]".

[INF:CP0335] top.v:7: Compile generate block "work@small_test.B1[3]".

[INF:CP0335] top.v:11: Compile generate block "work@small_test.B1[3].B4".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[3].B4.B5[3]".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[3].B4.B5[4]".

[INF:CP0335] top.v:7: Compile generate block "work@small_test.B1[4]".

[INF:CP0335] top.v:11: Compile generate block "work@small_test.B1[4].B4".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[4].B4.B5[4]".

[INF:CP0335] top.v:23: Compile generate block "work@top.genblk1[0]".

[INF:CP0335] top.v:23: Compile generate block "work@top.genblk1[1]".

[INF:CP0335] top.v:23: Compile generate block "work@top.genblk1[2]".

Instance tree:
[TOP] work@small_test work@small_test
[TOP] work@top work@top
[SCO] work@small_test.B1[0] work@small_test.B1[0]
[SCO] work@small_test.B1[1] work@small_test.B1[1]
[SCO] work@small_test.B1[2] work@small_test.B1[2]
[SCO] work@small_test.B1[3] work@small_test.B1[3]
[SCO] work@small_test.B1[4] work@small_test.B1[4]
[SCO] work@top.genblk1[0] work@top.genblk1[0]
[SCO] work@top.genblk1[1] work@top.genblk1[1]
[SCO] work@top.genblk1[2] work@top.genblk1[2]
[MOD] work@small_test.B1[0]::M1 [U] work@small_test.B1[0].N1
[MOD] work@small_test.B1[1]::M1 [U] work@small_test.B1[1].N1
[SCO] work@small_test.B1[1].B4 work@small_test.B1[1].B4
[MOD] work@small_test.B1[2]::M1 [U] work@small_test.B1[2].N1
[SCO] work@small_test.B1[2].B4 work@small_test.B1[2].B4
[MOD] work@small_test.B1[3]::M1 [U] work@small_test.B1[3].N1
[SCO] work@small_test.B1[3].B4 work@small_test.B1[3].B4
[MOD] work@small_test.B1[4]::M1 [U] work@small_test.B1[4].N1
[SCO] work@small_test.B1[4].B4 work@small_test.B1[4].B4
[SCO] work@small_test.B1[1].B4.B5[1] work@small_test.B1[1].B4.B5[1]
[SCO] work@small_test.B1[1].B4.B5[2] work@small_test.B1[1].B4.B5[2]
[SCO] work@small_test.B1[1].B4.B5[3] work@small_test.B1[1].B4.B5[3]
[SCO] work@small_test.B1[1].B4.B5[4] work@small_test.B1[1].B4.B5[4]
[SCO] work@small_test.B1[2].B4.B5[2] work@small_test.B1[2].B4.B5[2]
[SCO] work@small_test.B1[2].B4.B5[3] work@small_test.B1[2].B4.B5[3]
[SCO] work@small_test.B1[2].B4.B5[4] work@small_test.B1[2].B4.B5[4]
[SCO] work@small_test.B1[3].B4.B5[3] work@small_test.B1[3].B4.B5[3]
[SCO] work@small_test.B1[3].B4.B5[4] work@small_test.B1[3].B4.B5[4]
[SCO] work@small_test.B1[4].B4.B5[4] work@small_test.B1[4].B4.B5[4]
[MOD] work@small_test.B1[1].B4.B5[1]::M4 [U] work@small_test.B1[1].B4.B5[1].N4
[MOD] work@small_test.B1[1].B4.B5[2]::M4 [U] work@small_test.B1[1].B4.B5[2].N4
[MOD] work@small_test.B1[1].B4.B5[3]::M4 [U] work@small_test.B1[1].B4.B5[3].N4
[MOD] work@small_test.B1[1].B4.B5[4]::M4 [U] work@small_test.B1[1].B4.B5[4].N4
[MOD] work@small_test.B1[2].B4.B5[2]::M4 [U] work@small_test.B1[2].B4.B5[2].N4
[MOD] work@small_test.B1[2].B4.B5[3]::M4 [U] work@small_test.B1[2].B4.B5[3].N4
[MOD] work@small_test.B1[2].B4.B5[4]::M4 [U] work@small_test.B1[2].B4.B5[4].N4
[MOD] work@small_test.B1[3].B4.B5[3]::M4 [U] work@small_test.B1[3].B4.B5[3].N4
[MOD] work@small_test.B1[3].B4.B5[4]::M4 [U] work@small_test.B1[3].B4.B5[4].N4
[MOD] work@small_test.B1[4].B4.B5[4]::M4 [U] work@small_test.B1[4].B4.B5[4].N4

[NTE:EL0503] top.v:1: Top level module "work@small_test".

[NTE:EL0503] top.v:21: Top level module "work@top".

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] top.v:9: Cannot find a module definition for "work@small_test.B1[0]::M1".

[WRN:EL0500] top.v:9: Cannot find a module definition for "work@small_test.B1[1]::M1".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[1].B4.B5[1]::M4".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[1].B4.B5[2]::M4".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[1].B4.B5[3]::M4".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[1].B4.B5[4]::M4".

[WRN:EL0500] top.v:9: Cannot find a module definition for "work@small_test.B1[2]::M1".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[2].B4.B5[2]::M4".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[2].B4.B5[3]::M4".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[2].B4.B5[4]::M4".

[WRN:EL0500] top.v:9: Cannot find a module definition for "work@small_test.B1[3]::M1".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[3].B4.B5[3]::M4".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[3].B4.B5[4]::M4".

[WRN:EL0500] top.v:9: Cannot find a module definition for "work@small_test.B1[4]::M1".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[4].B4.B5[4]::M4".

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 5.

[NTE:EL0510] Nb instances: 17.

[NTE:EL0511] Nb leaf instances: 15.

[WRN:EL0512] Nb undefined modules: 15.

[WRN:EL0513] Nb undefined instances: 15.

[NTE:EL0523] top.v:1: Instance "work@small_test".

[NTE:EL0523] top.v:21: Instance "work@top".

[NTE:EL0522] top.v:7: Scope "work@small_test.B1[0]".

[NTE:EL0522] top.v:7: Scope "work@small_test.B1[1]".

[NTE:EL0522] top.v:7: Scope "work@small_test.B1[2]".

[NTE:EL0522] top.v:7: Scope "work@small_test.B1[3]".

[NTE:EL0522] top.v:7: Scope "work@small_test.B1[4]".

[NTE:EL0522] top.v:23: Scope "work@top.genblk1[0]".

[NTE:EL0522] top.v:23: Scope "work@top.genblk1[1]".

[NTE:EL0522] top.v:23: Scope "work@top.genblk1[2]".

[NTE:EL0523] top.v:9: Instance "work@small_test.B1[0].N1".

[NTE:EL0523] top.v:9: Instance "work@small_test.B1[1].N1".

[NTE:EL0522] top.v:11: Scope "work@small_test.B1[1].B4".

[NTE:EL0523] top.v:9: Instance "work@small_test.B1[2].N1".

[NTE:EL0522] top.v:11: Scope "work@small_test.B1[2].B4".

[NTE:EL0523] top.v:9: Instance "work@small_test.B1[3].N1".

[NTE:EL0522] top.v:11: Scope "work@small_test.B1[3].B4".

[NTE:EL0523] top.v:9: Instance "work@small_test.B1[4].N1".

[NTE:EL0522] top.v:11: Scope "work@small_test.B1[4].B4".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[1].B4.B5[1]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[1].B4.B5[2]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[1].B4.B5[3]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[1].B4.B5[4]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[2].B4.B5[2]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[2].B4.B5[3]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[2].B4.B5[4]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[3].B4.B5[3]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[3].B4.B5[4]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[4].B4.B5[4]".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[1].B4.B5[1].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[1].B4.B5[2].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[1].B4.B5[3].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[1].B4.B5[4].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[2].B4.B5[2].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[2].B4.B5[3].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[2].B4.B5[4].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[3].B4.B5[3].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[3].B4.B5[4].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[4].B4.B5[4].N4".

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/tests/GenerateModule/slpp_unit//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/GenerateModule/slpp_unit//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/GenerateModule/slpp_unit//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@small_test)
|vpiName:work@small_test
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@small_test
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@small_test
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:3, endln:7:14, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@small_test
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiName:bound
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:6:17, endln:6:20
      |vpiExpr:
      \_constant: , line:6:29, endln:6:30
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:3, endln:10:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:12, endln:9:15
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:3, endln:13:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:3, endln:16:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:3, endln:19:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:3, endln:22:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:12, endln:21:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:3, endln:25:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:3, endln:28:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:12, endln:27:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33:1: , endln:55:9, parent:work@small_test
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:3, endln:37:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_logic_var: 
  |vpiMethod:
  \_function: (work@process::status), line:40:3, endln:41:14, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40:12, endln:40:17
      |vpiTypespec:
      \_enum_typespec: (state), line:35:66, endln:35:71
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:18, endln:35:26
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:28, endln:35:35
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:37, endln:35:44
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:46, endln:35:55
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:57, endln:35:63
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:3, endln:44:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:3, endln:47:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:3, endln:50:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:3, endln:53:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:66, endln:35:71
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@small_test
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:3, endln:61:14, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@small_test
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:60:16, endln:60:19
      |vpiExpr:
      \_constant: , line:60:31, endln:60:32
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:3, endln:64:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:63:12, endln:63:15
      |vpiExpr:
      \_constant: , line:63:27, endln:63:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:3, endln:67:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:66:12, endln:66:15
      |vpiExpr:
      \_constant: , line:66:27, endln:66:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:3, endln:70:14, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:12, endln:69:15
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:69:24, endln:69:27
      |vpiExpr:
      \_constant: , line:69:39, endln:69:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
|uhdmallModules:
\_module: work@small_test (work@small_test) top.v:1:1: , endln:19:10, parent:work@small_test
  |vpiDefName:work@small_test
  |vpiFullName:work@small_test
  |vpiParamAssign:
  \_param_assign: , line:3:26, endln:3:34, parent:work@small_test
    |vpiRhs:
    \_constant: , line:3:33, endln:3:34
      |vpiConstType:9
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
    |vpiLhs:
    \_parameter: (work@small_test.SIZE), line:3:26, endln:3:34, parent:work@small_test
      |vpiName:SIZE
      |vpiFullName:work@small_test.SIZE
      |UINT:5
  |vpiParameter:
  \_parameter: (work@small_test.SIZE), line:3:26, endln:3:34, parent:work@small_test
|uhdmallModules:
\_module: work@top (work@top) top.v:21:1: , endln:26:10, parent:work@small_test
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiPort:
  \_port: (a), line:21:24, parent:work@top
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:21:24, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
  |vpiPort:
  \_port: (b), line:21:40, parent:work@top
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:21:40, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
  |vpiNet:
  \_logic_net: (work@top.a), line:21:24, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:21:40, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:22:13, endln:22:24, parent:work@top
    |vpiRhs:
    \_constant: , line:22:20, endln:22:24
      |vpiConstType:3
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
    |vpiLhs:
    \_parameter: (work@top.toto), line:22:13, endln:22:24, parent:work@top
      |vpiName:toto
      |vpiFullName:work@top.toto
      |BIN:1
  |vpiParameter:
  \_parameter: (work@top.toto), line:22:13, endln:22:24, parent:work@top
|uhdmtopModules:
\_module: work@small_test (work@small_test) top.v:1:1: , endln:19:10
  |vpiDefName:work@small_test
  |vpiName:work@small_test
  |vpiGenScopeArray:
  \_gen_scope_array: (work@small_test.B1[0]), line:7, parent:work@small_test
    |vpiName:B1[0]
    |vpiFullName:work@small_test.B1[0]
    |vpiGenScope:
    \_gen_scope: (work@small_test.B1[0]), parent:work@small_test.B1[0]
      |vpiFullName:work@small_test.B1[0]
      |vpiModule:
      \_module: work@small_test.B1[0]::M1 (work@small_test.B1[0].N1) top.v:9: , parent:work@small_test.B1[0]
        |vpiDefName:work@small_test.B1[0]::M1
        |vpiName:N1
        |vpiFullName:work@small_test.B1[0].N1
      |vpiParameter:
      \_parameter: (work@small_test.B1[0].i), line:7, parent:work@small_test.B1[0]
        |vpiName:i
        |vpiFullName:work@small_test.B1[0].i
        |UINT:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@small_test.B1[1]), line:7, parent:work@small_test
    |vpiName:B1[1]
    |vpiFullName:work@small_test.B1[1]
    |vpiGenScope:
    \_gen_scope: (work@small_test.B1[1]), parent:work@small_test.B1[1]
      |vpiFullName:work@small_test.B1[1]
      |vpiModule:
      \_module: work@small_test.B1[1]::M1 (work@small_test.B1[1].N1) top.v:9: , parent:work@small_test.B1[1]
        |vpiDefName:work@small_test.B1[1]::M1
        |vpiName:N1
        |vpiFullName:work@small_test.B1[1].N1
      |vpiGenScopeArray:
      \_gen_scope_array: (work@small_test.B1[1].B4), line:11, parent:work@small_test.B1[1]
        |vpiName:B4
        |vpiFullName:work@small_test.B1[1].B4
        |vpiGenScope:
        \_gen_scope: (work@small_test.B1[1].B4), parent:work@small_test.B1[1].B4
          |vpiFullName:work@small_test.B1[1].B4
          |vpiGenScopeArray:
          \_gen_scope_array: (work@small_test.B1[1].B4.B5[1]), line:12, parent:work@small_test.B1[1].B4
            |vpiName:B5[1]
            |vpiFullName:work@small_test.B1[1].B4.B5[1]
            |vpiGenScope:
            \_gen_scope: (work@small_test.B1[1].B4.B5[1]), parent:work@small_test.B1[1].B4.B5[1]
              |vpiFullName:work@small_test.B1[1].B4.B5[1]
              |vpiModule:
              \_module: work@small_test.B1[1].B4.B5[1]::M4 (work@small_test.B1[1].B4.B5[1].N4) top.v:13: , parent:work@small_test.B1[1].B4.B5[1]
                |vpiDefName:work@small_test.B1[1].B4.B5[1]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[1].B4.B5[1].N4
              |vpiParameter:
              \_parameter: (work@small_test.B1[1].B4.B5[1].m), line:12, parent:work@small_test.B1[1].B4.B5[1]
                |vpiName:m
                |vpiFullName:work@small_test.B1[1].B4.B5[1].m
                |UINT:1
          |vpiGenScopeArray:
          \_gen_scope_array: (work@small_test.B1[1].B4.B5[2]), line:12, parent:work@small_test.B1[1].B4
            |vpiName:B5[2]
            |vpiFullName:work@small_test.B1[1].B4.B5[2]
            |vpiGenScope:
            \_gen_scope: (work@small_test.B1[1].B4.B5[2]), parent:work@small_test.B1[1].B4.B5[2]
              |vpiFullName:work@small_test.B1[1].B4.B5[2]
              |vpiModule:
              \_module: work@small_test.B1[1].B4.B5[2]::M4 (work@small_test.B1[1].B4.B5[2].N4) top.v:13: , parent:work@small_test.B1[1].B4.B5[2]
                |vpiDefName:work@small_test.B1[1].B4.B5[2]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[1].B4.B5[2].N4
              |vpiParameter:
              \_parameter: (work@small_test.B1[1].B4.B5[2].m), line:12, parent:work@small_test.B1[1].B4.B5[2]
                |vpiName:m
                |vpiFullName:work@small_test.B1[1].B4.B5[2].m
                |UINT:2
          |vpiGenScopeArray:
          \_gen_scope_array: (work@small_test.B1[1].B4.B5[3]), line:12, parent:work@small_test.B1[1].B4
            |vpiName:B5[3]
            |vpiFullName:work@small_test.B1[1].B4.B5[3]
            |vpiGenScope:
            \_gen_scope: (work@small_test.B1[1].B4.B5[3]), parent:work@small_test.B1[1].B4.B5[3]
              |vpiFullName:work@small_test.B1[1].B4.B5[3]
              |vpiModule:
              \_module: work@small_test.B1[1].B4.B5[3]::M4 (work@small_test.B1[1].B4.B5[3].N4) top.v:13: , parent:work@small_test.B1[1].B4.B5[3]
                |vpiDefName:work@small_test.B1[1].B4.B5[3]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[1].B4.B5[3].N4
              |vpiParameter:
              \_parameter: (work@small_test.B1[1].B4.B5[3].m), line:12, parent:work@small_test.B1[1].B4.B5[3]
                |vpiName:m
                |vpiFullName:work@small_test.B1[1].B4.B5[3].m
                |UINT:3
          |vpiGenScopeArray:
          \_gen_scope_array: (work@small_test.B1[1].B4.B5[4]), line:12, parent:work@small_test.B1[1].B4
            |vpiName:B5[4]
            |vpiFullName:work@small_test.B1[1].B4.B5[4]
            |vpiGenScope:
            \_gen_scope: (work@small_test.B1[1].B4.B5[4]), parent:work@small_test.B1[1].B4.B5[4]
              |vpiFullName:work@small_test.B1[1].B4.B5[4]
              |vpiModule:
              \_module: work@small_test.B1[1].B4.B5[4]::M4 (work@small_test.B1[1].B4.B5[4].N4) top.v:13: , parent:work@small_test.B1[1].B4.B5[4]
                |vpiDefName:work@small_test.B1[1].B4.B5[4]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[1].B4.B5[4].N4
              |vpiParameter:
              \_parameter: (work@small_test.B1[1].B4.B5[4].m), line:12, parent:work@small_test.B1[1].B4.B5[4]
                |vpiName:m
                |vpiFullName:work@small_test.B1[1].B4.B5[4].m
                |UINT:4
      |vpiParameter:
      \_parameter: (work@small_test.B1[1].i), line:7, parent:work@small_test.B1[1]
        |vpiName:i
        |vpiFullName:work@small_test.B1[1].i
        |UINT:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@small_test.B1[2]), line:7, parent:work@small_test
    |vpiName:B1[2]
    |vpiFullName:work@small_test.B1[2]
    |vpiGenScope:
    \_gen_scope: (work@small_test.B1[2]), parent:work@small_test.B1[2]
      |vpiFullName:work@small_test.B1[2]
      |vpiModule:
      \_module: work@small_test.B1[2]::M1 (work@small_test.B1[2].N1) top.v:9: , parent:work@small_test.B1[2]
        |vpiDefName:work@small_test.B1[2]::M1
        |vpiName:N1
        |vpiFullName:work@small_test.B1[2].N1
      |vpiGenScopeArray:
      \_gen_scope_array: (work@small_test.B1[2].B4), line:11, parent:work@small_test.B1[2]
        |vpiName:B4
        |vpiFullName:work@small_test.B1[2].B4
        |vpiGenScope:
        \_gen_scope: (work@small_test.B1[2].B4), parent:work@small_test.B1[2].B4
          |vpiFullName:work@small_test.B1[2].B4
          |vpiGenScopeArray:
          \_gen_scope_array: (work@small_test.B1[2].B4.B5[2]), line:12, parent:work@small_test.B1[2].B4
            |vpiName:B5[2]
            |vpiFullName:work@small_test.B1[2].B4.B5[2]
            |vpiGenScope:
            \_gen_scope: (work@small_test.B1[2].B4.B5[2]), parent:work@small_test.B1[2].B4.B5[2]
              |vpiFullName:work@small_test.B1[2].B4.B5[2]
              |vpiModule:
              \_module: work@small_test.B1[2].B4.B5[2]::M4 (work@small_test.B1[2].B4.B5[2].N4) top.v:13: , parent:work@small_test.B1[2].B4.B5[2]
                |vpiDefName:work@small_test.B1[2].B4.B5[2]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[2].B4.B5[2].N4
              |vpiParameter:
              \_parameter: (work@small_test.B1[2].B4.B5[2].m), line:12, parent:work@small_test.B1[2].B4.B5[2]
                |vpiName:m
                |vpiFullName:work@small_test.B1[2].B4.B5[2].m
                |UINT:2
          |vpiGenScopeArray:
          \_gen_scope_array: (work@small_test.B1[2].B4.B5[3]), line:12, parent:work@small_test.B1[2].B4
            |vpiName:B5[3]
            |vpiFullName:work@small_test.B1[2].B4.B5[3]
            |vpiGenScope:
            \_gen_scope: (work@small_test.B1[2].B4.B5[3]), parent:work@small_test.B1[2].B4.B5[3]
              |vpiFullName:work@small_test.B1[2].B4.B5[3]
              |vpiModule:
              \_module: work@small_test.B1[2].B4.B5[3]::M4 (work@small_test.B1[2].B4.B5[3].N4) top.v:13: , parent:work@small_test.B1[2].B4.B5[3]
                |vpiDefName:work@small_test.B1[2].B4.B5[3]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[2].B4.B5[3].N4
              |vpiParameter:
              \_parameter: (work@small_test.B1[2].B4.B5[3].m), line:12, parent:work@small_test.B1[2].B4.B5[3]
                |vpiName:m
                |vpiFullName:work@small_test.B1[2].B4.B5[3].m
                |UINT:3
          |vpiGenScopeArray:
          \_gen_scope_array: (work@small_test.B1[2].B4.B5[4]), line:12, parent:work@small_test.B1[2].B4
            |vpiName:B5[4]
            |vpiFullName:work@small_test.B1[2].B4.B5[4]
            |vpiGenScope:
            \_gen_scope: (work@small_test.B1[2].B4.B5[4]), parent:work@small_test.B1[2].B4.B5[4]
              |vpiFullName:work@small_test.B1[2].B4.B5[4]
              |vpiModule:
              \_module: work@small_test.B1[2].B4.B5[4]::M4 (work@small_test.B1[2].B4.B5[4].N4) top.v:13: , parent:work@small_test.B1[2].B4.B5[4]
                |vpiDefName:work@small_test.B1[2].B4.B5[4]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[2].B4.B5[4].N4
              |vpiParameter:
              \_parameter: (work@small_test.B1[2].B4.B5[4].m), line:12, parent:work@small_test.B1[2].B4.B5[4]
                |vpiName:m
                |vpiFullName:work@small_test.B1[2].B4.B5[4].m
                |UINT:4
      |vpiParameter:
      \_parameter: (work@small_test.B1[2].i), line:7, parent:work@small_test.B1[2]
        |vpiName:i
        |vpiFullName:work@small_test.B1[2].i
        |UINT:2
  |vpiGenScopeArray:
  \_gen_scope_array: (work@small_test.B1[3]), line:7, parent:work@small_test
    |vpiName:B1[3]
    |vpiFullName:work@small_test.B1[3]
    |vpiGenScope:
    \_gen_scope: (work@small_test.B1[3]), parent:work@small_test.B1[3]
      |vpiFullName:work@small_test.B1[3]
      |vpiModule:
      \_module: work@small_test.B1[3]::M1 (work@small_test.B1[3].N1) top.v:9: , parent:work@small_test.B1[3]
        |vpiDefName:work@small_test.B1[3]::M1
        |vpiName:N1
        |vpiFullName:work@small_test.B1[3].N1
      |vpiGenScopeArray:
      \_gen_scope_array: (work@small_test.B1[3].B4), line:11, parent:work@small_test.B1[3]
        |vpiName:B4
        |vpiFullName:work@small_test.B1[3].B4
        |vpiGenScope:
        \_gen_scope: (work@small_test.B1[3].B4), parent:work@small_test.B1[3].B4
          |vpiFullName:work@small_test.B1[3].B4
          |vpiGenScopeArray:
          \_gen_scope_array: (work@small_test.B1[3].B4.B5[3]), line:12, parent:work@small_test.B1[3].B4
            |vpiName:B5[3]
            |vpiFullName:work@small_test.B1[3].B4.B5[3]
            |vpiGenScope:
            \_gen_scope: (work@small_test.B1[3].B4.B5[3]), parent:work@small_test.B1[3].B4.B5[3]
              |vpiFullName:work@small_test.B1[3].B4.B5[3]
              |vpiModule:
              \_module: work@small_test.B1[3].B4.B5[3]::M4 (work@small_test.B1[3].B4.B5[3].N4) top.v:13: , parent:work@small_test.B1[3].B4.B5[3]
                |vpiDefName:work@small_test.B1[3].B4.B5[3]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[3].B4.B5[3].N4
              |vpiParameter:
              \_parameter: (work@small_test.B1[3].B4.B5[3].m), line:12, parent:work@small_test.B1[3].B4.B5[3]
                |vpiName:m
                |vpiFullName:work@small_test.B1[3].B4.B5[3].m
                |UINT:3
          |vpiGenScopeArray:
          \_gen_scope_array: (work@small_test.B1[3].B4.B5[4]), line:12, parent:work@small_test.B1[3].B4
            |vpiName:B5[4]
            |vpiFullName:work@small_test.B1[3].B4.B5[4]
            |vpiGenScope:
            \_gen_scope: (work@small_test.B1[3].B4.B5[4]), parent:work@small_test.B1[3].B4.B5[4]
              |vpiFullName:work@small_test.B1[3].B4.B5[4]
              |vpiModule:
              \_module: work@small_test.B1[3].B4.B5[4]::M4 (work@small_test.B1[3].B4.B5[4].N4) top.v:13: , parent:work@small_test.B1[3].B4.B5[4]
                |vpiDefName:work@small_test.B1[3].B4.B5[4]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[3].B4.B5[4].N4
              |vpiParameter:
              \_parameter: (work@small_test.B1[3].B4.B5[4].m), line:12, parent:work@small_test.B1[3].B4.B5[4]
                |vpiName:m
                |vpiFullName:work@small_test.B1[3].B4.B5[4].m
                |UINT:4
      |vpiParameter:
      \_parameter: (work@small_test.B1[3].i), line:7, parent:work@small_test.B1[3]
        |vpiName:i
        |vpiFullName:work@small_test.B1[3].i
        |UINT:3
  |vpiGenScopeArray:
  \_gen_scope_array: (work@small_test.B1[4]), line:7, parent:work@small_test
    |vpiName:B1[4]
    |vpiFullName:work@small_test.B1[4]
    |vpiGenScope:
    \_gen_scope: (work@small_test.B1[4]), parent:work@small_test.B1[4]
      |vpiFullName:work@small_test.B1[4]
      |vpiModule:
      \_module: work@small_test.B1[4]::M1 (work@small_test.B1[4].N1) top.v:9: , parent:work@small_test.B1[4]
        |vpiDefName:work@small_test.B1[4]::M1
        |vpiName:N1
        |vpiFullName:work@small_test.B1[4].N1
      |vpiGenScopeArray:
      \_gen_scope_array: (work@small_test.B1[4].B4), line:11, parent:work@small_test.B1[4]
        |vpiName:B4
        |vpiFullName:work@small_test.B1[4].B4
        |vpiGenScope:
        \_gen_scope: (work@small_test.B1[4].B4), parent:work@small_test.B1[4].B4
          |vpiFullName:work@small_test.B1[4].B4
          |vpiGenScopeArray:
          \_gen_scope_array: (work@small_test.B1[4].B4.B5[4]), line:12, parent:work@small_test.B1[4].B4
            |vpiName:B5[4]
            |vpiFullName:work@small_test.B1[4].B4.B5[4]
            |vpiGenScope:
            \_gen_scope: (work@small_test.B1[4].B4.B5[4]), parent:work@small_test.B1[4].B4.B5[4]
              |vpiFullName:work@small_test.B1[4].B4.B5[4]
              |vpiModule:
              \_module: work@small_test.B1[4].B4.B5[4]::M4 (work@small_test.B1[4].B4.B5[4].N4) top.v:13: , parent:work@small_test.B1[4].B4.B5[4]
                |vpiDefName:work@small_test.B1[4].B4.B5[4]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[4].B4.B5[4].N4
              |vpiParameter:
              \_parameter: (work@small_test.B1[4].B4.B5[4].m), line:12, parent:work@small_test.B1[4].B4.B5[4]
                |vpiName:m
                |vpiFullName:work@small_test.B1[4].B4.B5[4].m
                |UINT:4
      |vpiParameter:
      \_parameter: (work@small_test.B1[4].i), line:7, parent:work@small_test.B1[4]
        |vpiName:i
        |vpiFullName:work@small_test.B1[4].i
        |UINT:4
  |vpiParamAssign:
  \_param_assign: , line:3:26, endln:3:34, parent:work@small_test
    |vpiRhs:
    \_constant: , line:3:33, endln:3:34
      |vpiConstType:9
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
    |vpiLhs:
    \_parameter: (work@small_test.SIZE), line:3:26, endln:3:34, parent:work@small_test
      |vpiName:SIZE
      |vpiFullName:work@small_test.SIZE
      |UINT:5
  |vpiParameter:
  \_parameter: (work@small_test.SIZE), line:3:26, endln:3:34, parent:work@small_test
|uhdmtopModules:
\_module: work@top (work@top) top.v:21:1: , endln:26:10
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiPort:
  \_port: (a), line:21:24, endln:21:25, parent:work@top
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:21:24, endln:21:25, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiRange:
        \_range: , line:21:19, endln:21:22
          |vpiLeftRange:
          \_constant: , line:21:19, endln:21:20
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:21:21, endln:21:22
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiPort:
  \_port: (b), line:21:40, endln:21:41, parent:work@top
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:21:40, endln:21:41, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiRange:
        \_range: , line:21:35, endln:21:38
          |vpiLeftRange:
          \_constant: , line:21:35, endln:21:36
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:21:37, endln:21:38
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[0]), line:23, parent:work@top
    |vpiName:genblk1[0]
    |vpiFullName:work@top.genblk1[0]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[0]), parent:work@top.genblk1[0]
      |vpiFullName:work@top.genblk1[0]
      |vpiContAssign:
      \_cont_assign: , line:24:14, endln:24:27, parent:work@top.genblk1[0]
        |vpiRhs:
        \_bit_select: (work@top.genblk1[0].a), line:24:21, endln:24:27
          |vpiName:a
          |vpiFullName:work@top.genblk1[0].a
          |vpiIndex:
          \_operation: , line:24:23, endln:24:24, parent:work@top.genblk1[0].a
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:24:23, endln:24:24
              |vpiConstType:9
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
            |vpiOperand:
            \_ref_obj: (work@top.genblk1[0].a.i), line:24:25, endln:24:26
              |vpiName:i
              |vpiFullName:work@top.genblk1[0].a.i
              |vpiActual:
              \_parameter: (work@top.genblk1[0].i), line:23, parent:work@top.genblk1[0]
                |vpiName:i
                |vpiFullName:work@top.genblk1[0].i
                |UINT:0
        |vpiLhs:
        \_bit_select: (work@top.genblk1[0].b), line:24:14, endln:24:15
          |vpiName:b
          |vpiFullName:work@top.genblk1[0].b
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[0].i), line:24:16, endln:24:17, parent:work@top.genblk1[0].b
            |vpiName:i
            |vpiFullName:work@top.genblk1[0].i
            |vpiActual:
            \_parameter: (work@top.genblk1[0].i), line:23, parent:work@top.genblk1[0]
      |vpiParameter:
      \_parameter: (work@top.genblk1[0].i), line:23, parent:work@top.genblk1[0]
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[1]), line:23, parent:work@top
    |vpiName:genblk1[1]
    |vpiFullName:work@top.genblk1[1]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[1]), parent:work@top.genblk1[1]
      |vpiFullName:work@top.genblk1[1]
      |vpiContAssign:
      \_cont_assign: , line:24:14, endln:24:27, parent:work@top.genblk1[1]
        |vpiRhs:
        \_bit_select: (work@top.genblk1[1].a), line:24:21, endln:24:27
          |vpiName:a
          |vpiFullName:work@top.genblk1[1].a
          |vpiIndex:
          \_operation: , line:24:23, endln:24:24, parent:work@top.genblk1[1].a
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:24:23, endln:24:24
              |vpiConstType:9
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
            |vpiOperand:
            \_ref_obj: (work@top.genblk1[1].a.i), line:24:25, endln:24:26
              |vpiName:i
              |vpiFullName:work@top.genblk1[1].a.i
              |vpiActual:
              \_parameter: (work@top.genblk1[1].i), line:23, parent:work@top.genblk1[1]
                |vpiName:i
                |vpiFullName:work@top.genblk1[1].i
                |UINT:1
        |vpiLhs:
        \_bit_select: (work@top.genblk1[1].b), line:24:14, endln:24:15
          |vpiName:b
          |vpiFullName:work@top.genblk1[1].b
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[1].i), line:24:16, endln:24:17, parent:work@top.genblk1[1].b
            |vpiName:i
            |vpiFullName:work@top.genblk1[1].i
            |vpiActual:
            \_parameter: (work@top.genblk1[1].i), line:23, parent:work@top.genblk1[1]
      |vpiParameter:
      \_parameter: (work@top.genblk1[1].i), line:23, parent:work@top.genblk1[1]
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[2]), line:23, parent:work@top
    |vpiName:genblk1[2]
    |vpiFullName:work@top.genblk1[2]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[2]), parent:work@top.genblk1[2]
      |vpiFullName:work@top.genblk1[2]
      |vpiContAssign:
      \_cont_assign: , line:24:14, endln:24:27, parent:work@top.genblk1[2]
        |vpiRhs:
        \_bit_select: (work@top.genblk1[2].a), line:24:21, endln:24:27
          |vpiName:a
          |vpiFullName:work@top.genblk1[2].a
          |vpiIndex:
          \_operation: , line:24:23, endln:24:24, parent:work@top.genblk1[2].a
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:24:23, endln:24:24
              |vpiConstType:9
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
            |vpiOperand:
            \_ref_obj: (work@top.genblk1[2].a.i), line:24:25, endln:24:26
              |vpiName:i
              |vpiFullName:work@top.genblk1[2].a.i
              |vpiActual:
              \_parameter: (work@top.genblk1[2].i), line:23, parent:work@top.genblk1[2]
                |vpiName:i
                |vpiFullName:work@top.genblk1[2].i
                |UINT:2
        |vpiLhs:
        \_bit_select: (work@top.genblk1[2].b), line:24:14, endln:24:15
          |vpiName:b
          |vpiFullName:work@top.genblk1[2].b
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[2].i), line:24:16, endln:24:17, parent:work@top.genblk1[2].b
            |vpiName:i
            |vpiFullName:work@top.genblk1[2].i
            |vpiActual:
            \_parameter: (work@top.genblk1[2].i), line:23, parent:work@top.genblk1[2]
      |vpiParameter:
      \_parameter: (work@top.genblk1[2].i), line:23, parent:work@top.genblk1[2]
  |vpiNet:
  \_logic_net: (work@top.a), line:21:24, endln:21:25, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:21:40, endln:21:41, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:22:13, endln:22:24, parent:work@top
    |vpiRhs:
    \_constant: , line:22:20, endln:22:24
      |vpiConstType:9
      |vpiDecompile:1
      |vpiSize:1
      |UINT:1
    |vpiLhs:
    \_parameter: (work@top.toto), line:22:13, endln:22:24, parent:work@top
      |vpiName:toto
      |vpiFullName:work@top.toto
      |BIN:1
  |vpiParameter:
  \_parameter: (work@top.toto), line:22:13, endln:22:24, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 19
[   NOTE] : 47

