INFO-FLOW: Workspace /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls opened at Wed Oct 09 18:16:25 CEST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(6)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/wb.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/wb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(7)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/type.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/type.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(8)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/print.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/print.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(9)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/new_cycle.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/new_cycle.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(10)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multihart_ip.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multihart_ip.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(11)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem_access.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem_access.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(12)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(13)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/issue.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/issue.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(14)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/immediate.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/immediate.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(15)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/fetch.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/fetch.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(16)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/execute.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/execute.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(17)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/emulate.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/emulate.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(18)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/disassemble.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/disassemble.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(19)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/decode.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/decode.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(20)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/compute.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/compute.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(26) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(26)
Execute     add_files -tb /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/testbench_seq_multihart_ip.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/testbench_seq_multihart_ip.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(21)
Execute     set_top multihart_ip 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(5)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.29 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.41 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(4)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(22)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.clock=10' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'vivado.clock=10' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(23)
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(24) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(24)
Execute     config_export -rtl=verilog 
Command   apply_ini done; 1.47 sec.
Execute   apply_ini /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.36 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.51 seconds; current allocated memory: 340.129 MB.
Execute       set_directive_top multihart_ip -name=multihart_ip 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../../compute.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../compute.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../compute.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../decode.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../decode.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../decode.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../disassemble.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../disassemble.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../disassemble.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../emulate.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../emulate.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../emulate.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../execute.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../execute.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../execute.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../fetch.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../fetch.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../fetch.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../immediate.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../immediate.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../immediate.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../issue.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../issue.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../issue.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../mem.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../mem.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../mem.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../mem_access.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../mem_access.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../mem_access.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../multihart_ip.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../multihart_ip.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../multihart_ip.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../new_cycle.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../new_cycle.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../new_cycle.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.67 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../print.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../print.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../print.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../type.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../type.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../type.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../wb.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../wb.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../wb.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 36.08 seconds. CPU system time: 8.14 seconds. Elapsed time: 44.26 seconds; current allocated memory: 342.773 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.g.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.46 sec.
Execute       run_link_or_opt -opt -out /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=multihart_ip -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=multihart_ip -reflow-float-conversion -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.62 sec.
Execute       run_link_or_opt -out /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=multihart_ip 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=multihart_ip -mllvm -hls-db-dir -mllvm /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 17,786 Compile/Link /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,786 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,374 Unroll/Inline (step 1) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,374 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,943 Unroll/Inline (step 2) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,943 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,934 Unroll/Inline (step 3) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,934 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,901 Unroll/Inline (step 4) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,901 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,526 Array/Struct (step 1) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,526 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,373 Array/Struct (step 2) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,373 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,373 Array/Struct (step 3) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,373 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,371 Array/Struct (step 4) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,371 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,381 Array/Struct (step 5) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,381 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,365 Performance (step 1) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,365 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,363 Performance (step 2) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,363 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,363 Performance (step 3) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,363 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,363 Performance (step 4) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,363 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,437 HW Transforms (step 1) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,437 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,416 HW Transforms (step 2) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,416 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'multihart_ip' (../../multihart_ip.cpp:119:9)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*) (.251)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.246)' (../../fetch.cpp:115:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_d(ap_uint<1>, f_state_s*, from_f_to_d_s*) (.247)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.246)' (../../fetch.cpp:145:3)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<1>, f_state_s*, unsigned int*) (.248)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.246)' (../../fetch.cpp:135:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_e(from_e_to_f_s, f_state_s*) (.249)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.246)' (../../fetch.cpp:123:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_d(from_d_to_f_s, f_state_s*) (.250)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.246)' (../../fetch.cpp:119:5)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>) (.224)' into 'type(ap_uint<5>) (.222)' (../../type.cpp:62:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>) (.225)' into 'type(ap_uint<5>) (.222)' (../../type.cpp:61:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>) (.226)' into 'type(ap_uint<5>) (.222)' (../../type.cpp:60:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>) (.227)' into 'type(ap_uint<5>) (.222)' (../../type.cpp:59:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>) (.222)' into 'decode_instruction(unsigned int, decoded_instruction_s*) (.221)' (../../decode.cpp:64:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s) (.182)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.180)' (../../decode.cpp:85:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s) (.193)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.180)' (../../decode.cpp:84:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s) (.196)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.180)' (../../decode.cpp:83:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s) (.208)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.180)' (../../decode.cpp:82:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s) (.209)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.180)' (../../decode.cpp:81:24)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*) (.180)' into 'stage_job(ap_uint<1>, d_state_s*) (.173)' (../../decode.cpp:103:3)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*) (.221)' into 'stage_job(ap_uint<1>, d_state_s*) (.173)' (../../decode.cpp:102:3)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*) (.245)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.170)' (../../decode.cpp:195:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_i(ap_uint<1>, d_state_s*, from_d_to_i_s*) (.171)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.170)' (../../decode.cpp:224:5)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<1>, d_state_s*, from_d_to_f_s*) (.172)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.170)' (../../decode.cpp:223:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<1>, d_state_s*) (.173)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.170)' (../../decode.cpp:208:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_f(from_f_to_d_s, d_state_s*) (.244)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.170)' (../../decode.cpp:199:5)
INFO: [HLS 214-131] Inlining function 'select_hart(i_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1> (*) [32], ap_uint<1>*, ap_uint<1>*) (.169)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*) (.165)' (../../issue.cpp:207:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_e(ap_uint<1>, i_state_s*, from_i_to_e_s*) (.166)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*) (.165)' (../../issue.cpp:235:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<1>, i_state_s*, int (*) [32]) (.167)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*) (.165)' (../../issue.cpp:227:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_d(from_d_to_i_s, ap_uint<1> (*) [32], i_state_s*) (.168)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*) (.165)' (../../issue.cpp:211:5)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<14>, decoded_instruction_s, int) (.130)' into 'compute(ap_uint<1>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<14>*) (.129)' (../../execute.cpp:53:18)
INFO: [HLS 214-131] Inlining function 'compute_result(int, ap_uint<14>, decoded_instruction_s) (.139)' into 'compute(ap_uint<1>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<14>*) (.129)' (../../execute.cpp:49:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s) (.152)' into 'compute(ap_uint<1>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<14>*) (.129)' (../../execute.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>) (.162)' into 'compute(ap_uint<1>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<14>*) (.129)' (../../execute.cpp:41:12)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*) (.1.164)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.117)' (../../execute.cpp:184:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_m(ap_uint<1>, int, int, ap_uint<14>, e_state_s*, from_e_to_m_s*) (.118)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.117)' (../../execute.cpp:212:5)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<1>, e_state_s*, from_e_to_f_s*) (.125)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.117)' (../../execute.cpp:211:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<1>, e_state_s*, ap_uint<1>, ap_uint<14>) (.126)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.117)' (../../execute.cpp:199:5)
INFO: [HLS 214-131] Inlining function 'compute(ap_uint<1>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<14>*) (.129)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.117)' (../../execute.cpp:197:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_i(from_i_to_e_s, e_state_s*) (.163)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.117)' (../../execute.cpp:188:5)
INFO: [HLS 214-131] Inlining function 'mem_store(ap_uint<2>, ap_uint<1>, ap_uint<1>, int (*) [8192], int (*) [2][8192], ap_uint<18>, int, ap_uint<2>) (.20)' into 'stage_job(ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int (*) [8192], int (*) [2][8192], int*) (.19)' (../../mem_access.cpp:64:7)
INFO: [HLS 214-131] Inlining function 'mem_load(ap_uint<2>, ap_uint<1>, ap_uint<1>, int (*) [8192], int (*) [2][8192], ap_uint<18>, ap_uint<3>) (.79)' into 'stage_job(ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int (*) [8192], int (*) [2][8192], int*) (.19)' (../../mem_access.cpp:61:7)
INFO: [HLS 214-131] Inlining function 'set_output_to_w(ap_uint<1>, m_state_s*, from_m_to_w_s*) (.18)' into 'mem_access(ap_uint<2>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [2][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.17)' (../../mem_access.cpp:183:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int (*) [8192], int (*) [2][8192], int*) (.19)' into 'mem_access(ap_uint<2>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [2][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.17)' (../../mem_access.cpp:167:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_e(ap_uint<2>, from_e_to_m_s, m_state_s*) (.89)' into 'mem_access(ap_uint<2>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [2][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.17)' (../../mem_access.cpp:159:5)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*) (.12.114)' into 'mem_access(ap_uint<2>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [2][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.17)' (../../mem_access.cpp:155:3)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*) (.16)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*, ap_uint<1>*) (.11)' (../../wb.cpp:124:3)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<1>, w_state_s*, int (*) [32], ap_uint<1>*) (.12)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*, ap_uint<1>*) (.11)' (../../wb.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_m(from_m_to_w_s, w_state_s*) (.15)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*, ap_uint<1>*) (.11)' (../../wb.cpp:128:5)
INFO: [HLS 214-131] Inlining function 'lock_unlock_update(ap_uint<1>, ap_uint<1>, ap_uint<5>, ap_uint<1>, ap_uint<1>, ap_uint<5>, ap_uint<1> (*) [32]) (.3)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:237:5)
INFO: [HLS 214-131] Inlining function 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*, ap_uint<1>*) (.11)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:230:5)
INFO: [HLS 214-131] Inlining function 'mem_access(ap_uint<2>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [2][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.17)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:227:5)
INFO: [HLS 214-131] Inlining function 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.117)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:218:5)
INFO: [HLS 214-131] Inlining function 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*) (.165)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:215:5)
INFO: [HLS 214-131] Inlining function 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.170)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:213:5)
INFO: [HLS 214-131] Inlining function 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.246)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:211:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>*, ap_uint<1>*) (.252)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:210:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(from_i_to_e_s, ap_uint<32>*, ap_uint<32>*) (.265)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:209:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_d_s, from_d_to_f_s, from_d_to_i_s, from_i_to_e_s, from_e_to_f_s, from_e_to_m_s, from_m_to_w_s, from_d_to_f_s*, from_e_to_f_s*, from_f_to_d_s*, from_d_to_i_s*, from_i_to_e_s*, from_e_to_m_s*, from_m_to_w_s*) (.285)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:206:2)
INFO: [HLS 214-131] Inlining function 'init_file(ap_uint<2>, int (*) [32], ap_uint<1> (*) [32]) (.288)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:187:3)
INFO: [HLS 214-131] Inlining function 'init_w_state(ap_uint<1>*) (.301)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:186:3)
INFO: [HLS 214-131] Inlining function 'init_m_state(ap_uint<1>*) (.302)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:185:3)
INFO: [HLS 214-131] Inlining function 'init_e_state(ap_uint<1>*) (.303)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:184:3)
INFO: [HLS 214-131] Inlining function 'init_i_state(ap_uint<1>*) (.304)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:183:3)
INFO: [HLS 214-131] Inlining function 'init_d_state(ap_uint<1>*) (.305)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:182:3)
INFO: [HLS 214-131] Inlining function 'init_f_state(ap_uint<2>, unsigned int*, f_state_s*, ap_uint<1>*) (.306)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'init_exit(ap_uint<2>, ap_uint<1>*) (.309)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:179:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_1' is marked as complete unroll implied by the pipeline pragma (../../multihart_ip.cpp:66:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_1' (../../multihart_ip.cpp:66:20) in function 'multihart_ip' completely with a factor of 2 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_1' (../../multihart_ip.cpp:28:20) in function 'multihart_ip' completely with a factor of 2 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_2' (../../multihart_ip.cpp:31:22) in function 'multihart_ip' completely with a factor of 32 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (../../wb.cpp:17:20) in function 'multihart_ip' completely with a factor of 2 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (../../mem_access.cpp:13:20) in function 'multihart_ip' completely with a factor of 2 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../../execute.cpp:14:20) in function 'multihart_ip' completely with a factor of 2 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (../../issue.cpp:11:20) in function 'multihart_ip' completely with a factor of 2 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../../decode.cpp:14:20) in function 'multihart_ip' completely with a factor of 2 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (../../fetch.cpp:16:20) in function 'multihart_ip' completely with a factor of 2 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (../../multihart_ip.cpp:52:20) in function 'multihart_ip' completely with a factor of 2 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../../multihart_ip.cpp:120:6)
INFO: [HLS 214-248] Applying array_partition to 'is_reg_computed': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../../multihart_ip.cpp:122:8)
INFO: [HLS 214-248] Applying array_partition to 'f_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:126:9)
INFO: [HLS 214-248] Applying array_partition to 'f_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:128:12)
INFO: [HLS 214-248] Applying array_partition to 'f_state.instruction': Complete partitioning on dimension 1. (../../multihart_ip.cpp:128:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:132:9)
INFO: [HLS 214-248] Applying array_partition to 'd_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.instruction': Complete partitioning on dimension 1. (../../multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_branch': Complete partitioning on dimension 1. (../../multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_jalr': Complete partitioning on dimension 1. (../../multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:139:9)
INFO: [HLS 214-248] Applying array_partition to 'i_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.opcode': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.func3': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rs1': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rs2': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.func7': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.imm': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_rs1_reg': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_rs2_reg': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_store': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_branch': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_jalr': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_jal': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_lui': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_op_imm': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_r_type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.relative_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.wait_12': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:145:9)
INFO: [HLS 214-248] Applying array_partition to 'e_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.func3': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.rs2': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.func7': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.imm': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_store': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_branch': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_jalr': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_jal': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_lui': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_r_type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.relative_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.rv1': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.rv2': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.is_target': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:152:9)
INFO: [HLS 214-248] Applying array_partition to 'm_state.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_store': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.func3': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.address': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.value': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.result': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_local_ip': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.accessed_h': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.accessed_ip': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:158:9)
INFO: [HLS 214-248] Applying array_partition to 'w_state.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.value': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.result': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'has_exited': Complete partitioning on dimension 1. (../../multihart_ip.cpp:162:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:136:7)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:48:7)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:44:23)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:45:23)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:97:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:97:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:98:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:98:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:94:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:94:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:92:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:92:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:210:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:33:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:30:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:88:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:85:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:77:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:74:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:122:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:118:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../decode.cpp:207:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../decode.cpp:198:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:131:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:128:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:127:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../decode.cpp:203:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:221:7)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:215:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:196:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:187:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../mem_access.cpp:166:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../mem_access.cpp:154:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:192:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:127:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.21 seconds. CPU system time: 0.51 seconds. Elapsed time: 9.24 seconds; current allocated memory: 347.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 347.082 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top multihart_ip -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.0.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 355.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.1.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.19 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.2.prechk.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 363.270 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.1.bc to /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.1.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.99 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.1.tmp.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multihart_ip.cpp:199:9) to (../../decode.cpp:202:17) in function 'multihart_ip'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../decode.cpp:207:36) to (../../decode.cpp:78:3) in function 'multihart_ip'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multihart_ip.cpp:132:9) to (../../mem_access.cpp:165:7) in function 'multihart_ip'... converting 74 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../decode.cpp:101:25) to (../../decode.cpp:228:42) in function 'multihart_ip'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../mem_access.cpp:166:37) to (../../mem_access.cpp:59:7) in function 'multihart_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multihart_ip.cpp:152:9) to (../../wb.cpp:140:7) in function 'multihart_ip'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../wb.cpp:141:35) to (../../wb.cpp:46:7) in function 'multihart_ip'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'multihart_ip' (../../multihart_ip.cpp:4:44)...10 expression(s) balanced.
Command         transform done; 0.61 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 404.539 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.2.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'gmem'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'gmem'.
Execute           auto_get_db
Command         transform done; 1.47 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.3.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.62 seconds; current allocated memory: 414.258 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.62 sec.
Command     elaborate done; 57.14 sec.
Execute     ap_eval exec zip -j /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'multihart_ip' ...
Execute       ap_set_top_model multihart_ip 
Execute       get_model_list multihart_ip -filter all-wo-channel -topdown 
Execute       preproc_iomode -model multihart_ip 
Execute       preproc_iomode -model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       get_model_list multihart_ip -filter all-wo-channel 
INFO-FLOW: Model list for configure: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO-FLOW: Configuring Module : multihart_ip_Pipeline_VITIS_LOOP_197_1 ...
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       apply_spec_resource_limit multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO-FLOW: Configuring Module : multihart_ip ...
Execute       set_default_model multihart_ip 
Execute       apply_spec_resource_limit multihart_ip 
INFO-FLOW: Model list for preprocess: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO-FLOW: Preprocessing Module: multihart_ip_Pipeline_VITIS_LOOP_197_1 ...
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       cdfg_preprocess -model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Command       cdfg_preprocess done; 0.51 sec.
Execute       rtl_gen_preprocess multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO-FLOW: Preprocessing Module: multihart_ip ...
Execute       set_default_model multihart_ip 
Execute       cdfg_preprocess -model multihart_ip 
Execute       rtl_gen_preprocess multihart_ip 
INFO-FLOW: Model list for synthesis: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       schedule -model multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 14, loop 'VITIS_LOOP_197_1'
WARNING: [HLS 200-871] Estimated clock period (18.256 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' consists of the following:
	'store' operation 0 bit ('c_10_write_ln59', ../../wb.cpp:59->../../wb.cpp:124->../../multihart_ip.cpp:230) of constant 0 on local variable 'c', ../../wb.cpp:59->../../wb.cpp:124->../../multihart_ip.cpp:230 [499]  (1.707 ns)
	'load' operation 1 bit ('w_state_is_full') on local variable 'c', ../../wb.cpp:59->../../wb.cpp:124->../../multihart_ip.cpp:230 [568]  (0.000 ns)
	'xor' operation 1 bit ('selected_hart', ../../mem_access.cpp:91->../../mem_access.cpp:155->../../multihart_ip.cpp:227) [1510]  (0.978 ns)
	'and' operation 1 bit ('c', ../../mem_access.cpp:91->../../mem_access.cpp:155->../../multihart_ip.cpp:227) [1511]  (0.000 ns)
	'or' operation 1 bit ('is_selected', ../../mem_access.cpp:110->../../mem_access.cpp:155->../../multihart_ip.cpp:227) [1515]  (0.978 ns)
	'select' operation 1 bit ('accessing_hart', ../../mem_access.cpp:163->../../multihart_ip.cpp:227) [1580]  (0.993 ns)
	'select' operation 2 bit ('ip', ../../mem_access.cpp:163->../../multihart_ip.cpp:227) [1663]  (0.993 ns)
	'add' operation 64 bit ('add_ln24', ../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) [1789]  (0.000 ns)
	'add' operation 64 bit ('add_ln24_1', ../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) [1792]  (5.307 ns)
	'getelementptr' operation 32 bit ('gmem_addr', ../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) [1795]  (0.000 ns)
	bus request operation ('w_1_req', ../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) on port 'gmem' (../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) [1796]  (7.300 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.9 seconds; current allocated memory: 450.688 MB.
Execute       syn_report -verbosereport -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.sched.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling multihart_ip_Pipeline_VITIS_LOOP_197_1.
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       bind -model multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 463.719 MB.
Execute       syn_report -verbosereport -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.bind.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish binding multihart_ip_Pipeline_VITIS_LOOP_197_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multihart_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multihart_ip 
Execute       schedule -model multihart_ip 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (17.286 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'multihart_ip' consists of the following:
	'call' operation 0 bit ('_ln56', ../../multihart_ip.cpp:56->../../multihart_ip.cpp:179) to 'multihart_ip_Pipeline_VITIS_LOOP_197_1' [61]  (17.286 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 463.719 MB.
Execute       syn_report -verbosereport -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.sched.adb -f 
INFO-FLOW: Finish scheduling multihart_ip.
Execute       set_default_model multihart_ip 
Execute       bind -model multihart_ip 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 463.719 MB.
Execute       syn_report -verbosereport -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.bind.adb -f 
INFO-FLOW: Finish binding multihart_ip.
Execute       get_model_list multihart_ip -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       rtl_gen_preprocess multihart_ip 
INFO-FLOW: Model list for RTL generation: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multihart_ip_Pipeline_VITIS_LOOP_197_1 -top_prefix multihart_ip_ -sub_prefix multihart_ip_ -mg_file /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' pipeline 'VITIS_LOOP_197_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_6_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_1_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multihart_ip_Pipeline_VITIS_LOOP_197_1'.
Command       create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 463.719 MB.
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute       gen_rtl multihart_ip_Pipeline_VITIS_LOOP_197_1 -style xilinx -f -lang vhdl -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/vhdl/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       gen_rtl multihart_ip_Pipeline_VITIS_LOOP_197_1 -style xilinx -f -lang vlog -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/verilog/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       syn_report -csynth -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/multihart_ip_Pipeline_VITIS_LOOP_197_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/multihart_ip_Pipeline_VITIS_LOOP_197_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.17 sec.
Execute       db_write -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -f -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.adb 
Command       db_write done; 0.23 sec.
Execute       db_write -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -bindview -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multihart_ip_Pipeline_VITIS_LOOP_197_1 -p /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multihart_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multihart_ip -top_prefix  -sub_prefix multihart_ip_ -mg_file /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/ip_num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/running_hart_set' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/start_pc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/ip_code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/ip_data_ram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/data_ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multihart_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'ip_num', 'running_hart_set', 'start_pc', 'data_ram', 'nb_instruction', 'nb_cycle', 'ip_code_ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multihart_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.25 seconds; current allocated memory: 512.836 MB.
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute       gen_rtl multihart_ip -istop -style xilinx -f -lang vhdl -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/vhdl/multihart_ip 
Execute       gen_rtl multihart_ip -istop -style xilinx -f -lang vlog -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/verilog/multihart_ip 
Execute       syn_report -csynth -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/multihart_ip_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/multihart_ip_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model multihart_ip -f -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.adb 
Execute       db_write -model multihart_ip -bindview -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multihart_ip -p /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip 
Execute       export_constraint_db -f -tool general -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.constraint.tcl 
Execute       syn_report -designview -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.design.xml 
Execute       syn_report -csynthDesign -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth.rpt -MHOut /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.protoinst 
Execute       sc_get_clocks multihart_ip 
Execute       sc_get_portdomain multihart_ip 
INFO-FLOW: Model list for RTL component generation: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO-FLOW: Handling components in module [multihart_ip_Pipeline_VITIS_LOOP_197_1] ... 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.compgen.tcl 
INFO-FLOW: Found component multihart_ip_sparsemux_7_2_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_7_2_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_65_5_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_65_5_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_7_2_5_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_7_2_5_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_13_5_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_13_5_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_7_2_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_7_2_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_15_6_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_15_6_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_17_7_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_17_7_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_3_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_3_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_65_5_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_65_5_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_7_2_8_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_13_3_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_13_3_32_1_1
INFO-FLOW: Found component multihart_ip_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multihart_ip_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [multihart_ip] ... 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.tcl 
INFO-FLOW: Found component multihart_ip_gmem_m_axi.
INFO-FLOW: Append model multihart_ip_gmem_m_axi
INFO-FLOW: Found component multihart_ip_control_s_axi.
INFO-FLOW: Append model multihart_ip_control_s_axi
INFO-FLOW: Append model multihart_ip_Pipeline_VITIS_LOOP_197_1
INFO-FLOW: Append model multihart_ip
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: multihart_ip_sparsemux_7_2_1_1_1 multihart_ip_sparsemux_65_5_1_1_1 multihart_ip_sparsemux_7_2_5_1_1 multihart_ip_sparsemux_13_5_32_1_1 multihart_ip_sparsemux_7_2_1_1_1 multihart_ip_sparsemux_15_6_1_1_1 multihart_ip_sparsemux_17_7_32_1_1 multihart_ip_sparsemux_9_3_32_1_1 multihart_ip_sparsemux_65_5_32_1_1 multihart_ip_sparsemux_7_2_8_1_1 multihart_ip_sparsemux_13_3_32_1_1 multihart_ip_flow_control_loop_pipe_sequential_init multihart_ip_gmem_m_axi multihart_ip_control_s_axi multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO-FLOW: Generating /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model multihart_ip_sparsemux_7_2_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_65_5_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_7_2_5_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_13_5_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_7_2_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_15_6_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_17_7_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_3_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_65_5_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_13_3_32_1_1
INFO-FLOW: To file: write model multihart_ip_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multihart_ip_gmem_m_axi
INFO-FLOW: To file: write model multihart_ip_control_s_axi
INFO-FLOW: To file: write model multihart_ip_Pipeline_VITIS_LOOP_197_1
INFO-FLOW: To file: write model multihart_ip
INFO-FLOW: Generating /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/vhdl' dstVlogDir='/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/vlog' tclDir='/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db' modelList='multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_65_5_1_1_1
multihart_ip_sparsemux_7_2_5_1_1
multihart_ip_sparsemux_13_5_32_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_15_6_1_1_1
multihart_ip_sparsemux_17_7_32_1_1
multihart_ip_sparsemux_9_3_32_1_1
multihart_ip_sparsemux_65_5_32_1_1
multihart_ip_sparsemux_7_2_8_1_1
multihart_ip_sparsemux_13_3_32_1_1
multihart_ip_flow_control_loop_pipe_sequential_init
multihart_ip_gmem_m_axi
multihart_ip_control_s_axi
multihart_ip_Pipeline_VITIS_LOOP_197_1
multihart_ip
' expOnly='0'
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.compgen.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 517.176 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='multihart_ip_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_65_5_1_1_1
multihart_ip_sparsemux_7_2_5_1_1
multihart_ip_sparsemux_13_5_32_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_15_6_1_1_1
multihart_ip_sparsemux_17_7_32_1_1
multihart_ip_sparsemux_9_3_32_1_1
multihart_ip_sparsemux_65_5_32_1_1
multihart_ip_sparsemux_7_2_8_1_1
multihart_ip_sparsemux_13_3_32_1_1
multihart_ip_flow_control_loop_pipe_sequential_init
multihart_ip_gmem_m_axi
multihart_ip_control_s_axi
multihart_ip_Pipeline_VITIS_LOOP_197_1
multihart_ip
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.tbgen.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.constraint.tcl 
Execute       sc_get_clocks multihart_ip 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST multihart_ip MODULE2INSTS {multihart_ip multihart_ip multihart_ip_Pipeline_VITIS_LOOP_197_1 grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175} INST2MODULE {multihart_ip multihart_ip grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175 multihart_ip_Pipeline_VITIS_LOOP_197_1} INSTDATA {multihart_ip {DEPTH 1 CHILDREN grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175} grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175 {DEPTH 2 CHILDREN {}}} MODULEDATA {multihart_ip_Pipeline_VITIS_LOOP_197_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nbi_3_fu_13278_p2 SOURCE ../../multihart_ip.cpp:77 VARIABLE nbi_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nbc_3_fu_13284_p2 SOURCE ../../multihart_ip.cpp:78 VARIABLE nbc_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln55_fu_4208_p2 SOURCE ../../fetch.cpp:55 VARIABLE xor_ln55 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_fu_4214_p2 SOURCE ../../fetch.cpp:55 VARIABLE c LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln57_fu_4220_p2 SOURCE ../../fetch.cpp:57 VARIABLE xor_ln57 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_12_fu_4226_p2 SOURCE ../../fetch.cpp:57 VARIABLE c_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln73_fu_4232_p2 SOURCE ../../fetch.cpp:73 VARIABLE xor_ln73 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME selected_hart_fu_4238_p2 SOURCE ../../fetch.cpp:73 VARIABLE selected_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_fu_4244_p2 SOURCE ../../fetch.cpp:74 VARIABLE is_selected LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln118_fu_7150_p3 SOURCE ../../fetch.cpp:118 VARIABLE select_ln118 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln118_1_fu_7157_p3 SOURCE ../../fetch.cpp:118 VARIABLE select_ln118_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln118_fu_4250_p2 SOURCE ../../fetch.cpp:118 VARIABLE xor_ln118 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_6_fu_7164_p3 SOURCE ../../decode.cpp:228 VARIABLE f_state_fetch_pc_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_5_fu_7172_p3 SOURCE ../../decode.cpp:228 VARIABLE f_state_fetch_pc_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_ln118_fu_4256_p2 SOURCE ../../decode.cpp:228 VARIABLE or_ln118 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_3_fu_4262_p2 SOURCE ../../execute.cpp:192 VARIABLE f_state_is_full_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_ln118_1_fu_4268_p2 SOURCE ../../decode.cpp:228 VARIABLE or_ln118_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_2_fu_4274_p2 SOURCE ../../execute.cpp:192 VARIABLE f_state_is_full_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln122_fu_7180_p3 SOURCE ../../fetch.cpp:122 VARIABLE select_ln122 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln122_1_fu_7187_p3 SOURCE ../../fetch.cpp:122 VARIABLE select_ln122_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln122_fu_4280_p2 SOURCE ../../fetch.cpp:122 VARIABLE xor_ln122 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_9_fu_7194_p3 SOURCE ../../execute.cpp:192 VARIABLE f_state_fetch_pc_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_8_fu_7202_p3 SOURCE ../../execute.cpp:192 VARIABLE f_state_fetch_pc_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_ln122_fu_4286_p2 SOURCE ../../execute.cpp:192 VARIABLE or_ln122 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_5_fu_4292_p2 SOURCE ../../fetch.cpp:131 VARIABLE f_state_is_full_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_ln122_1_fu_4298_p2 SOURCE ../../execute.cpp:192 VARIABLE or_ln122_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_4_fu_4304_p2 SOURCE ../../fetch.cpp:131 VARIABLE f_state_is_full_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_12_fu_4310_p3 SOURCE ../../fetch.cpp:127 VARIABLE select_ln127_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln127_fu_4318_p2 SOURCE ../../fetch.cpp:127 VARIABLE xor_ln127 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln127_1_fu_4324_p2 SOURCE ../../fetch.cpp:127 VARIABLE xor_ln127_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln127_fu_4330_p2 SOURCE ../../fetch.cpp:127 VARIABLE or_ln127 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln128_fu_4336_p3 SOURCE ../../fetch.cpp:128 VARIABLE select_ln128 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME p_ph_fu_4376_p6 SOURCE ../../fetch.cpp:128 VARIABLE xor_ln128 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln127_fu_4350_p2 SOURCE ../../fetch.cpp:127 VARIABLE and_ln127 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME sel_tmp3_demorgan_fu_4356_p2 SOURCE ../../decode.cpp:228 VARIABLE sel_tmp3_demorgan LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp3_fu_4362_p2 SOURCE ../../decode.cpp:228 VARIABLE sel_tmp3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U1 SOURCE ../../fetch.cpp:127 VARIABLE p_ph LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_43_fu_7210_p2 SOURCE ../../fetch.cpp:74 VARIABLE empty_43 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME fetching_hart_fu_4396_p3 SOURCE ../../fetch.cpp:74 VARIABLE fetching_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_fu_7214_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln131_fu_7219_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln131 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_1_fu_7224_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME instruction2_i_i12406323_idx_fu_7230_p3 SOURCE ../../fetch.cpp:131 VARIABLE instruction2_i_i12406323_idx LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln39_fu_7236_p3 SOURCE ../../fetch.cpp:39 VARIABLE select_ln39 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln134_fu_11499_p3 SOURCE ../../fetch.cpp:134 VARIABLE select_ln134 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln134_1_fu_11506_p3 SOURCE ../../fetch.cpp:134 VARIABLE select_ln134_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp22_fu_7249_p2 SOURCE ../../decode.cpp:228 VARIABLE sel_tmp22 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln131_1_fu_7255_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln131_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln74_fu_7260_p2 SOURCE ../../fetch.cpp:74 VARIABLE xor_ln74 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_2_fu_7265_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_3_fu_7271_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln131_2_fu_7276_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln131_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_instruction_3_fu_11513_p3 SOURCE ../../fetch.cpp:131 VARIABLE f_state_instruction_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_instruction_2_fu_11520_p3 SOURCE ../../fetch.cpp:131 VARIABLE f_state_instruction_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln134_demorgan_fu_7282_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln134_demorgan LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME and_ln134_fu_7288_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln134 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME f_state_is_full_7_fu_7294_p2 SOURCE ../../decode.cpp:228 VARIABLE f_state_is_full_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp27_fu_7299_p2 SOURCE ../../fetch.cpp:131 VARIABLE not_sel_tmp27 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln134_1_fu_7305_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln134_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME f_state_is_full_6_fu_7311_p2 SOURCE ../../decode.cpp:228 VARIABLE f_state_is_full_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp65_fu_7316_p2 SOURCE ../../fetch.cpp:74 VARIABLE sel_tmp65 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_4_fu_7322_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_5_fu_7328_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U10 SOURCE ../../fetch.cpp:74 VARIABLE instruction2_i_i12406322_idx LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_fetch_pc_1_fu_7360_p3 SOURCE ../../fetch.cpp:46 VARIABLE f_to_d_fetch_pc_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_instruction_1_fu_11527_p3 SOURCE ../../fetch.cpp:47 VARIABLE f_to_d_instruction_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln136_fu_4404_p2 SOURCE ../../decode.cpp:136 VARIABLE xor_ln136 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_13_fu_4410_p2 SOURCE ../../decode.cpp:136 VARIABLE c_13 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln138_fu_4416_p2 SOURCE ../../decode.cpp:138 VARIABLE xor_ln138 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_14_fu_4422_p2 SOURCE ../../decode.cpp:138 VARIABLE c_14 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME selected_hart_1_fu_4428_p2 SOURCE ../../decode.cpp:154 VARIABLE selected_hart_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_6_fu_4434_p2 SOURCE ../../decode.cpp:155 VARIABLE is_selected_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln198_fu_7368_p3 SOURCE ../../decode.cpp:198 VARIABLE select_ln198 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln198_1_fu_7375_p3 SOURCE ../../decode.cpp:198 VARIABLE select_ln198_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln198_2_fu_7382_p3 SOURCE ../../decode.cpp:198 VARIABLE select_ln198_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln198_3_fu_7389_p3 SOURCE ../../decode.cpp:198 VARIABLE select_ln198_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln198_fu_4440_p2 SOURCE ../../decode.cpp:198 VARIABLE xor_ln198 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_state_instruction_4_fu_7396_p3 SOURCE ../../fetch.cpp:131 VARIABLE d_state_instruction_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_state_instruction_3_fu_7404_p3 SOURCE ../../fetch.cpp:131 VARIABLE d_state_instruction_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_state_fetch_pc_4_fu_7412_p3 SOURCE ../../fetch.cpp:131 VARIABLE d_state_fetch_pc_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_state_fetch_pc_3_fu_7420_p3 SOURCE ../../fetch.cpp:131 VARIABLE d_state_fetch_pc_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_ln198_fu_4446_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln198 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME d_state_is_full_3_fu_4452_p2 SOURCE ../../fetch.cpp:131 VARIABLE d_state_is_full_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_ln198_1_fu_4458_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln198_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME d_state_is_full_2_fu_4464_p2 SOURCE ../../fetch.cpp:131 VARIABLE d_state_is_full_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln202_fu_4470_p2 SOURCE ../../decode.cpp:202 VARIABLE xor_ln202 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln202_fu_4476_p2 SOURCE ../../decode.cpp:202 VARIABLE or_ln202 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME decoding_hart_fu_4482_p3 SOURCE ../../decode.cpp:204 VARIABLE decoding_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln203_fu_4490_p3 SOURCE ../../decode.cpp:203 VARIABLE select_ln203 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln207_fu_4518_p2 SOURCE ../../decode.cpp:207 VARIABLE xor_ln207 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME d_state_is_full_9_fu_4524_p2 SOURCE ../../decode.cpp:207 VARIABLE d_state_is_full_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME d_state_is_full_8_fu_4530_p2 SOURCE ../../decode.cpp:207 VARIABLE d_state_is_full_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln102_fu_7433_p3 SOURCE ../../decode.cpp:102 VARIABLE select_ln102 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_lui_fu_7450_p2 SOURCE ../../decode.cpp:34 VARIABLE d_i_is_lui LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_jal_fu_7456_p2 SOURCE ../../decode.cpp:36 VARIABLE d_i_is_jal LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_state_d_i_is_jalr_fu_7462_p2 SOURCE ../../decode.cpp:37 VARIABLE d_state_d_i_is_jalr LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_load_1_fu_7468_p2 SOURCE ../../decode.cpp:38 VARIABLE d_i_is_load_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_store_fu_7474_p2 SOURCE ../../decode.cpp:39 VARIABLE d_i_is_store LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_7480_p2 SOURCE ../../decode.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln101_fu_7546_p2 SOURCE ../../multihart_ip.cpp:101 VARIABLE or_ln101 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln101_1_fu_7552_p2 SOURCE ../../multihart_ip.cpp:101 VARIABLE or_ln101_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln50_fu_7558_p2 SOURCE ../../decode.cpp:50 VARIABLE icmp_ln50 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_7595_p2 SOURCE ../../decode.cpp:51 VARIABLE icmp_ln51 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_fu_7601_p2 SOURCE ../../decode.cpp:51 VARIABLE or_ln51 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_1_fu_7607_p2 SOURCE ../../decode.cpp:51 VARIABLE or_ln51_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_2_fu_7613_p2 SOURCE ../../decode.cpp:51 VARIABLE or_ln51_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_3_fu_7619_p2 SOURCE ../../decode.cpp:51 VARIABLE or_ln51_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln54_fu_7625_p2 SOURCE ../../decode.cpp:54 VARIABLE icmp_ln54 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln51_fu_7631_p2 SOURCE ../../decode.cpp:51 VARIABLE xor_ln51 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME d_i_is_rs2_reg_fu_7637_p2 SOURCE ../../decode.cpp:51 VARIABLE d_i_is_rs2_reg LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_ret_fu_7643_p2 SOURCE ../../decode.cpp:60 VARIABLE d_i_is_ret LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_7649_p2 SOURCE ../../decode.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_r_type_fu_11534_p2 SOURCE ../../decode.cpp:65 VARIABLE d_i_is_r_type LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_fu_7665_p3 SOURCE ../../decode.cpp:107 VARIABLE select_ln107 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_to_f_relative_pc_1_ph_v_fu_11662_p3 SOURCE ../../decode.cpp:36 VARIABLE d_to_f_relative_pc_1_ph_v LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME d_to_f_relative_pc_1_ph_fu_11669_p2 SOURCE ../../decode.cpp:107 VARIABLE d_to_f_relative_pc_1_ph LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_fu_7672_p2 SOURCE ../../decode.cpp:228 VARIABLE icmp_ln228 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln229_fu_7678_p2 SOURCE ../../decode.cpp:229 VARIABLE xor_ln229 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln228_fu_7684_p2 SOURCE ../../decode.cpp:228 VARIABLE xor_ln228 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_1_fu_7690_p2 SOURCE ../../decode.cpp:228 VARIABLE or_ln228_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_fu_7696_p2 SOURCE ../../decode.cpp:228 VARIABLE or_ln228 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_fu_7702_p2 SOURCE ../../decode.cpp:228 VARIABLE and_ln228 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U2 SOURCE ../../issue.cpp:74 VARIABLE tmp_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_1_fu_4762_p2 SOURCE ../../issue.cpp:74 VARIABLE is_locked_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U3 SOURCE ../../issue.cpp:77 VARIABLE tmp_s LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_2_fu_4904_p2 SOURCE ../../issue.cpp:77 VARIABLE is_locked_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME wait_12_fu_4910_p2 SOURCE ../../issue.cpp:79 VARIABLE wait_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln80_fu_4916_p2 SOURCE ../../issue.cpp:80 VARIABLE xor_ln80 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_4922_p2 SOURCE ../../issue.cpp:80 VARIABLE and_ln80 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_fu_4928_p2 SOURCE ../../issue.cpp:81 VARIABLE xor_ln81 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_4_fu_4934_p2 SOURCE ../../issue.cpp:80 VARIABLE c_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U4 SOURCE ../../issue.cpp:85 VARIABLE tmp_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_1_1_fu_5076_p2 SOURCE ../../issue.cpp:85 VARIABLE is_locked_1_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U5 SOURCE ../../issue.cpp:88 VARIABLE tmp_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_2_1_fu_5218_p2 SOURCE ../../issue.cpp:88 VARIABLE is_locked_2_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME wait_12_1_fu_5224_p2 SOURCE ../../issue.cpp:90 VARIABLE wait_12_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln91_fu_5230_p2 SOURCE ../../issue.cpp:91 VARIABLE xor_ln91 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln91_fu_5236_p2 SOURCE ../../issue.cpp:91 VARIABLE and_ln91 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln92_fu_5242_p2 SOURCE ../../issue.cpp:92 VARIABLE xor_ln92 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_5_fu_5248_p2 SOURCE ../../issue.cpp:91 VARIABLE c_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln162_fu_5254_p2 SOURCE ../../issue.cpp:162 VARIABLE or_ln162 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME selected_hart_2_fu_5260_p2 SOURCE ../../issue.cpp:162 VARIABLE selected_hart_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_7_fu_5266_p2 SOURCE ../../issue.cpp:163 VARIABLE is_selected_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_relative_pc_11_fu_11705_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_relative_pc_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_relative_pc_10_fu_11712_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_relative_pc_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_r_type_7_fu_7976_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_r_type_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_r_type_4_fu_7983_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_r_type_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_7_fu_5272_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_has_no_dest_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_4_fu_5280_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_has_no_dest_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_lui_7_fu_7990_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_lui_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_lui_4_fu_7997_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_lui_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_ret_7_fu_8004_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_ret_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_ret_4_fu_8011_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_ret_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jal_7_fu_8018_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jal_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jal_4_fu_8025_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jal_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jalr_7_fu_8032_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jalr_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jalr_4_fu_8039_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jalr_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_branch_7_fu_8046_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_branch_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_branch_4_fu_8053_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_branch_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_store_7_fu_8060_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_store_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_store_4_fu_8067_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_store_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_load_7_fu_8074_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_load_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_load_4_fu_8081_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_load_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_7_fu_5288_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs2_reg_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_4_fu_5296_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs2_reg_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_7_fu_5304_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs1_reg_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_4_fu_5312_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs1_reg_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_imm_11_fu_8088_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_imm_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_imm_10_fu_8095_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_imm_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_type_7_fu_8102_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_type_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_type_4_fu_8109_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_type_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func7_7_fu_8116_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func7_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func7_4_fu_8123_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func7_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_11_fu_5320_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs2_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_10_fu_5328_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs2_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_11_fu_5336_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs1_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_10_fu_5344_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs1_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func3_11_fu_8130_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func3_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func3_10_fu_8137_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func3_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_7_fu_5352_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rd_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_4_fu_5360_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rd_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_fetch_pc_11_fu_8144_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_fetch_pc_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_fetch_pc_10_fu_8151_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_fetch_pc_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln210_fu_8158_p2 SOURCE ../../issue.cpp:210 VARIABLE xor_ln210 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U6 SOURCE ../../issue.cpp:30 VARIABLE tmp_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U7 SOURCE ../../issue.cpp:30 VARIABLE tmp_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln30_fu_5640_p3 SOURCE ../../issue.cpp:30 VARIABLE select_ln30 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_1_2_fu_5648_p2 SOURCE ../../issue.cpp:30 VARIABLE is_locked_1_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U8 SOURCE ../../issue.cpp:33 VARIABLE tmp_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U9 SOURCE ../../issue.cpp:33 VARIABLE tmp_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_fu_5926_p3 SOURCE ../../issue.cpp:33 VARIABLE select_ln33 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_2_2_fu_5934_p2 SOURCE ../../issue.cpp:33 VARIABLE is_locked_2_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_wait_12_2_fu_5940_p2 SOURCE ../../issue.cpp:35 VARIABLE i_state_wait_12_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln34_fu_5946_p3 SOURCE ../../issue.cpp:34 VARIABLE select_ln34 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln34_1_fu_5954_p3 SOURCE ../../issue.cpp:34 VARIABLE select_ln34_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_wait_12_4_fu_5962_p3 SOURCE ../../issue.cpp:34 VARIABLE i_state_wait_12_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_wait_12_3_fu_5970_p3 SOURCE ../../issue.cpp:34 VARIABLE i_state_wait_12_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_relative_pc_6_fu_11719_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_relative_pc_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_relative_pc_5_fu_11727_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_relative_pc_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_r_type_6_fu_8163_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_r_type_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_r_type_5_fu_8171_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_r_type_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_6_fu_5978_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_has_no_dest_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_5_fu_5986_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_has_no_dest_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_lui_6_fu_8179_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_lui_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_lui_5_fu_8187_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_lui_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_ret_6_fu_8195_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_ret_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_ret_5_fu_8203_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_ret_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jal_6_fu_8211_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jal_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jal_5_fu_8219_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jal_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jalr_6_fu_8227_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jalr_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jalr_5_fu_8235_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jalr_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_branch_6_fu_8243_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_branch_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_branch_5_fu_8251_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_branch_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_store_6_fu_8259_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_store_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_store_5_fu_8267_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_store_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_load_6_fu_8275_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_load_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_load_5_fu_8283_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_load_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_6_fu_5994_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs2_reg_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_5_fu_6002_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs2_reg_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_6_fu_6010_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs1_reg_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_5_fu_6018_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs1_reg_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_imm_6_fu_8291_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_imm_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_imm_5_fu_8299_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_imm_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_type_6_fu_8307_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_type_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_type_5_fu_8315_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_type_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func7_6_fu_8323_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func7_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func7_5_fu_8331_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func7_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_6_fu_6026_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs2_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_5_fu_6034_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs2_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_6_fu_6042_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs1_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_5_fu_6050_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs1_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func3_6_fu_8339_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func3_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func3_5_fu_8347_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func3_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_6_fu_6058_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rd_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_5_fu_6066_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rd_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_fetch_pc_6_fu_8355_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_fetch_pc_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_fetch_pc_5_fu_8363_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_fetch_pc_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_3_fu_8371_p2 SOURCE {} VARIABLE i_state_is_full_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_is_full_5_fu_8376_p2 SOURCE ../../issue.cpp:216 VARIABLE i_state_is_full_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_2_fu_8382_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_is_full_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_is_full_4_fu_8388_p2 SOURCE ../../issue.cpp:215 VARIABLE i_state_is_full_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln214_fu_6074_p2 SOURCE ../../issue.cpp:214 VARIABLE xor_ln214 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln214_fu_6080_p2 SOURCE ../../issue.cpp:214 VARIABLE or_ln214 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln215_fu_6086_p3 SOURCE ../../issue.cpp:215 VARIABLE select_ln215 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME issuing_hart_fu_6094_p3 SOURCE ../../issue.cpp:217 VARIABLE issuing_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_has_no_dest_fu_6102_p3 SOURCE ../../issue.cpp:221 VARIABLE i_to_e_d_i_has_no_dest LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln221_fu_8394_p2 SOURCE ../../issue.cpp:221 VARIABLE xor_ln221 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln216_fu_6110_p3 SOURCE ../../issue.cpp:216 VARIABLE select_ln216 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln221_3_fu_6118_p3 SOURCE ../../issue.cpp:221 VARIABLE select_ln221_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln221_1_fu_6126_p2 SOURCE ../../issue.cpp:221 VARIABLE xor_ln221_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln215_fu_6132_p2 SOURCE ../../issue.cpp:215 VARIABLE or_ln215 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln215_fu_6138_p2 SOURCE ../../issue.cpp:215 VARIABLE and_ln215 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cmp_i_i3876391_fu_8399_p3 SOURCE ../../issue.cpp:215 VARIABLE cmp_i_i3876391 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_45_fu_8405_p3 SOURCE ../../issue.cpp:215 VARIABLE empty_45 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME conv_i30_i6389_fu_8410_p3 SOURCE ../../issue.cpp:215 VARIABLE conv_i30_i6389 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_rd_fu_8415_p3 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_rd LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_hart_1_fu_8657_p2 SOURCE ../../issue.cpp:221 VARIABLE select_ln221 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_destination_1_fu_8677_p2 SOURCE ../../issue.cpp:221 VARIABLE select_ln221_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_rs1_fu_8437_p3 SOURCE ../../issue.cpp:44 VARIABLE i_to_e_d_i_rs1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_rs2_fu_8443_p3 SOURCE ../../issue.cpp:45 VARIABLE i_to_e_d_i_rs2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U18 SOURCE ../../issue.cpp:44 VARIABLE tmp_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U19 SOURCE ../../issue.cpp:44 VARIABLE tmp_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_rv1_fu_12703_p3 SOURCE ../../issue.cpp:44 VARIABLE i_to_e_rv1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U20 SOURCE ../../issue.cpp:45 VARIABLE tmp_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U21 SOURCE ../../issue.cpp:45 VARIABLE tmp_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_rv2_fu_12980_p3 SOURCE ../../issue.cpp:45 VARIABLE i_to_e_rv2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_fetch_pc_fu_8449_p3 SOURCE ../../issue.cpp:52 VARIABLE i_to_e_fetch_pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func3_fu_8457_p3 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_func3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func7_fu_8465_p3 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_func7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_type_fu_8473_p3 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_type LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_imm_fu_8481_p3 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_imm LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_load_fu_8489_p3 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_load LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_store_fu_8497_p3 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_store LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_branch_fu_8505_p3 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_branch LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jalr_fu_8513_p3 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_jalr LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jal_fu_8521_p3 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_jal LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_ret_fu_8529_p3 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_ret LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_lui_fu_8537_p3 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_lui LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_r_type_fu_8545_p3 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_r_type LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_relative_pc_fu_11735_p3 SOURCE ../../issue.cpp:54 VARIABLE i_to_e_relative_pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln215_1_fu_6144_p2 SOURCE ../../issue.cpp:215 VARIABLE or_ln215_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln215_fu_6150_p2 SOURCE ../../issue.cpp:215 VARIABLE xor_ln215 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln215_1_fu_6156_p2 SOURCE ../../issue.cpp:215 VARIABLE and_ln215_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln216_fu_8553_p2 SOURCE ../../issue.cpp:216 VARIABLE and_ln216 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cmp_i_i3876390_fu_8557_p3 SOURCE ../../issue.cpp:216 VARIABLE cmp_i_i3876390 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME conv_i30_i6388_fu_8564_p3 SOURCE ../../issue.cpp:216 VARIABLE conv_i30_i6388 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_destination_1_fu_8677_p4 SOURCE ../../issue.cpp:223 VARIABLE select_ln223 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln216_fu_8576_p2 SOURCE ../../issue.cpp:216 VARIABLE xor_ln216 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln216_1_fu_8581_p2 SOURCE ../../issue.cpp:216 VARIABLE and_ln216_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln216_fu_8586_p2 SOURCE ../../issue.cpp:216 VARIABLE or_ln216 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_7_demorgan_fu_8591_p2 SOURCE ../../issue.cpp:216 VARIABLE i_state_is_full_7_demorgan LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME i_state_is_full_7_fu_8597_p2 SOURCE ../../issue.cpp:216 VARIABLE i_state_is_full_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_9_fu_8603_p2 SOURCE ../../issue.cpp:216 VARIABLE i_state_is_full_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp192_fu_8609_p2 SOURCE ../../issue.cpp:216 VARIABLE not_sel_tmp192 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_is_full_6_fu_8615_p2 SOURCE ../../issue.cpp:215 VARIABLE i_state_is_full_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_8_fu_8621_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_is_full_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp212_fu_8627_p2 SOURCE ../../issue.cpp:163 VARIABLE sel_tmp212 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln215_2_fu_8632_p2 SOURCE ../../issue.cpp:215 VARIABLE and_ln215_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln216_1_fu_8637_p2 SOURCE ../../issue.cpp:216 VARIABLE or_ln216_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln216_2_fu_8643_p2 SOURCE ../../issue.cpp:216 VARIABLE and_ln216_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U11 SOURCE ../../issue.cpp:221 VARIABLE i_hart_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_5_1_1_U12 SOURCE ../../issue.cpp:221 VARIABLE i_destination_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_46_fu_8697_p2 SOURCE ../../issue.cpp:216 VARIABLE empty_46 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_hart_1_fu_8703_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_hart_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_fetch_pc_1_fu_8710_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_fetch_pc_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_rd_1_fu_8717_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_rd_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func3_1_fu_8725_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_func3_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_rs2_1_fu_8732_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_rs2_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func7_1_fu_8740_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_func7_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_type_1_fu_8748_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_type_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_imm_1_fu_8756_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_imm_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_load_1_fu_8763_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_load_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_store_1_fu_8770_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_store_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_branch_1_fu_8777_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_branch_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jalr_1_fu_8785_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_jalr_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jal_1_fu_8793_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_jal_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_ret_1_fu_8801_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_ret_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_lui_1_fu_8809_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_lui_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_has_no_dest_1_fu_8817_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_has_no_dest_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_r_type_1_fu_8825_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_r_type_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_relative_pc_1_fu_11742_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_relative_pc_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_rv1_1_fu_12987_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_rv1_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_rv2_1_fu_12993_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_rv2_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln115_fu_2997_p2 SOURCE ../../execute.cpp:115 VARIABLE xor_ln115 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_15_fu_6162_p2 SOURCE ../../execute.cpp:115 VARIABLE c_15 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln117_fu_6167_p2 SOURCE ../../execute.cpp:117 VARIABLE xor_ln117 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_16_fu_6172_p2 SOURCE ../../execute.cpp:117 VARIABLE c_16 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME selected_hart_3_fu_6178_p2 SOURCE ../../execute.cpp:133 VARIABLE selected_hart_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_8_fu_6183_p2 SOURCE ../../execute.cpp:134 VARIABLE is_selected_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_fu_11749_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_1_fu_11756_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_2_fu_11763_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_3_fu_11770_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_4_fu_8833_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_5_fu_8840_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_6_fu_8847_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_7_fu_8854_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_8_fu_8861_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_9_fu_8868_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_10_fu_8875_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_11_fu_8882_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_12_fu_8889_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_13_fu_8896_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_13 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_14_fu_8903_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_14 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_15_fu_8910_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_15 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_16_fu_8917_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_16 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_17_fu_8924_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_17 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_18_fu_8931_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_18 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_19_fu_8938_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_19 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_20_fu_6189_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_20 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_21_fu_6197_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_21 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_22_fu_6205_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_22 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_23_fu_6213_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_23 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_24_fu_6221_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_24 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_25_fu_6229_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_25 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_26_fu_8945_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_26 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_27_fu_8952_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_27 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_28_fu_8959_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_28 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_29_fu_8966_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_29 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_30_fu_8973_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_30 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_31_fu_8980_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_31 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_32_fu_6237_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_32 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_33_fu_6245_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_33 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_34_fu_8987_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_34 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_35_fu_8994_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_35 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_36_fu_6253_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_36 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_37_fu_6261_p3 SOURCE ../../execute.cpp:187 VARIABLE select_ln187_37 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln187_fu_6269_p2 SOURCE ../../execute.cpp:187 VARIABLE xor_ln187 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_relative_pc_1_fu_11777_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_relative_pc_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_relative_pc_fu_11785_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_relative_pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_rv2_4_fu_11793_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_rv2_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_rv2_3_fu_11801_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_rv2_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_rv1_4_fu_9001_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_rv1_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_rv1_3_fu_9009_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_rv1_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_r_type_4_fu_9017_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_r_type_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_r_type_3_fu_9025_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_r_type_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_has_no_dest_4_fu_9033_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_has_no_dest_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_has_no_dest_3_fu_9041_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_has_no_dest_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_lui_4_fu_9049_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_lui_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_lui_3_fu_9057_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_lui_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_ret_4_fu_9065_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_ret_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_ret_3_fu_9073_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_ret_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_jal_4_fu_9081_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_jal_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_jal_3_fu_9089_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_jal_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_jalr_4_fu_9097_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_jalr_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_jalr_3_fu_9105_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_jalr_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_branch_4_fu_9113_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_branch_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_branch_3_fu_9121_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_branch_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_store_4_fu_6275_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_store_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_store_3_fu_6283_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_store_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_load_4_fu_6291_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_load_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_load_3_fu_6299_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_is_load_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_imm_4_fu_6307_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_imm_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_imm_3_fu_6315_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_imm_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_type_4_fu_9129_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_type_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_type_3_fu_9137_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_type_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_func7_4_fu_9145_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_func7_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_func7_3_fu_9153_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_func7_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_rs2_4_fu_9161_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_rs2_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_rs2_3_fu_9169_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_rs2_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_func3_4_fu_6323_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_func3_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_func3_3_fu_6331_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_func3_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_rd_4_fu_9177_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_rd_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_rd_3_fu_9185_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_d_i_rd_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_fetch_pc_4_fu_6339_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_fetch_pc_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_fetch_pc_3_fu_6347_p3 SOURCE ../../issue.cpp:216 VARIABLE e_state_fetch_pc_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_ln187_fu_6355_p2 SOURCE ../../issue.cpp:216 VARIABLE or_ln187 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME e_state_is_full_3_fu_6361_p2 SOURCE ../../execute.cpp:192 VARIABLE e_state_is_full_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_ln187_1_fu_6367_p2 SOURCE ../../issue.cpp:216 VARIABLE or_ln187_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME e_state_is_full_2_fu_6373_p2 SOURCE ../../execute.cpp:193 VARIABLE e_state_is_full_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME executing_hart_fu_6379_p3 SOURCE ../../execute.cpp:193 VARIABLE executing_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln192_fu_6387_p3 SOURCE ../../execute.cpp:192 VARIABLE select_ln192 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln42_fu_9193_p3 SOURCE ../../execute.cpp:42 VARIABLE select_ln42 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_fu_11809_p3 SOURCE ../../execute.cpp:43 VARIABLE rv2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME func3_fu_6393_p3 SOURCE ../../execute.cpp:193 VARIABLE func3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln24_fu_11816_p2 SOURCE ../../compute.cpp:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME result_24_fu_11915_p14 SOURCE ../../compute.cpp:24 VARIABLE xor_ln24 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME result_24_fu_11915_p10 SOURCE ../../compute.cpp:9 VARIABLE icmp_ln9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME result_24_fu_11915_p8 SOURCE ../../compute.cpp:11 VARIABLE icmp_ln11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME result_24_fu_11915_p6 SOURCE ../../compute.cpp:16 VARIABLE icmp_ln16 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln18_fu_11842_p2 SOURCE ../../compute.cpp:18 VARIABLE icmp_ln18 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME result_24_fu_11915_p4 SOURCE ../../compute.cpp:18 VARIABLE xor_ln18 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME result_24_fu_11915_p2 SOURCE ../../compute.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_fu_11858_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_1_fu_11863_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_2_fu_11868_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_3_fu_11873_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_4_fu_11878_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_5_fu_11883_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_6_fu_11888_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln8_fu_11893_p2 SOURCE ../../compute.cpp:8 VARIABLE or_ln8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_15_6_1_1_1_U15 SOURCE ../../compute.cpp:21 VARIABLE result_24 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_i_rs2_2_fu_11951_p3 SOURCE ../../execute.cpp:193 VARIABLE d_i_rs2_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_i_imm_7_fu_9204_p3 SOURCE ../../execute.cpp:193 VARIABLE d_i_imm_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_i_is_r_type_1_fu_9209_p3 SOURCE ../../execute.cpp:193 VARIABLE d_i_is_r_type_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f7_6_fu_9232_p3 SOURCE ../../execute.cpp:193 VARIABLE f7_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_2_fu_11960_p3 SOURCE ../../compute.cpp:36 VARIABLE shift_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_2_fu_11967_p3 SOURCE ../../compute.cpp:36 VARIABLE rv2_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME result_25_fu_12072_p16 SOURCE ../../compute.cpp:65 VARIABLE result LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln45_fu_11978_p2 SOURCE ../../compute.cpp:45 VARIABLE and_ln45 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_2_fu_11982_p2 SOURCE ../../compute.cpp:46 VARIABLE result_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_3_fu_11987_p2 SOURCE ../../compute.cpp:48 VARIABLE result_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_25_fu_12072_p14 SOURCE ../../compute.cpp:45 VARIABLE result_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME result_25_fu_12072_p12 SOURCE ../../compute.cpp:50 VARIABLE result_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME result_6_fu_12009_p2 SOURCE ../../compute.cpp:52 VARIABLE result_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME result_7_fu_12018_p2 SOURCE ../../compute.cpp:54 VARIABLE result_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME result_25_fu_12072_p6 SOURCE ../../compute.cpp:56 VARIABLE result_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME result_9_fu_12032_p2 SOURCE ../../compute.cpp:59 VARIABLE result_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME result_10_fu_12037_p2 SOURCE ../../compute.cpp:61 VARIABLE result_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_25_fu_12072_p4 SOURCE ../../compute.cpp:58 VARIABLE result_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME result_25_fu_12072_p2 SOURCE ../../compute.cpp:63 VARIABLE result_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_7_32_1_1_U16 SOURCE ../../compute.cpp:63 VARIABLE result_25 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pc_fu_6401_p3 SOURCE ../../execute.cpp:193 VARIABLE pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_i_type_1_fu_9243_p3 SOURCE ../../execute.cpp:193 VARIABLE d_i_type_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_i_is_load_fu_6409_p3 SOURCE ../../execute.cpp:193 VARIABLE d_i_is_load LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_i_is_jalr_fu_9250_p3 SOURCE ../../execute.cpp:193 VARIABLE d_i_is_jalr LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_i_is_lui_1_fu_9257_p3 SOURCE ../../execute.cpp:193 VARIABLE d_i_is_lui_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME npc4_fu_9277_p2 SOURCE ../../compute.cpp:76 VARIABLE npc4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_15_fu_9287_p2 SOURCE ../../compute.cpp:93 VARIABLE result_15 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_16_fu_9297_p2 SOURCE ../../compute.cpp:102 VARIABLE result_16 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_26_fu_9374_p4 SOURCE ../../compute.cpp:99 VARIABLE result_17 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_26_fu_9374_p10 SOURCE ../../compute.cpp:85 VARIABLE result_18 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_fu_9318_p2 SOURCE ../../compute.cpp:78 VARIABLE icmp_ln78 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_1_fu_9324_p2 SOURCE ../../compute.cpp:78 VARIABLE icmp_ln78_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_2_fu_9330_p2 SOURCE ../../compute.cpp:78 VARIABLE icmp_ln78_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_3_fu_9336_p2 SOURCE ../../compute.cpp:78 VARIABLE icmp_ln78_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp502_fu_9342_p2 SOURCE ../../compute.cpp:78 VARIABLE sel_tmp502 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp504_fu_9348_p2 SOURCE ../../execute.cpp:193 VARIABLE sel_tmp504 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp505_fu_9354_p2 SOURCE ../../compute.cpp:78 VARIABLE sel_tmp505 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_5_32_1_1_U13 SOURCE ../../compute.cpp:105 VARIABLE result_26 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_b_target_pc_fu_9416_p2 SOURCE ../../compute.cpp:119 VARIABLE j_b_target_pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_9425_p2 SOURCE ../../compute.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME next_pc_fu_9441_p3 SOURCE ../../compute.cpp:122 VARIABLE next_pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln64_fu_9449_p3 SOURCE ../../execute.cpp:64 VARIABLE select_ln64 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln64_fu_12112_p2 SOURCE ../../execute.cpp:64 VARIABLE and_ln64 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln64_fu_12117_p2 SOURCE ../../execute.cpp:64 VARIABLE or_ln64 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln63_fu_12122_p3 SOURCE ../../execute.cpp:63 VARIABLE select_ln63 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_f_target_pc_fu_12129_p3 SOURCE ../../execute.cpp:64 VARIABLE e_to_f_target_pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_fu_9456_p2 SOURCE ../../execute.cpp:68 VARIABLE or_ln68 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_ret_fu_9462_p3 SOURCE ../../execute.cpp:70 VARIABLE e_to_m_is_ret LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln71_fu_9469_p2 SOURCE ../../execute.cpp:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln70_fu_9475_p2 SOURCE ../../execute.cpp:70 VARIABLE xor_ln70 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln70_fu_9481_p2 SOURCE ../../execute.cpp:70 VARIABLE or_ln70 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_is_target_fu_9487_p3 SOURCE ../../execute.cpp:68 VARIABLE e_state_is_target LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_rd_fu_9495_p3 SOURCE ../../execute.cpp:88 VARIABLE e_to_m_rd LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_has_no_dest_fu_9502_p3 SOURCE ../../execute.cpp:89 VARIABLE e_to_m_has_no_dest LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_store_fu_6417_p3 SOURCE ../../execute.cpp:91 VARIABLE e_to_m_is_store LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln98_fu_9513_p3 SOURCE ../../execute.cpp:98 VARIABLE select_ln98 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln98_fu_9520_p2 SOURCE ../../execute.cpp:98 VARIABLE or_ln98 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln98_1_fu_9526_p2 SOURCE ../../execute.cpp:98 VARIABLE or_ln98_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_value_s_fu_12153_p8 SOURCE ../../execute.cpp:100 VARIABLE select_ln100 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln191_fu_6425_p2 SOURCE ../../execute.cpp:191 VARIABLE xor_ln191 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_fu_6431_p2 SOURCE ../../execute.cpp:191 VARIABLE and_ln191 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln192_fu_6437_p2 SOURCE ../../execute.cpp:192 VARIABLE xor_ln192 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln192_fu_6443_p2 SOURCE ../../execute.cpp:192 VARIABLE and_ln192 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln192_fu_6449_p2 SOURCE ../../execute.cpp:192 VARIABLE or_ln192 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_5_demorgan_fu_6455_p2 SOURCE ../../execute.cpp:192 VARIABLE e_state_is_full_5_demorgan LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME e_state_is_full_5_fu_6461_p2 SOURCE ../../execute.cpp:192 VARIABLE e_state_is_full_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_7_fu_6467_p2 SOURCE ../../issue.cpp:216 VARIABLE e_state_is_full_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp514_fu_6473_p2 SOURCE ../../execute.cpp:192 VARIABLE not_sel_tmp514 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME e_state_is_full_4_fu_6479_p2 SOURCE ../../execute.cpp:193 VARIABLE e_state_is_full_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_6_fu_6485_p2 SOURCE ../../issue.cpp:216 VARIABLE e_state_is_full_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln134_fu_6491_p2 SOURCE ../../execute.cpp:134 VARIABLE or_ln134 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln134_fu_6497_p2 SOURCE ../../execute.cpp:134 VARIABLE xor_ln134 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln192_1_fu_6503_p2 SOURCE ../../execute.cpp:192 VARIABLE and_ln192_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln192_1_fu_6509_p2 SOURCE ../../execute.cpp:192 VARIABLE or_ln192_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln192_2_fu_9532_p2 SOURCE ../../execute.cpp:192 VARIABLE and_ln192_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln192_3_fu_9537_p2 SOURCE ../../execute.cpp:192 VARIABLE and_ln192_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln192_4_fu_9542_p2 SOURCE ../../execute.cpp:192 VARIABLE and_ln192_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U17 SOURCE ../../mem_access.cpp:158 VARIABLE e_to_m_value_s LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_address_1_fu_9548_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_address_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U14 SOURCE ../../mem_access.cpp:158 VARIABLE e_to_m_is_ret_s LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_func3_1_fu_6515_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_func3_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_store_1_fu_6522_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_is_store_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_load_1_fu_6529_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_is_load_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_has_no_dest_1_fu_9581_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_has_no_dest_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_rd_1_fu_9587_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_rd_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_hart_1_fu_6536_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_hart_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_f_target_pc_2_fu_12175_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_f_target_pc_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_f_hart_fu_6543_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_f_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_to_f_is_valid_fu_9593_p2 SOURCE ../../execute.cpp:192 VARIABLE e_to_f_is_valid LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME selected_hart_5_fu_3003_p2 SOURCE ../../mem_access.cpp:91 VARIABLE selected_hart_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_17_fu_3009_p2 SOURCE ../../mem_access.cpp:91 VARIABLE c_17 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln93_fu_3015_p2 SOURCE ../../mem_access.cpp:93 VARIABLE xor_ln93 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_18_fu_3021_p2 SOURCE ../../mem_access.cpp:93 VARIABLE c_18 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME selected_hart_4_fu_3027_p2 SOURCE ../../mem_access.cpp:109 VARIABLE selected_hart_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_4_fu_3033_p2 SOURCE ../../mem_access.cpp:110 VARIABLE is_selected_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln154_fu_3043_p3 SOURCE ../../mem_access.cpp:154 VARIABLE select_ln154 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_fu_3051_p2 SOURCE ../../mem_access.cpp:154 VARIABLE xor_ln154 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME m_state_is_local_ip_2_fu_3093_p2 SOURCE ../../mem_access.cpp:40 VARIABLE m_state_is_local_ip_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_fu_3099_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_1_fu_3107_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_2_fu_3115_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_3_fu_3123_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_4_fu_3131_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_5_fu_3139_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_6_fu_9598_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_7_fu_9605_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_8_fu_13746_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_9_fu_13752_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_10_fu_3147_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_11_fu_3155_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_12_fu_9612_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_13_fu_9619_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_13 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_14_fu_3163_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_14 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_15_fu_3171_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_15 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_16_fu_3179_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_16 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_17_fu_3187_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_17 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_18_fu_3195_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_18 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_19_fu_3203_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_19 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_20_fu_6551_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_20 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_21_fu_6558_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_21 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_22_fu_6565_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_22 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln158_23_fu_6572_p3 SOURCE ../../mem_access.cpp:158 VARIABLE select_ln158_23 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln158_fu_6579_p2 SOURCE ../../mem_access.cpp:158 VARIABLE xor_ln158 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_ip_4_fu_3211_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_accessed_ip_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_ip_3_fu_3219_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_accessed_ip_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_h_4_fu_3227_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_accessed_h_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_h_3_fu_3235_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_accessed_h_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_local_ip_4_fu_3243_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_is_local_ip_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_local_ip_3_fu_3251_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_is_local_ip_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_result_4_fu_9626_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_result_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_result_3_fu_9634_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_result_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_value_3_fu_13758_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_value_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_value_2_fu_13766_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_value_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_address_4_fu_3259_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_address_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_address_3_fu_3267_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_address_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_ret_4_fu_9642_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_is_ret_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_ret_3_fu_9650_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_is_ret_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_func3_4_fu_3275_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_func3_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_func3_3_fu_3283_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_func3_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_store_4_fu_3291_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_is_store_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_store_3_fu_3299_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_is_store_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_load_4_fu_3307_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_is_load_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_load_3_fu_3315_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_is_load_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_has_no_dest_4_fu_6584_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_has_no_dest_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_has_no_dest_3_fu_6592_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_has_no_dest_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_rd_4_fu_6600_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_rd_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_rd_3_fu_6608_p3 SOURCE ../../execute.cpp:192 VARIABLE m_state_rd_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_ln158_fu_6616_p2 SOURCE ../../execute.cpp:192 VARIABLE or_ln158 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME m_state_is_full_3_fu_6621_p2 SOURCE ../../execute.cpp:192 VARIABLE m_state_is_full_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_ln158_1_fu_6626_p2 SOURCE ../../execute.cpp:192 VARIABLE or_ln158_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME m_state_is_full_2_fu_6632_p2 SOURCE ../../execute.cpp:192 VARIABLE m_state_is_full_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_47_fu_3323_p2 SOURCE ../../execute.cpp:192 VARIABLE empty_47 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME m_to_w_is_valid_1_fu_3329_p2 SOURCE ../../mem_access.cpp:162 VARIABLE m_to_w_is_valid_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME accessing_hart_fu_3335_p3 SOURCE ../../mem_access.cpp:163 VARIABLE accessing_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln166_fu_6737_p2 SOURCE ../../mem_access.cpp:166 VARIABLE xor_ln166 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME m_state_is_full_9_fu_6742_p2 SOURCE ../../mem_access.cpp:166 VARIABLE m_state_is_full_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME m_state_is_full_8_fu_6748_p2 SOURCE ../../mem_access.cpp:166 VARIABLE m_state_is_full_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ip_fu_3383_p3 SOURCE ../../mem_access.cpp:163 VARIABLE ip LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME hart_8_fu_3391_p3 SOURCE ../../mem_access.cpp:163 VARIABLE hart_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME is_local_fu_3399_p3 SOURCE ../../mem_access.cpp:163 VARIABLE is_local LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_load_1_fu_3407_p3 SOURCE ../../mem_access.cpp:163 VARIABLE m_to_w_is_load_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME is_store_fu_3415_p3 SOURCE ../../mem_access.cpp:163 VARIABLE is_store LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln78_fu_3423_p3 SOURCE ../../mem.cpp:78 VARIABLE select_ln78 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME msize_fu_3445_p3 SOURCE ../../mem_access.cpp:163 VARIABLE msize LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln65_fu_13784_p3 SOURCE ../../mem_access.cpp:65 VARIABLE select_ln65 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_3483_p2 SOURCE ../../mem.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln108_fu_3497_p2 SOURCE ../../mem.cpp:108 VARIABLE shl_ln108 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln108_2_fu_13827_p2 SOURCE ../../mem.cpp:108 VARIABLE shl_ln108_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln102_fu_3535_p2 SOURCE ../../mem.cpp:102 VARIABLE shl_ln102 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln102_2_fu_13844_p2 SOURCE ../../mem.cpp:102 VARIABLE shl_ln102_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_3555_p2 SOURCE ../../mem.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln95_fu_3569_p2 SOURCE ../../mem.cpp:95 VARIABLE shl_ln95 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln95_2_fu_13878_p2 SOURCE ../../mem.cpp:95 VARIABLE shl_ln95_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln89_fu_3599_p2 SOURCE ../../mem.cpp:89 VARIABLE shl_ln89 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln89_2_fu_13895_p2 SOURCE ../../mem.cpp:89 VARIABLE shl_ln89_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U22 SOURCE ../../mem.cpp:25 VARIABLE b_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h_fu_13999_p3 SOURCE ../../mem.cpp:46 VARIABLE h LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_32_1_1_U23 SOURCE ../../mem.cpp:44 VARIABLE result_28 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln60_fu_14045_p3 SOURCE ../../mem_access.cpp:60 VARIABLE select_ln60 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln60_1_fu_14051_p3 SOURCE ../../mem_access.cpp:60 VARIABLE select_ln60_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_rd_1_fu_6753_p3 SOURCE ../../mem_access.cpp:72 VARIABLE m_to_w_rd_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_has_no_dest_1_fu_6760_p3 SOURCE ../../mem_access.cpp:73 VARIABLE m_to_w_has_no_dest_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_ret_1_fu_9883_p3 SOURCE ../../mem_access.cpp:75 VARIABLE m_to_w_is_ret_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_value_1_fu_14073_p3 SOURCE ../../mem_access.cpp:76 VARIABLE m_to_w_value_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_result_1_fu_9890_p3 SOURCE ../../mem_access.cpp:77 VARIABLE m_to_w_result_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_5_fu_3692_p2 SOURCE ../../wb.cpp:79 VARIABLE is_selected_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_fu_6799_p3 SOURCE ../../wb.cpp:127 VARIABLE select_ln127 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_1_fu_6806_p3 SOURCE ../../wb.cpp:127 VARIABLE select_ln127_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_2_fu_13363_p3 SOURCE ../../wb.cpp:127 VARIABLE select_ln127_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_3_fu_13370_p3 SOURCE ../../wb.cpp:127 VARIABLE select_ln127_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_4_fu_6813_p3 SOURCE ../../wb.cpp:127 VARIABLE select_ln127_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_5_fu_6820_p3 SOURCE ../../wb.cpp:127 VARIABLE select_ln127_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_6_fu_3698_p3 SOURCE ../../wb.cpp:127 VARIABLE select_ln127_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_7_fu_3706_p3 SOURCE ../../wb.cpp:127 VARIABLE select_ln127_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_8_fu_3714_p3 SOURCE ../../wb.cpp:127 VARIABLE select_ln127_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_9_fu_3722_p3 SOURCE ../../wb.cpp:127 VARIABLE select_ln127_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_10_fu_3730_p3 SOURCE ../../wb.cpp:127 VARIABLE select_ln127_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_11_fu_3738_p3 SOURCE ../../wb.cpp:127 VARIABLE select_ln127_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln127_2_fu_3746_p2 SOURCE ../../wb.cpp:127 VARIABLE xor_ln127_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_result_4_fu_6827_p3 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_result_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_result_3_fu_6835_p3 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_result_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_value_4_fu_13377_p3 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_value_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_value_3_fu_13385_p3 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_value_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_ret_4_fu_6843_p3 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_is_ret_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_ret_3_fu_6851_p3 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_is_ret_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_load_4_fu_3752_p3 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_is_load_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_load_3_fu_3760_p3 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_is_load_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_has_no_dest_4_fu_3768_p3 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_has_no_dest_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_has_no_dest_3_fu_3776_p3 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_has_no_dest_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_rd_4_fu_3784_p3 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_rd_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_rd_3_fu_3792_p3 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_rd_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_ln127_1_fu_3800_p2 SOURCE ../../mem_access.cpp:162 VARIABLE or_ln127_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME w_state_is_full_2_fu_3806_p2 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_is_full_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_ln127_2_fu_3812_p2 SOURCE ../../mem_access.cpp:162 VARIABLE or_ln127_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME w_state_is_full_fu_3818_p2 SOURCE ../../mem_access.cpp:162 VARIABLE w_state_is_full LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_writing_fu_3824_p2 SOURCE ../../wb.cpp:131 VARIABLE is_writing LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME writing_hart_fu_3830_p3 SOURCE ../../wb.cpp:132 VARIABLE writing_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln136_fu_3838_p3 SOURCE ../../wb.cpp:136 VARIABLE select_ln136 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln136_1_fu_9913_p2 SOURCE ../../wb.cpp:136 VARIABLE xor_ln136_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_unlock_fu_9918_p2 SOURCE ../../wb.cpp:134 VARIABLE is_unlock LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln138_fu_3846_p3 SOURCE ../../wb.cpp:138 VARIABLE select_ln138 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_destination_1_fu_9923_p3 SOURCE ../../wb.cpp:136 VARIABLE w_destination_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_hart_1_fu_9929_p3 SOURCE ../../wb.cpp:136 VARIABLE w_hart_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln141_fu_6869_p2 SOURCE ../../wb.cpp:141 VARIABLE xor_ln141 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME w_state_is_full_5_fu_6874_p2 SOURCE ../../wb.cpp:141 VARIABLE w_state_is_full_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME w_state_is_full_4_fu_6879_p2 SOURCE ../../wb.cpp:141 VARIABLE w_state_is_full_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln47_fu_3884_p3 SOURCE ../../wb.cpp:47 VARIABLE select_ln47 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME reg_file_130_fu_6883_p3 SOURCE ../../wb.cpp:50 VARIABLE reg_file_130 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME reg_file_129_fu_13393_p3 SOURCE ../../wb.cpp:48 VARIABLE reg_file_129 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_6890_p3 SOURCE ../../wb.cpp:52 VARIABLE select_ln52 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_1_fu_6907_p3 SOURCE ../../wb.cpp:52 VARIABLE select_ln52_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_fu_6914_p2 SOURCE ../../wb.cpp:52 VARIABLE icmp_ln52 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln53_fu_6930_p2 SOURCE ../../wb.cpp:53 VARIABLE or_ln53 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln53_1_fu_6934_p2 SOURCE ../../wb.cpp:53 VARIABLE or_ln53_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln91_2_fu_9940_p2 SOURCE ../../multihart_ip.cpp:91 VARIABLE xor_ln91_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln91_fu_9945_p2 SOURCE ../../multihart_ip.cpp:91 VARIABLE or_ln91 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln91_2_fu_9950_p2 SOURCE ../../multihart_ip.cpp:91 VARIABLE and_ln91_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln93_1_fu_9956_p2 SOURCE ../../multihart_ip.cpp:93 VARIABLE xor_ln93_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln93_fu_9962_p2 SOURCE ../../multihart_ip.cpp:93 VARIABLE and_ln93 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln95_fu_9968_p2 SOURCE ../../multihart_ip.cpp:95 VARIABLE and_ln95 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln95_fu_9974_p2 SOURCE ../../multihart_ip.cpp:95 VARIABLE xor_ln95 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln95_fu_9980_p2 SOURCE ../../multihart_ip.cpp:95 VARIABLE icmp_ln95 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln95_fu_9986_p2 SOURCE ../../multihart_ip.cpp:95 VARIABLE or_ln95 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_fu_3892_p2 SOURCE ../../multihart_ip.cpp:69 VARIABLE and_ln69 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} multihart_ip {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME has_exited_fu_207_p2 SOURCE ../../multihart_ip.cpp:56 VARIABLE has_exited LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME has_exited_6_fu_221_p2 SOURCE ../../multihart_ip.cpp:56 VARIABLE has_exited_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME reg_file_fu_247_p2 SOURCE ../../multihart_ip.cpp:187 VARIABLE reg_file LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 36 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 532.355 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for multihart_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for multihart_ip.
Execute       syn_report -model multihart_ip -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 54.78 MHz
Command     autosyn done; 14.07 sec.
Command   csynth_design done; 71.31 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls opened at Wed Oct 09 18:29:48 CEST 2024
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.3 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.45 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.46 sec.
Execute   apply_ini /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(6)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/wb.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/wb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(7)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/type.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/type.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(8)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/print.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/print.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(9)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/new_cycle.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/new_cycle.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(10)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multihart_ip.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multihart_ip.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(11)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem_access.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem_access.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(12)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/mem.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(13)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/issue.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/issue.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(14)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/immediate.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/immediate.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(15)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/fetch.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/fetch.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(16)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/execute.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/execute.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(17)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/emulate.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/emulate.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(18)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/disassemble.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/disassemble.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(19)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/decode.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/decode.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(20)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/compute.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/compute.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(26) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(26)
Execute     add_files -tb /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/testbench_seq_multihart_ip.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/testbench_seq_multihart_ip.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(21)
Execute     set_top multihart_ip 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(5)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Command       create_platform done; 0.16 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.28 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(4)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(22)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.clock=10' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'vivado.clock=10' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(23)
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(24) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/hls_config.cfg(24)
Execute     config_export -rtl=verilog 
Command   apply_ini done; 0.35 sec.
Execute   apply_ini /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/config.cmdline 
Execute   export_design -flow none 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=multihart_ip xml_exists=0
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to multihart_ip
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=16 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_65_5_1_1_1
multihart_ip_sparsemux_7_2_5_1_1
multihart_ip_sparsemux_13_5_32_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_15_6_1_1_1
multihart_ip_sparsemux_17_7_32_1_1
multihart_ip_sparsemux_9_3_32_1_1
multihart_ip_sparsemux_65_5_32_1_1
multihart_ip_sparsemux_7_2_8_1_1
multihart_ip_sparsemux_13_3_32_1_1
multihart_ip_flow_control_loop_pipe_sequential_init
multihart_ip_gmem_m_axi
multihart_ip_control_s_axi
multihart_ip_Pipeline_VITIS_LOOP_197_1
multihart_ip
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.constraint.tcl 
Execute     sc_get_clocks multihart_ip 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.constraint.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s multihart_ip/multihart_ip.zip 
INFO: [HLS 200-802] Generated output file multihart_ip/multihart_ip.zip
Command   export_design done; 20.27 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
