
LAB_7_MICRO_SD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b54  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000054c  08008d24  08008d24  00009d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009270  08009270  0000b078  2**0
                  CONTENTS
  4 .ARM          00000008  08009270  08009270  0000a270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009278  08009278  0000b078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009278  08009278  0000a278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800927c  0800927c  0000a27c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08009280  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000289c  20000078  080092f8  0000b078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002914  080092f8  0000b914  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f7b3  00000000  00000000  0000b0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028d7  00000000  00000000  0001a85b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d68  00000000  00000000  0001d138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a4a  00000000  00000000  0001dea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023341  00000000  00000000  0001e8ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014049  00000000  00000000  00041c2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc38a  00000000  00000000  00055c74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00121ffe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b88  00000000  00000000  00122044  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00125bcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008d0c 	.word	0x08008d0c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	08008d0c 	.word	0x08008d0c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80005b4:	2200      	movs	r2, #0
 80005b6:	2140      	movs	r1, #64	@ 0x40
 80005b8:	4803      	ldr	r0, [pc, #12]	@ (80005c8 <SELECT+0x18>)
 80005ba:	f002 f8a3 	bl	8002704 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80005be:	2001      	movs	r0, #1
 80005c0:	f001 f9c8 	bl	8001954 <HAL_Delay>
}
 80005c4:	bf00      	nop
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	40020400 	.word	0x40020400

080005cc <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80005d0:	2201      	movs	r2, #1
 80005d2:	2140      	movs	r1, #64	@ 0x40
 80005d4:	4803      	ldr	r0, [pc, #12]	@ (80005e4 <DESELECT+0x18>)
 80005d6:	f002 f895 	bl	8002704 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80005da:	2001      	movs	r0, #1
 80005dc:	f001 f9ba 	bl	8001954 <HAL_Delay>
}
 80005e0:	bf00      	nop
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	40020400 	.word	0x40020400

080005e8 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005f2:	bf00      	nop
 80005f4:	4b08      	ldr	r3, [pc, #32]	@ (8000618 <SPI_TxByte+0x30>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	689b      	ldr	r3, [r3, #8]
 80005fa:	f003 0302 	and.w	r3, r3, #2
 80005fe:	2b02      	cmp	r3, #2
 8000600:	d1f8      	bne.n	80005f4 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000602:	1df9      	adds	r1, r7, #7
 8000604:	2364      	movs	r3, #100	@ 0x64
 8000606:	2201      	movs	r2, #1
 8000608:	4803      	ldr	r0, [pc, #12]	@ (8000618 <SPI_TxByte+0x30>)
 800060a:	f002 fe80 	bl	800330e <HAL_SPI_Transmit>
}
 800060e:	bf00      	nop
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	2000009c 	.word	0x2000009c

0800061c <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000628:	bf00      	nop
 800062a:	4b08      	ldr	r3, [pc, #32]	@ (800064c <SPI_TxBuffer+0x30>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	689b      	ldr	r3, [r3, #8]
 8000630:	f003 0302 	and.w	r3, r3, #2
 8000634:	2b02      	cmp	r3, #2
 8000636:	d1f8      	bne.n	800062a <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000638:	887a      	ldrh	r2, [r7, #2]
 800063a:	2364      	movs	r3, #100	@ 0x64
 800063c:	6879      	ldr	r1, [r7, #4]
 800063e:	4803      	ldr	r0, [pc, #12]	@ (800064c <SPI_TxBuffer+0x30>)
 8000640:	f002 fe65 	bl	800330e <HAL_SPI_Transmit>
}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	2000009c 	.word	0x2000009c

08000650 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8000656:	23ff      	movs	r3, #255	@ 0xff
 8000658:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800065a:	bf00      	nop
 800065c:	4b09      	ldr	r3, [pc, #36]	@ (8000684 <SPI_RxByte+0x34>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	689b      	ldr	r3, [r3, #8]
 8000662:	f003 0302 	and.w	r3, r3, #2
 8000666:	2b02      	cmp	r3, #2
 8000668:	d1f8      	bne.n	800065c <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800066a:	1dba      	adds	r2, r7, #6
 800066c:	1df9      	adds	r1, r7, #7
 800066e:	2364      	movs	r3, #100	@ 0x64
 8000670:	9300      	str	r3, [sp, #0]
 8000672:	2301      	movs	r3, #1
 8000674:	4803      	ldr	r0, [pc, #12]	@ (8000684 <SPI_RxByte+0x34>)
 8000676:	f002 ff8e 	bl	8003596 <HAL_SPI_TransmitReceive>

	return data;
 800067a:	79bb      	ldrb	r3, [r7, #6]
}
 800067c:	4618      	mov	r0, r3
 800067e:	3708      	adds	r7, #8
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	2000009c 	.word	0x2000009c

08000688 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000690:	f7ff ffde 	bl	8000650 <SPI_RxByte>
 8000694:	4603      	mov	r3, r0
 8000696:	461a      	mov	r2, r3
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	701a      	strb	r2, [r3, #0]
}
 800069c:	bf00      	nop
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 80006aa:	4b0a      	ldr	r3, [pc, #40]	@ (80006d4 <SD_ReadyWait+0x30>)
 80006ac:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80006b0:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 80006b2:	f7ff ffcd 	bl	8000650 <SPI_RxByte>
 80006b6:	4603      	mov	r3, r0
 80006b8:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 80006ba:	79fb      	ldrb	r3, [r7, #7]
 80006bc:	2bff      	cmp	r3, #255	@ 0xff
 80006be:	d003      	beq.n	80006c8 <SD_ReadyWait+0x24>
 80006c0:	4b04      	ldr	r3, [pc, #16]	@ (80006d4 <SD_ReadyWait+0x30>)
 80006c2:	881b      	ldrh	r3, [r3, #0]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d1f4      	bne.n	80006b2 <SD_ReadyWait+0xe>

	return res;
 80006c8:	79fb      	ldrb	r3, [r7, #7]
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	3708      	adds	r7, #8
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000096 	.word	0x20000096

080006d8 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80006de:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80006e2:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80006e4:	f7ff ff72 	bl	80005cc <DESELECT>
	for(int i = 0; i < 10; i++)
 80006e8:	2300      	movs	r3, #0
 80006ea:	60bb      	str	r3, [r7, #8]
 80006ec:	e005      	b.n	80006fa <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80006ee:	20ff      	movs	r0, #255	@ 0xff
 80006f0:	f7ff ff7a 	bl	80005e8 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	3301      	adds	r3, #1
 80006f8:	60bb      	str	r3, [r7, #8]
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	2b09      	cmp	r3, #9
 80006fe:	ddf6      	ble.n	80006ee <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8000700:	f7ff ff56 	bl	80005b0 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8000704:	2340      	movs	r3, #64	@ 0x40
 8000706:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8000708:	2300      	movs	r3, #0
 800070a:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 800070c:	2300      	movs	r3, #0
 800070e:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8000710:	2300      	movs	r3, #0
 8000712:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8000714:	2300      	movs	r3, #0
 8000716:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8000718:	2395      	movs	r3, #149	@ 0x95
 800071a:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 800071c:	463b      	mov	r3, r7
 800071e:	2106      	movs	r1, #6
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff ff7b 	bl	800061c <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8000726:	e002      	b.n	800072e <SD_PowerOn+0x56>
	{
		cnt--;
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	3b01      	subs	r3, #1
 800072c:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 800072e:	f7ff ff8f 	bl	8000650 <SPI_RxByte>
 8000732:	4603      	mov	r3, r0
 8000734:	2b01      	cmp	r3, #1
 8000736:	d002      	beq.n	800073e <SD_PowerOn+0x66>
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d1f4      	bne.n	8000728 <SD_PowerOn+0x50>
	}

	DESELECT();
 800073e:	f7ff ff45 	bl	80005cc <DESELECT>
	SPI_TxByte(0XFF);
 8000742:	20ff      	movs	r0, #255	@ 0xff
 8000744:	f7ff ff50 	bl	80005e8 <SPI_TxByte>

	PowerFlag = 1;
 8000748:	4b03      	ldr	r3, [pc, #12]	@ (8000758 <SD_PowerOn+0x80>)
 800074a:	2201      	movs	r2, #1
 800074c:	701a      	strb	r2, [r3, #0]
}
 800074e:	bf00      	nop
 8000750:	3710      	adds	r7, #16
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	20000099 	.word	0x20000099

0800075c <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000760:	4b03      	ldr	r3, [pc, #12]	@ (8000770 <SD_PowerOff+0x14>)
 8000762:	2200      	movs	r2, #0
 8000764:	701a      	strb	r2, [r3, #0]
}
 8000766:	bf00      	nop
 8000768:	46bd      	mov	sp, r7
 800076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076e:	4770      	bx	lr
 8000770:	20000099 	.word	0x20000099

08000774 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
	return PowerFlag;
 8000778:	4b03      	ldr	r3, [pc, #12]	@ (8000788 <SD_CheckPower+0x14>)
 800077a:	781b      	ldrb	r3, [r3, #0]
}
 800077c:	4618      	mov	r0, r3
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	20000099 	.word	0x20000099

0800078c <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b084      	sub	sp, #16
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
 8000794:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8000796:	4b13      	ldr	r3, [pc, #76]	@ (80007e4 <SD_RxDataBlock+0x58>)
 8000798:	22c8      	movs	r2, #200	@ 0xc8
 800079a:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 800079c:	f7ff ff58 	bl	8000650 <SPI_RxByte>
 80007a0:	4603      	mov	r3, r0
 80007a2:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 80007a4:	7bfb      	ldrb	r3, [r7, #15]
 80007a6:	2bff      	cmp	r3, #255	@ 0xff
 80007a8:	d103      	bne.n	80007b2 <SD_RxDataBlock+0x26>
 80007aa:	4b0e      	ldr	r3, [pc, #56]	@ (80007e4 <SD_RxDataBlock+0x58>)
 80007ac:	881b      	ldrh	r3, [r3, #0]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d1f4      	bne.n	800079c <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
 80007b4:	2bfe      	cmp	r3, #254	@ 0xfe
 80007b6:	d001      	beq.n	80007bc <SD_RxDataBlock+0x30>
 80007b8:	2300      	movs	r3, #0
 80007ba:	e00f      	b.n	80007dc <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	1c5a      	adds	r2, r3, #1
 80007c0:	607a      	str	r2, [r7, #4]
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff ff60 	bl	8000688 <SPI_RxBytePtr>
	} while(len--);
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	1e5a      	subs	r2, r3, #1
 80007cc:	603a      	str	r2, [r7, #0]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d1f4      	bne.n	80007bc <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 80007d2:	f7ff ff3d 	bl	8000650 <SPI_RxByte>
	SPI_RxByte();
 80007d6:	f7ff ff3b 	bl	8000650 <SPI_RxByte>

	return TRUE;
 80007da:	2301      	movs	r3, #1
}
 80007dc:	4618      	mov	r0, r3
 80007de:	3710      	adds	r7, #16
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	20000094 	.word	0x20000094

080007e8 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	460b      	mov	r3, r1
 80007f2:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80007f4:	2300      	movs	r3, #0
 80007f6:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80007f8:	f7ff ff54 	bl	80006a4 <SD_ReadyWait>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2bff      	cmp	r3, #255	@ 0xff
 8000800:	d001      	beq.n	8000806 <SD_TxDataBlock+0x1e>
 8000802:	2300      	movs	r3, #0
 8000804:	e02f      	b.n	8000866 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8000806:	78fb      	ldrb	r3, [r7, #3]
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff feed 	bl	80005e8 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 800080e:	78fb      	ldrb	r3, [r7, #3]
 8000810:	2bfd      	cmp	r3, #253	@ 0xfd
 8000812:	d020      	beq.n	8000856 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8000814:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000818:	6878      	ldr	r0, [r7, #4]
 800081a:	f7ff feff 	bl	800061c <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 800081e:	f7ff ff17 	bl	8000650 <SPI_RxByte>
		SPI_RxByte();
 8000822:	f7ff ff15 	bl	8000650 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8000826:	e00b      	b.n	8000840 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8000828:	f7ff ff12 	bl	8000650 <SPI_RxByte>
 800082c:	4603      	mov	r3, r0
 800082e:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8000830:	7bfb      	ldrb	r3, [r7, #15]
 8000832:	f003 031f 	and.w	r3, r3, #31
 8000836:	2b05      	cmp	r3, #5
 8000838:	d006      	beq.n	8000848 <SD_TxDataBlock+0x60>
			i++;
 800083a:	7bbb      	ldrb	r3, [r7, #14]
 800083c:	3301      	adds	r3, #1
 800083e:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8000840:	7bbb      	ldrb	r3, [r7, #14]
 8000842:	2b40      	cmp	r3, #64	@ 0x40
 8000844:	d9f0      	bls.n	8000828 <SD_TxDataBlock+0x40>
 8000846:	e000      	b.n	800084a <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8000848:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 800084a:	bf00      	nop
 800084c:	f7ff ff00 	bl	8000650 <SPI_RxByte>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d0fa      	beq.n	800084c <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8000856:	7bfb      	ldrb	r3, [r7, #15]
 8000858:	f003 031f 	and.w	r3, r3, #31
 800085c:	2b05      	cmp	r3, #5
 800085e:	d101      	bne.n	8000864 <SD_TxDataBlock+0x7c>
 8000860:	2301      	movs	r3, #1
 8000862:	e000      	b.n	8000866 <SD_TxDataBlock+0x7e>

	return FALSE;
 8000864:	2300      	movs	r3, #0
}
 8000866:	4618      	mov	r0, r3
 8000868:	3710      	adds	r7, #16
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800086e:	b580      	push	{r7, lr}
 8000870:	b084      	sub	sp, #16
 8000872:	af00      	add	r7, sp, #0
 8000874:	4603      	mov	r3, r0
 8000876:	6039      	str	r1, [r7, #0]
 8000878:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800087a:	f7ff ff13 	bl	80006a4 <SD_ReadyWait>
 800087e:	4603      	mov	r3, r0
 8000880:	2bff      	cmp	r3, #255	@ 0xff
 8000882:	d001      	beq.n	8000888 <SD_SendCmd+0x1a>
 8000884:	23ff      	movs	r3, #255	@ 0xff
 8000886:	e042      	b.n	800090e <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000888:	79fb      	ldrb	r3, [r7, #7]
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff feac 	bl	80005e8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	0e1b      	lsrs	r3, r3, #24
 8000894:	b2db      	uxtb	r3, r3
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff fea6 	bl	80005e8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	0c1b      	lsrs	r3, r3, #16
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	4618      	mov	r0, r3
 80008a4:	f7ff fea0 	bl	80005e8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	0a1b      	lsrs	r3, r3, #8
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff fe9a 	bl	80005e8 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	4618      	mov	r0, r3
 80008ba:	f7ff fe95 	bl	80005e8 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80008be:	79fb      	ldrb	r3, [r7, #7]
 80008c0:	2b40      	cmp	r3, #64	@ 0x40
 80008c2:	d102      	bne.n	80008ca <SD_SendCmd+0x5c>
 80008c4:	2395      	movs	r3, #149	@ 0x95
 80008c6:	73fb      	strb	r3, [r7, #15]
 80008c8:	e007      	b.n	80008da <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 80008ca:	79fb      	ldrb	r3, [r7, #7]
 80008cc:	2b48      	cmp	r3, #72	@ 0x48
 80008ce:	d102      	bne.n	80008d6 <SD_SendCmd+0x68>
 80008d0:	2387      	movs	r3, #135	@ 0x87
 80008d2:	73fb      	strb	r3, [r7, #15]
 80008d4:	e001      	b.n	80008da <SD_SendCmd+0x6c>
	else crc = 1;
 80008d6:	2301      	movs	r3, #1
 80008d8:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80008da:	7bfb      	ldrb	r3, [r7, #15]
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff fe83 	bl	80005e8 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	2b4c      	cmp	r3, #76	@ 0x4c
 80008e6:	d101      	bne.n	80008ec <SD_SendCmd+0x7e>
 80008e8:	f7ff feb2 	bl	8000650 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80008ec:	230a      	movs	r3, #10
 80008ee:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80008f0:	f7ff feae 	bl	8000650 <SPI_RxByte>
 80008f4:	4603      	mov	r3, r0
 80008f6:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80008f8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	da05      	bge.n	800090c <SD_SendCmd+0x9e>
 8000900:	7bbb      	ldrb	r3, [r7, #14]
 8000902:	3b01      	subs	r3, #1
 8000904:	73bb      	strb	r3, [r7, #14]
 8000906:	7bbb      	ldrb	r3, [r7, #14]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d1f1      	bne.n	80008f0 <SD_SendCmd+0x82>

	return res;
 800090c:	7b7b      	ldrb	r3, [r7, #13]
}
 800090e:	4618      	mov	r0, r3
 8000910:	3710      	adds	r7, #16
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
	...

08000918 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8000918:	b590      	push	{r4, r7, lr}
 800091a:	b085      	sub	sp, #20
 800091c:	af00      	add	r7, sp, #0
 800091e:	4603      	mov	r3, r0
 8000920:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8000922:	79fb      	ldrb	r3, [r7, #7]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <SD_disk_initialize+0x14>
 8000928:	2301      	movs	r3, #1
 800092a:	e0d1      	b.n	8000ad0 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 800092c:	4b6a      	ldr	r3, [pc, #424]	@ (8000ad8 <SD_disk_initialize+0x1c0>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	b2db      	uxtb	r3, r3
 8000932:	f003 0302 	and.w	r3, r3, #2
 8000936:	2b00      	cmp	r3, #0
 8000938:	d003      	beq.n	8000942 <SD_disk_initialize+0x2a>
 800093a:	4b67      	ldr	r3, [pc, #412]	@ (8000ad8 <SD_disk_initialize+0x1c0>)
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	b2db      	uxtb	r3, r3
 8000940:	e0c6      	b.n	8000ad0 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8000942:	f7ff fec9 	bl	80006d8 <SD_PowerOn>

	/* slave select */
	SELECT();
 8000946:	f7ff fe33 	bl	80005b0 <SELECT>

	/* check disk type */
	type = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800094e:	2100      	movs	r1, #0
 8000950:	2040      	movs	r0, #64	@ 0x40
 8000952:	f7ff ff8c 	bl	800086e <SD_SendCmd>
 8000956:	4603      	mov	r3, r0
 8000958:	2b01      	cmp	r3, #1
 800095a:	f040 80a1 	bne.w	8000aa0 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800095e:	4b5f      	ldr	r3, [pc, #380]	@ (8000adc <SD_disk_initialize+0x1c4>)
 8000960:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000964:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000966:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800096a:	2048      	movs	r0, #72	@ 0x48
 800096c:	f7ff ff7f 	bl	800086e <SD_SendCmd>
 8000970:	4603      	mov	r3, r0
 8000972:	2b01      	cmp	r3, #1
 8000974:	d155      	bne.n	8000a22 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8000976:	2300      	movs	r3, #0
 8000978:	73fb      	strb	r3, [r7, #15]
 800097a:	e00c      	b.n	8000996 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 800097c:	7bfc      	ldrb	r4, [r7, #15]
 800097e:	f7ff fe67 	bl	8000650 <SPI_RxByte>
 8000982:	4603      	mov	r3, r0
 8000984:	461a      	mov	r2, r3
 8000986:	f104 0310 	add.w	r3, r4, #16
 800098a:	443b      	add	r3, r7
 800098c:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000990:	7bfb      	ldrb	r3, [r7, #15]
 8000992:	3301      	adds	r3, #1
 8000994:	73fb      	strb	r3, [r7, #15]
 8000996:	7bfb      	ldrb	r3, [r7, #15]
 8000998:	2b03      	cmp	r3, #3
 800099a:	d9ef      	bls.n	800097c <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 800099c:	7abb      	ldrb	r3, [r7, #10]
 800099e:	2b01      	cmp	r3, #1
 80009a0:	d17e      	bne.n	8000aa0 <SD_disk_initialize+0x188>
 80009a2:	7afb      	ldrb	r3, [r7, #11]
 80009a4:	2baa      	cmp	r3, #170	@ 0xaa
 80009a6:	d17b      	bne.n	8000aa0 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80009a8:	2100      	movs	r1, #0
 80009aa:	2077      	movs	r0, #119	@ 0x77
 80009ac:	f7ff ff5f 	bl	800086e <SD_SendCmd>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d807      	bhi.n	80009c6 <SD_disk_initialize+0xae>
 80009b6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80009ba:	2069      	movs	r0, #105	@ 0x69
 80009bc:	f7ff ff57 	bl	800086e <SD_SendCmd>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d004      	beq.n	80009d0 <SD_disk_initialize+0xb8>
				} while (Timer1);
 80009c6:	4b45      	ldr	r3, [pc, #276]	@ (8000adc <SD_disk_initialize+0x1c4>)
 80009c8:	881b      	ldrh	r3, [r3, #0]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d1ec      	bne.n	80009a8 <SD_disk_initialize+0x90>
 80009ce:	e000      	b.n	80009d2 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80009d0:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80009d2:	4b42      	ldr	r3, [pc, #264]	@ (8000adc <SD_disk_initialize+0x1c4>)
 80009d4:	881b      	ldrh	r3, [r3, #0]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d062      	beq.n	8000aa0 <SD_disk_initialize+0x188>
 80009da:	2100      	movs	r1, #0
 80009dc:	207a      	movs	r0, #122	@ 0x7a
 80009de:	f7ff ff46 	bl	800086e <SD_SendCmd>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d15b      	bne.n	8000aa0 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80009e8:	2300      	movs	r3, #0
 80009ea:	73fb      	strb	r3, [r7, #15]
 80009ec:	e00c      	b.n	8000a08 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 80009ee:	7bfc      	ldrb	r4, [r7, #15]
 80009f0:	f7ff fe2e 	bl	8000650 <SPI_RxByte>
 80009f4:	4603      	mov	r3, r0
 80009f6:	461a      	mov	r2, r3
 80009f8:	f104 0310 	add.w	r3, r4, #16
 80009fc:	443b      	add	r3, r7
 80009fe:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8000a02:	7bfb      	ldrb	r3, [r7, #15]
 8000a04:	3301      	adds	r3, #1
 8000a06:	73fb      	strb	r3, [r7, #15]
 8000a08:	7bfb      	ldrb	r3, [r7, #15]
 8000a0a:	2b03      	cmp	r3, #3
 8000a0c:	d9ef      	bls.n	80009ee <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8000a0e:	7a3b      	ldrb	r3, [r7, #8]
 8000a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <SD_disk_initialize+0x104>
 8000a18:	230c      	movs	r3, #12
 8000a1a:	e000      	b.n	8000a1e <SD_disk_initialize+0x106>
 8000a1c:	2304      	movs	r3, #4
 8000a1e:	73bb      	strb	r3, [r7, #14]
 8000a20:	e03e      	b.n	8000aa0 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000a22:	2100      	movs	r1, #0
 8000a24:	2077      	movs	r0, #119	@ 0x77
 8000a26:	f7ff ff22 	bl	800086e <SD_SendCmd>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	d808      	bhi.n	8000a42 <SD_disk_initialize+0x12a>
 8000a30:	2100      	movs	r1, #0
 8000a32:	2069      	movs	r0, #105	@ 0x69
 8000a34:	f7ff ff1b 	bl	800086e <SD_SendCmd>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d801      	bhi.n	8000a42 <SD_disk_initialize+0x12a>
 8000a3e:	2302      	movs	r3, #2
 8000a40:	e000      	b.n	8000a44 <SD_disk_initialize+0x12c>
 8000a42:	2301      	movs	r3, #1
 8000a44:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000a46:	7bbb      	ldrb	r3, [r7, #14]
 8000a48:	2b02      	cmp	r3, #2
 8000a4a:	d10e      	bne.n	8000a6a <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	2077      	movs	r0, #119	@ 0x77
 8000a50:	f7ff ff0d 	bl	800086e <SD_SendCmd>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d80e      	bhi.n	8000a78 <SD_disk_initialize+0x160>
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	2069      	movs	r0, #105	@ 0x69
 8000a5e:	f7ff ff06 	bl	800086e <SD_SendCmd>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d107      	bne.n	8000a78 <SD_disk_initialize+0x160>
 8000a68:	e00c      	b.n	8000a84 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	2041      	movs	r0, #65	@ 0x41
 8000a6e:	f7ff fefe 	bl	800086e <SD_SendCmd>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d004      	beq.n	8000a82 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8000a78:	4b18      	ldr	r3, [pc, #96]	@ (8000adc <SD_disk_initialize+0x1c4>)
 8000a7a:	881b      	ldrh	r3, [r3, #0]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d1e2      	bne.n	8000a46 <SD_disk_initialize+0x12e>
 8000a80:	e000      	b.n	8000a84 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a82:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000a84:	4b15      	ldr	r3, [pc, #84]	@ (8000adc <SD_disk_initialize+0x1c4>)
 8000a86:	881b      	ldrh	r3, [r3, #0]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d007      	beq.n	8000a9c <SD_disk_initialize+0x184>
 8000a8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a90:	2050      	movs	r0, #80	@ 0x50
 8000a92:	f7ff feec 	bl	800086e <SD_SendCmd>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <SD_disk_initialize+0x188>
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000aa0:	4a0f      	ldr	r2, [pc, #60]	@ (8000ae0 <SD_disk_initialize+0x1c8>)
 8000aa2:	7bbb      	ldrb	r3, [r7, #14]
 8000aa4:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000aa6:	f7ff fd91 	bl	80005cc <DESELECT>
	SPI_RxByte();
 8000aaa:	f7ff fdd1 	bl	8000650 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000aae:	7bbb      	ldrb	r3, [r7, #14]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d008      	beq.n	8000ac6 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000ab4:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <SD_disk_initialize+0x1c0>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	b2db      	uxtb	r3, r3
 8000aba:	f023 0301 	bic.w	r3, r3, #1
 8000abe:	b2da      	uxtb	r2, r3
 8000ac0:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <SD_disk_initialize+0x1c0>)
 8000ac2:	701a      	strb	r2, [r3, #0]
 8000ac4:	e001      	b.n	8000aca <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000ac6:	f7ff fe49 	bl	800075c <SD_PowerOff>
	}

	return Stat;
 8000aca:	4b03      	ldr	r3, [pc, #12]	@ (8000ad8 <SD_disk_initialize+0x1c0>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	b2db      	uxtb	r3, r3
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3714      	adds	r7, #20
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd90      	pop	{r4, r7, pc}
 8000ad8:	20000000 	.word	0x20000000
 8000adc:	20000094 	.word	0x20000094
 8000ae0:	20000098 	.word	0x20000098

08000ae4 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <SD_disk_status+0x14>
 8000af4:	2301      	movs	r3, #1
 8000af6:	e002      	b.n	8000afe <SD_disk_status+0x1a>
	return Stat;
 8000af8:	4b04      	ldr	r3, [pc, #16]	@ (8000b0c <SD_disk_status+0x28>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	b2db      	uxtb	r3, r3
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	20000000 	.word	0x20000000

08000b10 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60b9      	str	r1, [r7, #8]
 8000b18:	607a      	str	r2, [r7, #4]
 8000b1a:	603b      	str	r3, [r7, #0]
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000b20:	7bfb      	ldrb	r3, [r7, #15]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d102      	bne.n	8000b2c <SD_disk_read+0x1c>
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d101      	bne.n	8000b30 <SD_disk_read+0x20>
 8000b2c:	2304      	movs	r3, #4
 8000b2e:	e051      	b.n	8000bd4 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000b30:	4b2a      	ldr	r3, [pc, #168]	@ (8000bdc <SD_disk_read+0xcc>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <SD_disk_read+0x32>
 8000b3e:	2303      	movs	r3, #3
 8000b40:	e048      	b.n	8000bd4 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000b42:	4b27      	ldr	r3, [pc, #156]	@ (8000be0 <SD_disk_read+0xd0>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	f003 0304 	and.w	r3, r3, #4
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d102      	bne.n	8000b54 <SD_disk_read+0x44>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	025b      	lsls	r3, r3, #9
 8000b52:	607b      	str	r3, [r7, #4]

	SELECT();
 8000b54:	f7ff fd2c 	bl	80005b0 <SELECT>

	if (count == 1)
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d111      	bne.n	8000b82 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000b5e:	6879      	ldr	r1, [r7, #4]
 8000b60:	2051      	movs	r0, #81	@ 0x51
 8000b62:	f7ff fe84 	bl	800086e <SD_SendCmd>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d129      	bne.n	8000bc0 <SD_disk_read+0xb0>
 8000b6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b70:	68b8      	ldr	r0, [r7, #8]
 8000b72:	f7ff fe0b 	bl	800078c <SD_RxDataBlock>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d021      	beq.n	8000bc0 <SD_disk_read+0xb0>
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	603b      	str	r3, [r7, #0]
 8000b80:	e01e      	b.n	8000bc0 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000b82:	6879      	ldr	r1, [r7, #4]
 8000b84:	2052      	movs	r0, #82	@ 0x52
 8000b86:	f7ff fe72 	bl	800086e <SD_SendCmd>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d117      	bne.n	8000bc0 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b90:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b94:	68b8      	ldr	r0, [r7, #8]
 8000b96:	f7ff fdf9 	bl	800078c <SD_RxDataBlock>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d00a      	beq.n	8000bb6 <SD_disk_read+0xa6>
				buff += 512;
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000ba6:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	3b01      	subs	r3, #1
 8000bac:	603b      	str	r3, [r7, #0]
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d1ed      	bne.n	8000b90 <SD_disk_read+0x80>
 8000bb4:	e000      	b.n	8000bb8 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000bb6:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000bb8:	2100      	movs	r1, #0
 8000bba:	204c      	movs	r0, #76	@ 0x4c
 8000bbc:	f7ff fe57 	bl	800086e <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000bc0:	f7ff fd04 	bl	80005cc <DESELECT>
	SPI_RxByte();
 8000bc4:	f7ff fd44 	bl	8000650 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	bf14      	ite	ne
 8000bce:	2301      	movne	r3, #1
 8000bd0:	2300      	moveq	r3, #0
 8000bd2:	b2db      	uxtb	r3, r3
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3710      	adds	r7, #16
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	20000000 	.word	0x20000000
 8000be0:	20000098 	.word	0x20000098

08000be4 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	60b9      	str	r1, [r7, #8]
 8000bec:	607a      	str	r2, [r7, #4]
 8000bee:	603b      	str	r3, [r7, #0]
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000bf4:	7bfb      	ldrb	r3, [r7, #15]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d102      	bne.n	8000c00 <SD_disk_write+0x1c>
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d101      	bne.n	8000c04 <SD_disk_write+0x20>
 8000c00:	2304      	movs	r3, #4
 8000c02:	e06b      	b.n	8000cdc <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000c04:	4b37      	ldr	r3, [pc, #220]	@ (8000ce4 <SD_disk_write+0x100>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	f003 0301 	and.w	r3, r3, #1
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <SD_disk_write+0x32>
 8000c12:	2303      	movs	r3, #3
 8000c14:	e062      	b.n	8000cdc <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000c16:	4b33      	ldr	r3, [pc, #204]	@ (8000ce4 <SD_disk_write+0x100>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	f003 0304 	and.w	r3, r3, #4
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <SD_disk_write+0x44>
 8000c24:	2302      	movs	r3, #2
 8000c26:	e059      	b.n	8000cdc <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000c28:	4b2f      	ldr	r3, [pc, #188]	@ (8000ce8 <SD_disk_write+0x104>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	f003 0304 	and.w	r3, r3, #4
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d102      	bne.n	8000c3a <SD_disk_write+0x56>
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	025b      	lsls	r3, r3, #9
 8000c38:	607b      	str	r3, [r7, #4]

	SELECT();
 8000c3a:	f7ff fcb9 	bl	80005b0 <SELECT>

	if (count == 1)
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d110      	bne.n	8000c66 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000c44:	6879      	ldr	r1, [r7, #4]
 8000c46:	2058      	movs	r0, #88	@ 0x58
 8000c48:	f7ff fe11 	bl	800086e <SD_SendCmd>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d13a      	bne.n	8000cc8 <SD_disk_write+0xe4>
 8000c52:	21fe      	movs	r1, #254	@ 0xfe
 8000c54:	68b8      	ldr	r0, [r7, #8]
 8000c56:	f7ff fdc7 	bl	80007e8 <SD_TxDataBlock>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d033      	beq.n	8000cc8 <SD_disk_write+0xe4>
			count = 0;
 8000c60:	2300      	movs	r3, #0
 8000c62:	603b      	str	r3, [r7, #0]
 8000c64:	e030      	b.n	8000cc8 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000c66:	4b20      	ldr	r3, [pc, #128]	@ (8000ce8 <SD_disk_write+0x104>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d007      	beq.n	8000c82 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000c72:	2100      	movs	r1, #0
 8000c74:	2077      	movs	r0, #119	@ 0x77
 8000c76:	f7ff fdfa 	bl	800086e <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000c7a:	6839      	ldr	r1, [r7, #0]
 8000c7c:	2057      	movs	r0, #87	@ 0x57
 8000c7e:	f7ff fdf6 	bl	800086e <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000c82:	6879      	ldr	r1, [r7, #4]
 8000c84:	2059      	movs	r0, #89	@ 0x59
 8000c86:	f7ff fdf2 	bl	800086e <SD_SendCmd>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d11b      	bne.n	8000cc8 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c90:	21fc      	movs	r1, #252	@ 0xfc
 8000c92:	68b8      	ldr	r0, [r7, #8]
 8000c94:	f7ff fda8 	bl	80007e8 <SD_TxDataBlock>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d00a      	beq.n	8000cb4 <SD_disk_write+0xd0>
				buff += 512;
 8000c9e:	68bb      	ldr	r3, [r7, #8]
 8000ca0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000ca4:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	3b01      	subs	r3, #1
 8000caa:	603b      	str	r3, [r7, #0]
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d1ee      	bne.n	8000c90 <SD_disk_write+0xac>
 8000cb2:	e000      	b.n	8000cb6 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000cb4:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000cb6:	21fd      	movs	r1, #253	@ 0xfd
 8000cb8:	2000      	movs	r0, #0
 8000cba:	f7ff fd95 	bl	80007e8 <SD_TxDataBlock>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d101      	bne.n	8000cc8 <SD_disk_write+0xe4>
			{
				count = 1;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000cc8:	f7ff fc80 	bl	80005cc <DESELECT>
	SPI_RxByte();
 8000ccc:	f7ff fcc0 	bl	8000650 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	bf14      	ite	ne
 8000cd6:	2301      	movne	r3, #1
 8000cd8:	2300      	moveq	r3, #0
 8000cda:	b2db      	uxtb	r3, r3
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	3710      	adds	r7, #16
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	20000000 	.word	0x20000000
 8000ce8:	20000098 	.word	0x20000098

08000cec <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8000cec:	b590      	push	{r4, r7, lr}
 8000cee:	b08b      	sub	sp, #44	@ 0x2c
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	603a      	str	r2, [r7, #0]
 8000cf6:	71fb      	strb	r3, [r7, #7]
 8000cf8:	460b      	mov	r3, r1
 8000cfa:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <SD_disk_ioctl+0x1e>
 8000d06:	2304      	movs	r3, #4
 8000d08:	e113      	b.n	8000f32 <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (ctrl == CTRL_POWER)
 8000d10:	79bb      	ldrb	r3, [r7, #6]
 8000d12:	2b05      	cmp	r3, #5
 8000d14:	d124      	bne.n	8000d60 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000d16:	6a3b      	ldr	r3, [r7, #32]
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b02      	cmp	r3, #2
 8000d1c:	d012      	beq.n	8000d44 <SD_disk_ioctl+0x58>
 8000d1e:	2b02      	cmp	r3, #2
 8000d20:	dc1a      	bgt.n	8000d58 <SD_disk_ioctl+0x6c>
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d002      	beq.n	8000d2c <SD_disk_ioctl+0x40>
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	d006      	beq.n	8000d38 <SD_disk_ioctl+0x4c>
 8000d2a:	e015      	b.n	8000d58 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000d2c:	f7ff fd16 	bl	800075c <SD_PowerOff>
			res = RES_OK;
 8000d30:	2300      	movs	r3, #0
 8000d32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000d36:	e0fa      	b.n	8000f2e <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 8000d38:	f7ff fcce 	bl	80006d8 <SD_PowerOn>
			res = RES_OK;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000d42:	e0f4      	b.n	8000f2e <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000d44:	6a3b      	ldr	r3, [r7, #32]
 8000d46:	1c5c      	adds	r4, r3, #1
 8000d48:	f7ff fd14 	bl	8000774 <SD_CheckPower>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000d50:	2300      	movs	r3, #0
 8000d52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000d56:	e0ea      	b.n	8000f2e <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 8000d58:	2304      	movs	r3, #4
 8000d5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000d5e:	e0e6      	b.n	8000f2e <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000d60:	4b76      	ldr	r3, [pc, #472]	@ (8000f3c <SD_disk_ioctl+0x250>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	f003 0301 	and.w	r3, r3, #1
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <SD_disk_ioctl+0x86>
 8000d6e:	2303      	movs	r3, #3
 8000d70:	e0df      	b.n	8000f32 <SD_disk_ioctl+0x246>

		SELECT();
 8000d72:	f7ff fc1d 	bl	80005b0 <SELECT>

		switch (ctrl)
 8000d76:	79bb      	ldrb	r3, [r7, #6]
 8000d78:	2b0d      	cmp	r3, #13
 8000d7a:	f200 80c9 	bhi.w	8000f10 <SD_disk_ioctl+0x224>
 8000d7e:	a201      	add	r2, pc, #4	@ (adr r2, 8000d84 <SD_disk_ioctl+0x98>)
 8000d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d84:	08000e7b 	.word	0x08000e7b
 8000d88:	08000dbd 	.word	0x08000dbd
 8000d8c:	08000e6b 	.word	0x08000e6b
 8000d90:	08000f11 	.word	0x08000f11
 8000d94:	08000f11 	.word	0x08000f11
 8000d98:	08000f11 	.word	0x08000f11
 8000d9c:	08000f11 	.word	0x08000f11
 8000da0:	08000f11 	.word	0x08000f11
 8000da4:	08000f11 	.word	0x08000f11
 8000da8:	08000f11 	.word	0x08000f11
 8000dac:	08000f11 	.word	0x08000f11
 8000db0:	08000e8d 	.word	0x08000e8d
 8000db4:	08000eb1 	.word	0x08000eb1
 8000db8:	08000ed5 	.word	0x08000ed5
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	2049      	movs	r0, #73	@ 0x49
 8000dc0:	f7ff fd55 	bl	800086e <SD_SendCmd>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	f040 80a6 	bne.w	8000f18 <SD_disk_ioctl+0x22c>
 8000dcc:	f107 030c 	add.w	r3, r7, #12
 8000dd0:	2110      	movs	r1, #16
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f7ff fcda 	bl	800078c <SD_RxDataBlock>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	f000 809c 	beq.w	8000f18 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 8000de0:	7b3b      	ldrb	r3, [r7, #12]
 8000de2:	099b      	lsrs	r3, r3, #6
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d10d      	bne.n	8000e06 <SD_disk_ioctl+0x11a>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000dea:	7d7b      	ldrb	r3, [r7, #21]
 8000dec:	461a      	mov	r2, r3
 8000dee:	7d3b      	ldrb	r3, [r7, #20]
 8000df0:	021b      	lsls	r3, r3, #8
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	4413      	add	r3, r2
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	3301      	adds	r3, #1
 8000dfa:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000dfc:	8bfb      	ldrh	r3, [r7, #30]
 8000dfe:	029a      	lsls	r2, r3, #10
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	e02d      	b.n	8000e62 <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000e06:	7c7b      	ldrb	r3, [r7, #17]
 8000e08:	f003 030f 	and.w	r3, r3, #15
 8000e0c:	b2da      	uxtb	r2, r3
 8000e0e:	7dbb      	ldrb	r3, [r7, #22]
 8000e10:	09db      	lsrs	r3, r3, #7
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	4413      	add	r3, r2
 8000e16:	b2da      	uxtb	r2, r3
 8000e18:	7d7b      	ldrb	r3, [r7, #21]
 8000e1a:	005b      	lsls	r3, r3, #1
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	f003 0306 	and.w	r3, r3, #6
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	4413      	add	r3, r2
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	3302      	adds	r3, #2
 8000e2a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000e2e:	7d3b      	ldrb	r3, [r7, #20]
 8000e30:	099b      	lsrs	r3, r3, #6
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	461a      	mov	r2, r3
 8000e36:	7cfb      	ldrb	r3, [r7, #19]
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	b29b      	uxth	r3, r3
 8000e3c:	4413      	add	r3, r2
 8000e3e:	b29a      	uxth	r2, r3
 8000e40:	7cbb      	ldrb	r3, [r7, #18]
 8000e42:	029b      	lsls	r3, r3, #10
 8000e44:	b29b      	uxth	r3, r3
 8000e46:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	4413      	add	r3, r2
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	3301      	adds	r3, #1
 8000e52:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000e54:	8bfa      	ldrh	r2, [r7, #30]
 8000e56:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e5a:	3b09      	subs	r3, #9
 8000e5c:	409a      	lsls	r2, r3
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000e62:	2300      	movs	r3, #0
 8000e64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
			break;
 8000e68:	e056      	b.n	8000f18 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e70:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000e72:	2300      	movs	r3, #0
 8000e74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000e78:	e055      	b.n	8000f26 <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000e7a:	f7ff fc13 	bl	80006a4 <SD_ReadyWait>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2bff      	cmp	r3, #255	@ 0xff
 8000e82:	d14b      	bne.n	8000f1c <SD_disk_ioctl+0x230>
 8000e84:	2300      	movs	r3, #0
 8000e86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000e8a:	e047      	b.n	8000f1c <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	2049      	movs	r0, #73	@ 0x49
 8000e90:	f7ff fced 	bl	800086e <SD_SendCmd>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d142      	bne.n	8000f20 <SD_disk_ioctl+0x234>
 8000e9a:	2110      	movs	r1, #16
 8000e9c:	6a38      	ldr	r0, [r7, #32]
 8000e9e:	f7ff fc75 	bl	800078c <SD_RxDataBlock>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d03b      	beq.n	8000f20 <SD_disk_ioctl+0x234>
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000eae:	e037      	b.n	8000f20 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	204a      	movs	r0, #74	@ 0x4a
 8000eb4:	f7ff fcdb 	bl	800086e <SD_SendCmd>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d132      	bne.n	8000f24 <SD_disk_ioctl+0x238>
 8000ebe:	2110      	movs	r1, #16
 8000ec0:	6a38      	ldr	r0, [r7, #32]
 8000ec2:	f7ff fc63 	bl	800078c <SD_RxDataBlock>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d02b      	beq.n	8000f24 <SD_disk_ioctl+0x238>
 8000ecc:	2300      	movs	r3, #0
 8000ece:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000ed2:	e027      	b.n	8000f24 <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	207a      	movs	r0, #122	@ 0x7a
 8000ed8:	f7ff fcc9 	bl	800086e <SD_SendCmd>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d116      	bne.n	8000f10 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000ee8:	e00b      	b.n	8000f02 <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 8000eea:	6a3c      	ldr	r4, [r7, #32]
 8000eec:	1c63      	adds	r3, r4, #1
 8000eee:	623b      	str	r3, [r7, #32]
 8000ef0:	f7ff fbae 	bl	8000650 <SPI_RxByte>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000ef8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000efc:	3301      	adds	r3, #1
 8000efe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000f02:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000f06:	2b03      	cmp	r3, #3
 8000f08:	d9ef      	bls.n	8000eea <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
		default:
			res = RES_PARERR;
 8000f10:	2304      	movs	r3, #4
 8000f12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000f16:	e006      	b.n	8000f26 <SD_disk_ioctl+0x23a>
			break;
 8000f18:	bf00      	nop
 8000f1a:	e004      	b.n	8000f26 <SD_disk_ioctl+0x23a>
			break;
 8000f1c:	bf00      	nop
 8000f1e:	e002      	b.n	8000f26 <SD_disk_ioctl+0x23a>
			break;
 8000f20:	bf00      	nop
 8000f22:	e000      	b.n	8000f26 <SD_disk_ioctl+0x23a>
			break;
 8000f24:	bf00      	nop
		}

		DESELECT();
 8000f26:	f7ff fb51 	bl	80005cc <DESELECT>
		SPI_RxByte();
 8000f2a:	f7ff fb91 	bl	8000650 <SPI_RxByte>
	}

	return res;
 8000f2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	372c      	adds	r7, #44	@ 0x2c
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd90      	pop	{r4, r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	20000000 	.word	0x20000000

08000f40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f44:	f000 fc94 	bl	8001870 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f48:	f000 f832 	bl	8000fb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f4c:	f000 f918 	bl	8001180 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f50:	f000 f8ee 	bl	8001130 <MX_DMA_Init>
  MX_SPI1_Init();
 8000f54:	f000 f88c 	bl	8001070 <MX_SPI1_Init>
  MX_FATFS_Init();
 8000f58:	f003 ff8a 	bl	8004e70 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 8000f5c:	f000 f8be 	bl	80010dc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // Iniciar la recepción por DMA
  HAL_UART_Receive_DMA(&huart2, &rxData, 1);
 8000f60:	2201      	movs	r2, #1
 8000f62:	490e      	ldr	r1, [pc, #56]	@ (8000f9c <main+0x5c>)
 8000f64:	480e      	ldr	r0, [pc, #56]	@ (8000fa0 <main+0x60>)
 8000f66:	f002 fe76 	bl	8003c56 <HAL_UART_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (A == 1) {
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <main+0x64>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d105      	bne.n	8000f7e <main+0x3e>
		  read_files();
 8000f72:	f000 f9c1 	bl	80012f8 <read_files>
		  A = 0;
 8000f76:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <main+0x64>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]
 8000f7c:	e7f5      	b.n	8000f6a <main+0x2a>
	  }
	  else if (A == 2){
 8000f7e:	4b09      	ldr	r3, [pc, #36]	@ (8000fa4 <main+0x64>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	2b02      	cmp	r3, #2
 8000f84:	d1f1      	bne.n	8000f6a <main+0x2a>
		 read_and_send_file(File_txt);
 8000f86:	4808      	ldr	r0, [pc, #32]	@ (8000fa8 <main+0x68>)
 8000f88:	f000 fa0c 	bl	80013a4 <read_and_send_file>
		 Bandera = 0;
 8000f8c:	4b07      	ldr	r3, [pc, #28]	@ (8000fac <main+0x6c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	701a      	strb	r2, [r3, #0]
		 A = 0;
 8000f92:	4b04      	ldr	r3, [pc, #16]	@ (8000fa4 <main+0x64>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	701a      	strb	r2, [r3, #0]
	  if (A == 1) {
 8000f98:	e7e7      	b.n	8000f6a <main+0x2a>
 8000f9a:	bf00      	nop
 8000f9c:	200024b4 	.word	0x200024b4
 8000fa0:	200000f4 	.word	0x200000f4
 8000fa4:	20002584 	.word	0x20002584
 8000fa8:	20002520 	.word	0x20002520
 8000fac:	20002585 	.word	0x20002585

08000fb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b094      	sub	sp, #80	@ 0x50
 8000fb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb6:	f107 031c 	add.w	r3, r7, #28
 8000fba:	2234      	movs	r2, #52	@ 0x34
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f007 fa06 	bl	80083d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc4:	f107 0308 	add.w	r3, r7, #8
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
 8000fd2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	4b23      	ldr	r3, [pc, #140]	@ (8001068 <SystemClock_Config+0xb8>)
 8000fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fdc:	4a22      	ldr	r2, [pc, #136]	@ (8001068 <SystemClock_Config+0xb8>)
 8000fde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fe2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fe4:	4b20      	ldr	r3, [pc, #128]	@ (8001068 <SystemClock_Config+0xb8>)
 8000fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	603b      	str	r3, [r7, #0]
 8000ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800106c <SystemClock_Config+0xbc>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800106c <SystemClock_Config+0xbc>)
 8000ffe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001002:	6013      	str	r3, [r2, #0]
 8001004:	4b19      	ldr	r3, [pc, #100]	@ (800106c <SystemClock_Config+0xbc>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800100c:	603b      	str	r3, [r7, #0]
 800100e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001010:	2302      	movs	r3, #2
 8001012:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001014:	2301      	movs	r3, #1
 8001016:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001018:	2310      	movs	r3, #16
 800101a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800101c:	2300      	movs	r3, #0
 800101e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001020:	f107 031c 	add.w	r3, r7, #28
 8001024:	4618      	mov	r0, r3
 8001026:	f001 fe4b 	bl	8002cc0 <HAL_RCC_OscConfig>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001030:	f000 fa1a 	bl	8001468 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001034:	230f      	movs	r3, #15
 8001036:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001038:	2300      	movs	r3, #0
 800103a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103c:	2300      	movs	r3, #0
 800103e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001040:	2300      	movs	r3, #0
 8001042:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001044:	2300      	movs	r3, #0
 8001046:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001048:	f107 0308 	add.w	r3, r7, #8
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f001 fb72 	bl	8002738 <HAL_RCC_ClockConfig>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800105a:	f000 fa05 	bl	8001468 <Error_Handler>
  }
}
 800105e:	bf00      	nop
 8001060:	3750      	adds	r7, #80	@ 0x50
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40023800 	.word	0x40023800
 800106c:	40007000 	.word	0x40007000

08001070 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001074:	4b17      	ldr	r3, [pc, #92]	@ (80010d4 <MX_SPI1_Init+0x64>)
 8001076:	4a18      	ldr	r2, [pc, #96]	@ (80010d8 <MX_SPI1_Init+0x68>)
 8001078:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800107a:	4b16      	ldr	r3, [pc, #88]	@ (80010d4 <MX_SPI1_Init+0x64>)
 800107c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001080:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001082:	4b14      	ldr	r3, [pc, #80]	@ (80010d4 <MX_SPI1_Init+0x64>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001088:	4b12      	ldr	r3, [pc, #72]	@ (80010d4 <MX_SPI1_Init+0x64>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800108e:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <MX_SPI1_Init+0x64>)
 8001090:	2200      	movs	r2, #0
 8001092:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001094:	4b0f      	ldr	r3, [pc, #60]	@ (80010d4 <MX_SPI1_Init+0x64>)
 8001096:	2200      	movs	r2, #0
 8001098:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800109a:	4b0e      	ldr	r3, [pc, #56]	@ (80010d4 <MX_SPI1_Init+0x64>)
 800109c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80010a2:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <MX_SPI1_Init+0x64>)
 80010a4:	2210      	movs	r2, #16
 80010a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010a8:	4b0a      	ldr	r3, [pc, #40]	@ (80010d4 <MX_SPI1_Init+0x64>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010ae:	4b09      	ldr	r3, [pc, #36]	@ (80010d4 <MX_SPI1_Init+0x64>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010b4:	4b07      	ldr	r3, [pc, #28]	@ (80010d4 <MX_SPI1_Init+0x64>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80010ba:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <MX_SPI1_Init+0x64>)
 80010bc:	220a      	movs	r2, #10
 80010be:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010c0:	4804      	ldr	r0, [pc, #16]	@ (80010d4 <MX_SPI1_Init+0x64>)
 80010c2:	f002 f89b 	bl	80031fc <HAL_SPI_Init>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80010cc:	f000 f9cc 	bl	8001468 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010d0:	bf00      	nop
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	2000009c 	.word	0x2000009c
 80010d8:	40013000 	.word	0x40013000

080010dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010e0:	4b11      	ldr	r3, [pc, #68]	@ (8001128 <MX_USART2_UART_Init+0x4c>)
 80010e2:	4a12      	ldr	r2, [pc, #72]	@ (800112c <MX_USART2_UART_Init+0x50>)
 80010e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80010e6:	4b10      	ldr	r3, [pc, #64]	@ (8001128 <MX_USART2_UART_Init+0x4c>)
 80010e8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80010ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <MX_USART2_UART_Init+0x4c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <MX_USART2_UART_Init+0x4c>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001128 <MX_USART2_UART_Init+0x4c>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001100:	4b09      	ldr	r3, [pc, #36]	@ (8001128 <MX_USART2_UART_Init+0x4c>)
 8001102:	220c      	movs	r2, #12
 8001104:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001106:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <MX_USART2_UART_Init+0x4c>)
 8001108:	2200      	movs	r2, #0
 800110a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800110c:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <MX_USART2_UART_Init+0x4c>)
 800110e:	2200      	movs	r2, #0
 8001110:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001112:	4805      	ldr	r0, [pc, #20]	@ (8001128 <MX_USART2_UART_Init+0x4c>)
 8001114:	f002 fcc4 	bl	8003aa0 <HAL_UART_Init>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800111e:	f000 f9a3 	bl	8001468 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	200000f4 	.word	0x200000f4
 800112c:	40004400 	.word	0x40004400

08001130 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
 800113a:	4b10      	ldr	r3, [pc, #64]	@ (800117c <MX_DMA_Init+0x4c>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	4a0f      	ldr	r2, [pc, #60]	@ (800117c <MX_DMA_Init+0x4c>)
 8001140:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001144:	6313      	str	r3, [r2, #48]	@ 0x30
 8001146:	4b0d      	ldr	r3, [pc, #52]	@ (800117c <MX_DMA_Init+0x4c>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001152:	2200      	movs	r2, #0
 8001154:	2100      	movs	r1, #0
 8001156:	2010      	movs	r0, #16
 8001158:	f000 fcfb 	bl	8001b52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800115c:	2010      	movs	r0, #16
 800115e:	f000 fd14 	bl	8001b8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001162:	2200      	movs	r2, #0
 8001164:	2100      	movs	r1, #0
 8001166:	2011      	movs	r0, #17
 8001168:	f000 fcf3 	bl	8001b52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800116c:	2011      	movs	r0, #17
 800116e:	f000 fd0c 	bl	8001b8a <HAL_NVIC_EnableIRQ>

}
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40023800 	.word	0x40023800

08001180 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b088      	sub	sp, #32
 8001184:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001186:	f107 030c 	add.w	r3, r7, #12
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]
 8001190:	609a      	str	r2, [r3, #8]
 8001192:	60da      	str	r2, [r3, #12]
 8001194:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	60bb      	str	r3, [r7, #8]
 800119a:	4b1f      	ldr	r3, [pc, #124]	@ (8001218 <MX_GPIO_Init+0x98>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	4a1e      	ldr	r2, [pc, #120]	@ (8001218 <MX_GPIO_Init+0x98>)
 80011a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001218 <MX_GPIO_Init+0x98>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	607b      	str	r3, [r7, #4]
 80011b6:	4b18      	ldr	r3, [pc, #96]	@ (8001218 <MX_GPIO_Init+0x98>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	4a17      	ldr	r2, [pc, #92]	@ (8001218 <MX_GPIO_Init+0x98>)
 80011bc:	f043 0301 	orr.w	r3, r3, #1
 80011c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c2:	4b15      	ldr	r3, [pc, #84]	@ (8001218 <MX_GPIO_Init+0x98>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	603b      	str	r3, [r7, #0]
 80011d2:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <MX_GPIO_Init+0x98>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	4a10      	ldr	r2, [pc, #64]	@ (8001218 <MX_GPIO_Init+0x98>)
 80011d8:	f043 0302 	orr.w	r3, r3, #2
 80011dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011de:	4b0e      	ldr	r3, [pc, #56]	@ (8001218 <MX_GPIO_Init+0x98>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	603b      	str	r3, [r7, #0]
 80011e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_SS_GPIO_Port, SD_SS_Pin, GPIO_PIN_SET);
 80011ea:	2201      	movs	r2, #1
 80011ec:	2140      	movs	r1, #64	@ 0x40
 80011ee:	480b      	ldr	r0, [pc, #44]	@ (800121c <MX_GPIO_Init+0x9c>)
 80011f0:	f001 fa88 	bl	8002704 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SD_SS_Pin */
  GPIO_InitStruct.Pin = SD_SS_Pin;
 80011f4:	2340      	movs	r3, #64	@ 0x40
 80011f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f8:	2301      	movs	r3, #1
 80011fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001200:	2301      	movs	r3, #1
 8001202:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SD_SS_GPIO_Port, &GPIO_InitStruct);
 8001204:	f107 030c 	add.w	r3, r7, #12
 8001208:	4619      	mov	r1, r3
 800120a:	4804      	ldr	r0, [pc, #16]	@ (800121c <MX_GPIO_Init+0x9c>)
 800120c:	f001 f8e6 	bl	80023dc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001210:	bf00      	nop
 8001212:	3720      	adds	r7, #32
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40023800 	.word	0x40023800
 800121c:	40020400 	.word	0x40020400

08001220 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
// DMA UART

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a1f      	ldr	r2, [pc, #124]	@ (80012ac <HAL_UART_RxCpltCallback+0x8c>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d138      	bne.n	80012a4 <HAL_UART_RxCpltCallback+0x84>
    {
        if (rxData != ',') // Suponiendo que '\n' es el delimitador
 8001232:	4b1f      	ldr	r3, [pc, #124]	@ (80012b0 <HAL_UART_RxCpltCallback+0x90>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b2c      	cmp	r3, #44	@ 0x2c
 8001238:	d012      	beq.n	8001260 <HAL_UART_RxCpltCallback+0x40>
        {
            rxBuffer[rxIndex++] = rxData;
 800123a:	4b1e      	ldr	r3, [pc, #120]	@ (80012b4 <HAL_UART_RxCpltCallback+0x94>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	1c5a      	adds	r2, r3, #1
 8001240:	b2d1      	uxtb	r1, r2
 8001242:	4a1c      	ldr	r2, [pc, #112]	@ (80012b4 <HAL_UART_RxCpltCallback+0x94>)
 8001244:	7011      	strb	r1, [r2, #0]
 8001246:	461a      	mov	r2, r3
 8001248:	4b19      	ldr	r3, [pc, #100]	@ (80012b0 <HAL_UART_RxCpltCallback+0x90>)
 800124a:	7819      	ldrb	r1, [r3, #0]
 800124c:	4b1a      	ldr	r3, [pc, #104]	@ (80012b8 <HAL_UART_RxCpltCallback+0x98>)
 800124e:	5499      	strb	r1, [r3, r2]
            if (rxIndex >= 100) // Evitar desbordamiento del buffer
 8001250:	4b18      	ldr	r3, [pc, #96]	@ (80012b4 <HAL_UART_RxCpltCallback+0x94>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b63      	cmp	r3, #99	@ 0x63
 8001256:	d920      	bls.n	800129a <HAL_UART_RxCpltCallback+0x7a>
            {
                rxIndex = 0;
 8001258:	4b16      	ldr	r3, [pc, #88]	@ (80012b4 <HAL_UART_RxCpltCallback+0x94>)
 800125a:	2200      	movs	r2, #0
 800125c:	701a      	strb	r2, [r3, #0]
 800125e:	e01c      	b.n	800129a <HAL_UART_RxCpltCallback+0x7a>
            }
        }
        else
        {
            rxBuffer[rxIndex] = '\0'; // Terminar la cadena
 8001260:	4b14      	ldr	r3, [pc, #80]	@ (80012b4 <HAL_UART_RxCpltCallback+0x94>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	461a      	mov	r2, r3
 8001266:	4b14      	ldr	r3, [pc, #80]	@ (80012b8 <HAL_UART_RxCpltCallback+0x98>)
 8001268:	2100      	movs	r1, #0
 800126a:	5499      	strb	r1, [r3, r2]
            ///////////////////////////////////////////


            // Verificar el primer carácter del buffer
            if (rxBuffer[0] == '1') {
 800126c:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <HAL_UART_RxCpltCallback+0x98>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b31      	cmp	r3, #49	@ 0x31
 8001272:	d103      	bne.n	800127c <HAL_UART_RxCpltCallback+0x5c>
                A = 1;
 8001274:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <HAL_UART_RxCpltCallback+0x9c>)
 8001276:	2201      	movs	r2, #1
 8001278:	701a      	strb	r2, [r3, #0]
 800127a:	e00b      	b.n	8001294 <HAL_UART_RxCpltCallback+0x74>
            } else if (rxBuffer[0] == '2') {
 800127c:	4b0e      	ldr	r3, [pc, #56]	@ (80012b8 <HAL_UART_RxCpltCallback+0x98>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b32      	cmp	r3, #50	@ 0x32
 8001282:	d107      	bne.n	8001294 <HAL_UART_RxCpltCallback+0x74>
            	strcpy(File_txt, rxBuffer + 1); // Copiar desde el segundo carácter
 8001284:	4b0e      	ldr	r3, [pc, #56]	@ (80012c0 <HAL_UART_RxCpltCallback+0xa0>)
 8001286:	4619      	mov	r1, r3
 8001288:	480e      	ldr	r0, [pc, #56]	@ (80012c4 <HAL_UART_RxCpltCallback+0xa4>)
 800128a:	f007 f8eb 	bl	8008464 <strcpy>
            	A = 2;
 800128e:	4b0b      	ldr	r3, [pc, #44]	@ (80012bc <HAL_UART_RxCpltCallback+0x9c>)
 8001290:	2202      	movs	r2, #2
 8001292:	701a      	strb	r2, [r3, #0]
            }

            //////////////////////////////////////////
            rxIndex = 0; // Reiniciar el índice para la próxima palabra
 8001294:	4b07      	ldr	r3, [pc, #28]	@ (80012b4 <HAL_UART_RxCpltCallback+0x94>)
 8001296:	2200      	movs	r2, #0
 8001298:	701a      	strb	r2, [r3, #0]
        }

        // Reiniciar la recepción de un nuevo dato
        HAL_UART_Receive_DMA(&huart2, &rxData, 1);
 800129a:	2201      	movs	r2, #1
 800129c:	4904      	ldr	r1, [pc, #16]	@ (80012b0 <HAL_UART_RxCpltCallback+0x90>)
 800129e:	480a      	ldr	r0, [pc, #40]	@ (80012c8 <HAL_UART_RxCpltCallback+0xa8>)
 80012a0:	f002 fcd9 	bl	8003c56 <HAL_UART_Receive_DMA>
    }
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	40004400 	.word	0x40004400
 80012b0:	200024b4 	.word	0x200024b4
 80012b4:	2000251c 	.word	0x2000251c
 80012b8:	200024b8 	.word	0x200024b8
 80012bc:	20002584 	.word	0x20002584
 80012c0:	200024b9 	.word	0x200024b9
 80012c4:	20002520 	.word	0x20002520
 80012c8:	200000f4 	.word	0x200000f4

080012cc <transmit_uart>:

void transmit_uart(char *data)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)data, strlen(data), HAL_MAX_DELAY);
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f7fe ff9b 	bl	8000210 <strlen>
 80012da:	4603      	mov	r3, r0
 80012dc:	b29a      	uxth	r2, r3
 80012de:	f04f 33ff 	mov.w	r3, #4294967295
 80012e2:	6879      	ldr	r1, [r7, #4]
 80012e4:	4803      	ldr	r0, [pc, #12]	@ (80012f4 <transmit_uart+0x28>)
 80012e6:	f002 fc2b 	bl	8003b40 <HAL_UART_Transmit>
}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	200000f4 	.word	0x200000f4

080012f8 <read_files>:

void read_files(){
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
	if (f_mount(&fs, "", 1) == FR_OK) {
 80012fc:	2201      	movs	r2, #1
 80012fe:	491f      	ldr	r1, [pc, #124]	@ (800137c <read_files+0x84>)
 8001300:	481f      	ldr	r0, [pc, #124]	@ (8001380 <read_files+0x88>)
 8001302:	f006 f9e5 	bl	80076d0 <f_mount>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d135      	bne.n	8001378 <read_files+0x80>
		// Abrir el directorio raíz
		fres = f_opendir(&dir, path);
 800130c:	491d      	ldr	r1, [pc, #116]	@ (8001384 <read_files+0x8c>)
 800130e:	481e      	ldr	r0, [pc, #120]	@ (8001388 <read_files+0x90>)
 8001310:	f006 fdf3 	bl	8007efa <f_opendir>
 8001314:	4603      	mov	r3, r0
 8001316:	461a      	mov	r2, r3
 8001318:	4b1c      	ldr	r3, [pc, #112]	@ (800138c <read_files+0x94>)
 800131a:	701a      	strb	r2, [r3, #0]
		if (fres == FR_OK) {
 800131c:	4b1b      	ldr	r3, [pc, #108]	@ (800138c <read_files+0x94>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d124      	bne.n	800136e <read_files+0x76>
			while (1) {
				fres = f_readdir(&dir, &fno); // Leer un archivo
 8001324:	491a      	ldr	r1, [pc, #104]	@ (8001390 <read_files+0x98>)
 8001326:	4818      	ldr	r0, [pc, #96]	@ (8001388 <read_files+0x90>)
 8001328:	f006 fe80 	bl	800802c <f_readdir>
 800132c:	4603      	mov	r3, r0
 800132e:	461a      	mov	r2, r3
 8001330:	4b16      	ldr	r3, [pc, #88]	@ (800138c <read_files+0x94>)
 8001332:	701a      	strb	r2, [r3, #0]
				if (fres != FR_OK || fno.fname[0] == 0) break; // No más archivos
 8001334:	4b15      	ldr	r3, [pc, #84]	@ (800138c <read_files+0x94>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d115      	bne.n	8001368 <read_files+0x70>
 800133c:	4b14      	ldr	r3, [pc, #80]	@ (8001390 <read_files+0x98>)
 800133e:	7d9b      	ldrb	r3, [r3, #22]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d011      	beq.n	8001368 <read_files+0x70>
				if (strstr(fno.fname, ".txt")) { // Verificar si es un archivo .txt
 8001344:	4913      	ldr	r1, [pc, #76]	@ (8001394 <read_files+0x9c>)
 8001346:	4814      	ldr	r0, [pc, #80]	@ (8001398 <read_files+0xa0>)
 8001348:	f007 f84a 	bl	80083e0 <strstr>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d0e8      	beq.n	8001324 <read_files+0x2c>
					snprintf(buffer, sizeof(buffer), "%s\r;", fno.fname);
 8001352:	4b11      	ldr	r3, [pc, #68]	@ (8001398 <read_files+0xa0>)
 8001354:	4a11      	ldr	r2, [pc, #68]	@ (800139c <read_files+0xa4>)
 8001356:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800135a:	4811      	ldr	r0, [pc, #68]	@ (80013a0 <read_files+0xa8>)
 800135c:	f007 f804 	bl	8008368 <sniprintf>
					transmit_uart(buffer);
 8001360:	480f      	ldr	r0, [pc, #60]	@ (80013a0 <read_files+0xa8>)
 8001362:	f7ff ffb3 	bl	80012cc <transmit_uart>
				fres = f_readdir(&dir, &fno); // Leer un archivo
 8001366:	e7dd      	b.n	8001324 <read_files+0x2c>
				}
			}
			f_closedir(&dir);
 8001368:	4807      	ldr	r0, [pc, #28]	@ (8001388 <read_files+0x90>)
 800136a:	f006 fe39 	bl	8007fe0 <f_closedir>
		}
		f_mount(NULL, "", 1); // Desmontar el sistema de archivos
 800136e:	2201      	movs	r2, #1
 8001370:	4902      	ldr	r1, [pc, #8]	@ (800137c <read_files+0x84>)
 8001372:	2000      	movs	r0, #0
 8001374:	f006 f9ac 	bl	80076d0 <f_mount>
	}
}
 8001378:	bf00      	nop
 800137a:	bd80      	pop	{r7, pc}
 800137c:	08008d24 	.word	0x08008d24
 8001380:	200001fc 	.word	0x200001fc
 8001384:	20000004 	.word	0x20000004
 8001388:	20002380 	.word	0x20002380
 800138c:	20002264 	.word	0x20002264
 8001390:	20002268 	.word	0x20002268
 8001394:	08008d28 	.word	0x08008d28
 8001398:	2000227e 	.word	0x2000227e
 800139c:	08008d30 	.word	0x08008d30
 80013a0:	200023b4 	.word	0x200023b4

080013a4 <read_and_send_file>:

void read_and_send_file(char *filename)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
    fres = f_mount(&fs, "", 1);
 80013ac:	2201      	movs	r2, #1
 80013ae:	4925      	ldr	r1, [pc, #148]	@ (8001444 <read_and_send_file+0xa0>)
 80013b0:	4825      	ldr	r0, [pc, #148]	@ (8001448 <read_and_send_file+0xa4>)
 80013b2:	f006 f98d 	bl	80076d0 <f_mount>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b24      	ldr	r3, [pc, #144]	@ (800144c <read_and_send_file+0xa8>)
 80013bc:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK)
 80013be:	4b23      	ldr	r3, [pc, #140]	@ (800144c <read_and_send_file+0xa8>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d003      	beq.n	80013ce <read_and_send_file+0x2a>
    {
        transmit_uart("Error al montar la tarjeta SD\n");
 80013c6:	4822      	ldr	r0, [pc, #136]	@ (8001450 <read_and_send_file+0xac>)
 80013c8:	f7ff ff80 	bl	80012cc <transmit_uart>
        return;
 80013cc:	e037      	b.n	800143e <read_and_send_file+0x9a>
    }

    fres = f_open(&fil, filename, FA_READ);
 80013ce:	2201      	movs	r2, #1
 80013d0:	6879      	ldr	r1, [r7, #4]
 80013d2:	4820      	ldr	r0, [pc, #128]	@ (8001454 <read_and_send_file+0xb0>)
 80013d4:	f006 f9c2 	bl	800775c <f_open>
 80013d8:	4603      	mov	r3, r0
 80013da:	461a      	mov	r2, r3
 80013dc:	4b1b      	ldr	r3, [pc, #108]	@ (800144c <read_and_send_file+0xa8>)
 80013de:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK)
 80013e0:	4b1a      	ldr	r3, [pc, #104]	@ (800144c <read_and_send_file+0xa8>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d00b      	beq.n	8001400 <read_and_send_file+0x5c>
    {
        transmit_uart("Error al abrir el archivo\n");
 80013e8:	481b      	ldr	r0, [pc, #108]	@ (8001458 <read_and_send_file+0xb4>)
 80013ea:	f7ff ff6f 	bl	80012cc <transmit_uart>
        f_mount(NULL, "", 1);
 80013ee:	2201      	movs	r2, #1
 80013f0:	4914      	ldr	r1, [pc, #80]	@ (8001444 <read_and_send_file+0xa0>)
 80013f2:	2000      	movs	r0, #0
 80013f4:	f006 f96c 	bl	80076d0 <f_mount>
        return;
 80013f8:	e021      	b.n	800143e <read_and_send_file+0x9a>
    }

    while (f_gets(buffer, sizeof(buffer), &fil))
    {
    	transmit_uart(buffer);
 80013fa:	4818      	ldr	r0, [pc, #96]	@ (800145c <read_and_send_file+0xb8>)
 80013fc:	f7ff ff66 	bl	80012cc <transmit_uart>
    while (f_gets(buffer, sizeof(buffer), &fil))
 8001400:	4a14      	ldr	r2, [pc, #80]	@ (8001454 <read_and_send_file+0xb0>)
 8001402:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001406:	4815      	ldr	r0, [pc, #84]	@ (800145c <read_and_send_file+0xb8>)
 8001408:	f006 fe4d 	bl	80080a6 <f_gets>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1f3      	bne.n	80013fa <read_and_send_file+0x56>
    }
    transmit_uart("A");
 8001412:	4813      	ldr	r0, [pc, #76]	@ (8001460 <read_and_send_file+0xbc>)
 8001414:	f7ff ff5a 	bl	80012cc <transmit_uart>
    fres = f_close(&fil);
 8001418:	480e      	ldr	r0, [pc, #56]	@ (8001454 <read_and_send_file+0xb0>)
 800141a:	f006 fd44 	bl	8007ea6 <f_close>
 800141e:	4603      	mov	r3, r0
 8001420:	461a      	mov	r2, r3
 8001422:	4b0a      	ldr	r3, [pc, #40]	@ (800144c <read_and_send_file+0xa8>)
 8001424:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK)
 8001426:	4b09      	ldr	r3, [pc, #36]	@ (800144c <read_and_send_file+0xa8>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d002      	beq.n	8001434 <read_and_send_file+0x90>
    {
        transmit_uart("Error al cerrar el archivo\n");
 800142e:	480d      	ldr	r0, [pc, #52]	@ (8001464 <read_and_send_file+0xc0>)
 8001430:	f7ff ff4c 	bl	80012cc <transmit_uart>
    }

    f_mount(NULL, "", 1);
 8001434:	2201      	movs	r2, #1
 8001436:	4903      	ldr	r1, [pc, #12]	@ (8001444 <read_and_send_file+0xa0>)
 8001438:	2000      	movs	r0, #0
 800143a:	f006 f949 	bl	80076d0 <f_mount>
}
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	08008d24 	.word	0x08008d24
 8001448:	200001fc 	.word	0x200001fc
 800144c:	20002264 	.word	0x20002264
 8001450:	08008d38 	.word	0x08008d38
 8001454:	20001234 	.word	0x20001234
 8001458:	08008d58 	.word	0x08008d58
 800145c:	200023b4 	.word	0x200023b4
 8001460:	08008d74 	.word	0x08008d74
 8001464:	08008d78 	.word	0x08008d78

08001468 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800146c:	b672      	cpsid	i
}
 800146e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001470:	bf00      	nop
 8001472:	e7fd      	b.n	8001470 <Error_Handler+0x8>

08001474 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	607b      	str	r3, [r7, #4]
 800147e:	4b10      	ldr	r3, [pc, #64]	@ (80014c0 <HAL_MspInit+0x4c>)
 8001480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001482:	4a0f      	ldr	r2, [pc, #60]	@ (80014c0 <HAL_MspInit+0x4c>)
 8001484:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001488:	6453      	str	r3, [r2, #68]	@ 0x44
 800148a:	4b0d      	ldr	r3, [pc, #52]	@ (80014c0 <HAL_MspInit+0x4c>)
 800148c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001492:	607b      	str	r3, [r7, #4]
 8001494:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	603b      	str	r3, [r7, #0]
 800149a:	4b09      	ldr	r3, [pc, #36]	@ (80014c0 <HAL_MspInit+0x4c>)
 800149c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149e:	4a08      	ldr	r2, [pc, #32]	@ (80014c0 <HAL_MspInit+0x4c>)
 80014a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a6:	4b06      	ldr	r3, [pc, #24]	@ (80014c0 <HAL_MspInit+0x4c>)
 80014a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ae:	603b      	str	r3, [r7, #0]
 80014b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	40023800 	.word	0x40023800

080014c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08a      	sub	sp, #40	@ 0x28
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a19      	ldr	r2, [pc, #100]	@ (8001548 <HAL_SPI_MspInit+0x84>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d12b      	bne.n	800153e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	613b      	str	r3, [r7, #16]
 80014ea:	4b18      	ldr	r3, [pc, #96]	@ (800154c <HAL_SPI_MspInit+0x88>)
 80014ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ee:	4a17      	ldr	r2, [pc, #92]	@ (800154c <HAL_SPI_MspInit+0x88>)
 80014f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80014f6:	4b15      	ldr	r3, [pc, #84]	@ (800154c <HAL_SPI_MspInit+0x88>)
 80014f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014fe:	613b      	str	r3, [r7, #16]
 8001500:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	4b11      	ldr	r3, [pc, #68]	@ (800154c <HAL_SPI_MspInit+0x88>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	4a10      	ldr	r2, [pc, #64]	@ (800154c <HAL_SPI_MspInit+0x88>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	6313      	str	r3, [r2, #48]	@ 0x30
 8001512:	4b0e      	ldr	r3, [pc, #56]	@ (800154c <HAL_SPI_MspInit+0x88>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MSO_Pin|SD_MOSI_Pin;
 800151e:	23e0      	movs	r3, #224	@ 0xe0
 8001520:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001522:	2302      	movs	r3, #2
 8001524:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152a:	2303      	movs	r3, #3
 800152c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800152e:	2305      	movs	r3, #5
 8001530:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001532:	f107 0314 	add.w	r3, r7, #20
 8001536:	4619      	mov	r1, r3
 8001538:	4805      	ldr	r0, [pc, #20]	@ (8001550 <HAL_SPI_MspInit+0x8c>)
 800153a:	f000 ff4f 	bl	80023dc <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800153e:	bf00      	nop
 8001540:	3728      	adds	r7, #40	@ 0x28
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40013000 	.word	0x40013000
 800154c:	40023800 	.word	0x40023800
 8001550:	40020000 	.word	0x40020000

08001554 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b08a      	sub	sp, #40	@ 0x28
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155c:	f107 0314 	add.w	r3, r7, #20
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a4b      	ldr	r2, [pc, #300]	@ (80016a0 <HAL_UART_MspInit+0x14c>)
 8001572:	4293      	cmp	r3, r2
 8001574:	f040 8090 	bne.w	8001698 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001578:	2300      	movs	r3, #0
 800157a:	613b      	str	r3, [r7, #16]
 800157c:	4b49      	ldr	r3, [pc, #292]	@ (80016a4 <HAL_UART_MspInit+0x150>)
 800157e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001580:	4a48      	ldr	r2, [pc, #288]	@ (80016a4 <HAL_UART_MspInit+0x150>)
 8001582:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001586:	6413      	str	r3, [r2, #64]	@ 0x40
 8001588:	4b46      	ldr	r3, [pc, #280]	@ (80016a4 <HAL_UART_MspInit+0x150>)
 800158a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001590:	613b      	str	r3, [r7, #16]
 8001592:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001594:	2300      	movs	r3, #0
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	4b42      	ldr	r3, [pc, #264]	@ (80016a4 <HAL_UART_MspInit+0x150>)
 800159a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159c:	4a41      	ldr	r2, [pc, #260]	@ (80016a4 <HAL_UART_MspInit+0x150>)
 800159e:	f043 0301 	orr.w	r3, r3, #1
 80015a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a4:	4b3f      	ldr	r3, [pc, #252]	@ (80016a4 <HAL_UART_MspInit+0x150>)
 80015a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a8:	f003 0301 	and.w	r3, r3, #1
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015b0:	230c      	movs	r3, #12
 80015b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b4:	2302      	movs	r3, #2
 80015b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015bc:	2303      	movs	r3, #3
 80015be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015c0:	2307      	movs	r3, #7
 80015c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	4619      	mov	r1, r3
 80015ca:	4837      	ldr	r0, [pc, #220]	@ (80016a8 <HAL_UART_MspInit+0x154>)
 80015cc:	f000 ff06 	bl	80023dc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80015d0:	4b36      	ldr	r3, [pc, #216]	@ (80016ac <HAL_UART_MspInit+0x158>)
 80015d2:	4a37      	ldr	r2, [pc, #220]	@ (80016b0 <HAL_UART_MspInit+0x15c>)
 80015d4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80015d6:	4b35      	ldr	r3, [pc, #212]	@ (80016ac <HAL_UART_MspInit+0x158>)
 80015d8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80015dc:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015de:	4b33      	ldr	r3, [pc, #204]	@ (80016ac <HAL_UART_MspInit+0x158>)
 80015e0:	2240      	movs	r2, #64	@ 0x40
 80015e2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015e4:	4b31      	ldr	r3, [pc, #196]	@ (80016ac <HAL_UART_MspInit+0x158>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015ea:	4b30      	ldr	r3, [pc, #192]	@ (80016ac <HAL_UART_MspInit+0x158>)
 80015ec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015f0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015f2:	4b2e      	ldr	r3, [pc, #184]	@ (80016ac <HAL_UART_MspInit+0x158>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015f8:	4b2c      	ldr	r3, [pc, #176]	@ (80016ac <HAL_UART_MspInit+0x158>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80015fe:	4b2b      	ldr	r3, [pc, #172]	@ (80016ac <HAL_UART_MspInit+0x158>)
 8001600:	2200      	movs	r2, #0
 8001602:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001604:	4b29      	ldr	r3, [pc, #164]	@ (80016ac <HAL_UART_MspInit+0x158>)
 8001606:	2200      	movs	r2, #0
 8001608:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800160a:	4b28      	ldr	r3, [pc, #160]	@ (80016ac <HAL_UART_MspInit+0x158>)
 800160c:	2200      	movs	r2, #0
 800160e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001610:	4826      	ldr	r0, [pc, #152]	@ (80016ac <HAL_UART_MspInit+0x158>)
 8001612:	f000 fae1 	bl	8001bd8 <HAL_DMA_Init>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800161c:	f7ff ff24 	bl	8001468 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	4a22      	ldr	r2, [pc, #136]	@ (80016ac <HAL_UART_MspInit+0x158>)
 8001624:	639a      	str	r2, [r3, #56]	@ 0x38
 8001626:	4a21      	ldr	r2, [pc, #132]	@ (80016ac <HAL_UART_MspInit+0x158>)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800162c:	4b21      	ldr	r3, [pc, #132]	@ (80016b4 <HAL_UART_MspInit+0x160>)
 800162e:	4a22      	ldr	r2, [pc, #136]	@ (80016b8 <HAL_UART_MspInit+0x164>)
 8001630:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001632:	4b20      	ldr	r3, [pc, #128]	@ (80016b4 <HAL_UART_MspInit+0x160>)
 8001634:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001638:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800163a:	4b1e      	ldr	r3, [pc, #120]	@ (80016b4 <HAL_UART_MspInit+0x160>)
 800163c:	2200      	movs	r2, #0
 800163e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001640:	4b1c      	ldr	r3, [pc, #112]	@ (80016b4 <HAL_UART_MspInit+0x160>)
 8001642:	2200      	movs	r2, #0
 8001644:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001646:	4b1b      	ldr	r3, [pc, #108]	@ (80016b4 <HAL_UART_MspInit+0x160>)
 8001648:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800164c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800164e:	4b19      	ldr	r3, [pc, #100]	@ (80016b4 <HAL_UART_MspInit+0x160>)
 8001650:	2200      	movs	r2, #0
 8001652:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001654:	4b17      	ldr	r3, [pc, #92]	@ (80016b4 <HAL_UART_MspInit+0x160>)
 8001656:	2200      	movs	r2, #0
 8001658:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800165a:	4b16      	ldr	r3, [pc, #88]	@ (80016b4 <HAL_UART_MspInit+0x160>)
 800165c:	2200      	movs	r2, #0
 800165e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001660:	4b14      	ldr	r3, [pc, #80]	@ (80016b4 <HAL_UART_MspInit+0x160>)
 8001662:	2200      	movs	r2, #0
 8001664:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001666:	4b13      	ldr	r3, [pc, #76]	@ (80016b4 <HAL_UART_MspInit+0x160>)
 8001668:	2200      	movs	r2, #0
 800166a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800166c:	4811      	ldr	r0, [pc, #68]	@ (80016b4 <HAL_UART_MspInit+0x160>)
 800166e:	f000 fab3 	bl	8001bd8 <HAL_DMA_Init>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8001678:	f7ff fef6 	bl	8001468 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	4a0d      	ldr	r2, [pc, #52]	@ (80016b4 <HAL_UART_MspInit+0x160>)
 8001680:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001682:	4a0c      	ldr	r2, [pc, #48]	@ (80016b4 <HAL_UART_MspInit+0x160>)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001688:	2200      	movs	r2, #0
 800168a:	2100      	movs	r1, #0
 800168c:	2026      	movs	r0, #38	@ 0x26
 800168e:	f000 fa60 	bl	8001b52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001692:	2026      	movs	r0, #38	@ 0x26
 8001694:	f000 fa79 	bl	8001b8a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001698:	bf00      	nop
 800169a:	3728      	adds	r7, #40	@ 0x28
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40004400 	.word	0x40004400
 80016a4:	40023800 	.word	0x40023800
 80016a8:	40020000 	.word	0x40020000
 80016ac:	2000013c 	.word	0x2000013c
 80016b0:	400260a0 	.word	0x400260a0
 80016b4:	2000019c 	.word	0x2000019c
 80016b8:	40026088 	.word	0x40026088

080016bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <NMI_Handler+0x4>

080016c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <HardFault_Handler+0x4>

080016cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <MemManage_Handler+0x4>

080016d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <BusFault_Handler+0x4>

080016dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <UsageFault_Handler+0x4>

080016e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016e8:	bf00      	nop
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr

080016f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016f2:	b480      	push	{r7}
 80016f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
	...

08001710 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if(Timer1>0){
 8001714:	4b0c      	ldr	r3, [pc, #48]	@ (8001748 <SysTick_Handler+0x38>)
 8001716:	881b      	ldrh	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d005      	beq.n	8001728 <SysTick_Handler+0x18>
  Timer1--;
 800171c:	4b0a      	ldr	r3, [pc, #40]	@ (8001748 <SysTick_Handler+0x38>)
 800171e:	881b      	ldrh	r3, [r3, #0]
 8001720:	3b01      	subs	r3, #1
 8001722:	b29a      	uxth	r2, r3
 8001724:	4b08      	ldr	r3, [pc, #32]	@ (8001748 <SysTick_Handler+0x38>)
 8001726:	801a      	strh	r2, [r3, #0]
  }
  if(Timer2>0){
 8001728:	4b08      	ldr	r3, [pc, #32]	@ (800174c <SysTick_Handler+0x3c>)
 800172a:	881b      	ldrh	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d005      	beq.n	800173c <SysTick_Handler+0x2c>
  Timer2--;
 8001730:	4b06      	ldr	r3, [pc, #24]	@ (800174c <SysTick_Handler+0x3c>)
 8001732:	881b      	ldrh	r3, [r3, #0]
 8001734:	3b01      	subs	r3, #1
 8001736:	b29a      	uxth	r2, r3
 8001738:	4b04      	ldr	r3, [pc, #16]	@ (800174c <SysTick_Handler+0x3c>)
 800173a:	801a      	strh	r2, [r3, #0]
  }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800173c:	f000 f8ea 	bl	8001914 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8001740:	f000 fa3d 	bl	8001bbe <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20000094 	.word	0x20000094
 800174c:	20000096 	.word	0x20000096

08001750 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001754:	4802      	ldr	r0, [pc, #8]	@ (8001760 <DMA1_Stream5_IRQHandler+0x10>)
 8001756:	f000 fbd7 	bl	8001f08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	2000019c 	.word	0x2000019c

08001764 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001768:	4802      	ldr	r0, [pc, #8]	@ (8001774 <DMA1_Stream6_IRQHandler+0x10>)
 800176a:	f000 fbcd 	bl	8001f08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	2000013c 	.word	0x2000013c

08001778 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800177c:	4802      	ldr	r0, [pc, #8]	@ (8001788 <USART2_IRQHandler+0x10>)
 800177e:	f002 fa8f 	bl	8003ca0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	200000f4 	.word	0x200000f4

0800178c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001794:	4a14      	ldr	r2, [pc, #80]	@ (80017e8 <_sbrk+0x5c>)
 8001796:	4b15      	ldr	r3, [pc, #84]	@ (80017ec <_sbrk+0x60>)
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017a0:	4b13      	ldr	r3, [pc, #76]	@ (80017f0 <_sbrk+0x64>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d102      	bne.n	80017ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017a8:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <_sbrk+0x64>)
 80017aa:	4a12      	ldr	r2, [pc, #72]	@ (80017f4 <_sbrk+0x68>)
 80017ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017ae:	4b10      	ldr	r3, [pc, #64]	@ (80017f0 <_sbrk+0x64>)
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d207      	bcs.n	80017cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017bc:	f006 fe26 	bl	800840c <__errno>
 80017c0:	4603      	mov	r3, r0
 80017c2:	220c      	movs	r2, #12
 80017c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ca:	e009      	b.n	80017e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017cc:	4b08      	ldr	r3, [pc, #32]	@ (80017f0 <_sbrk+0x64>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017d2:	4b07      	ldr	r3, [pc, #28]	@ (80017f0 <_sbrk+0x64>)
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4413      	add	r3, r2
 80017da:	4a05      	ldr	r2, [pc, #20]	@ (80017f0 <_sbrk+0x64>)
 80017dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017de:	68fb      	ldr	r3, [r7, #12]
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3718      	adds	r7, #24
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20020000 	.word	0x20020000
 80017ec:	00000400 	.word	0x00000400
 80017f0:	20002588 	.word	0x20002588
 80017f4:	20002918 	.word	0x20002918

080017f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017fc:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <SystemInit+0x20>)
 80017fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001802:	4a05      	ldr	r2, [pc, #20]	@ (8001818 <SystemInit+0x20>)
 8001804:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001808:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800180c:	bf00      	nop
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800181c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001854 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001820:	f7ff ffea 	bl	80017f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001824:	480c      	ldr	r0, [pc, #48]	@ (8001858 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001826:	490d      	ldr	r1, [pc, #52]	@ (800185c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001828:	4a0d      	ldr	r2, [pc, #52]	@ (8001860 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800182a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800182c:	e002      	b.n	8001834 <LoopCopyDataInit>

0800182e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800182e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001830:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001832:	3304      	adds	r3, #4

08001834 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001834:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001836:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001838:	d3f9      	bcc.n	800182e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800183a:	4a0a      	ldr	r2, [pc, #40]	@ (8001864 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800183c:	4c0a      	ldr	r4, [pc, #40]	@ (8001868 <LoopFillZerobss+0x22>)
  movs r3, #0
 800183e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001840:	e001      	b.n	8001846 <LoopFillZerobss>

08001842 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001842:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001844:	3204      	adds	r2, #4

08001846 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001846:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001848:	d3fb      	bcc.n	8001842 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800184a:	f006 fde5 	bl	8008418 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800184e:	f7ff fb77 	bl	8000f40 <main>
  bx  lr    
 8001852:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001854:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800185c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001860:	08009280 	.word	0x08009280
  ldr r2, =_sbss
 8001864:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001868:	20002914 	.word	0x20002914

0800186c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800186c:	e7fe      	b.n	800186c <ADC_IRQHandler>
	...

08001870 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001874:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <HAL_Init+0x40>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a0d      	ldr	r2, [pc, #52]	@ (80018b0 <HAL_Init+0x40>)
 800187a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800187e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001880:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <HAL_Init+0x40>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a0a      	ldr	r2, [pc, #40]	@ (80018b0 <HAL_Init+0x40>)
 8001886:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800188a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800188c:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <HAL_Init+0x40>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a07      	ldr	r2, [pc, #28]	@ (80018b0 <HAL_Init+0x40>)
 8001892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001896:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001898:	2003      	movs	r0, #3
 800189a:	f000 f94f 	bl	8001b3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800189e:	200f      	movs	r0, #15
 80018a0:	f000 f808 	bl	80018b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018a4:	f7ff fde6 	bl	8001474 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40023c00 	.word	0x40023c00

080018b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018bc:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <HAL_InitTick+0x54>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	4b12      	ldr	r3, [pc, #72]	@ (800190c <HAL_InitTick+0x58>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	4619      	mov	r1, r3
 80018c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d2:	4618      	mov	r0, r3
 80018d4:	f000 f967 	bl	8001ba6 <HAL_SYSTICK_Config>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e00e      	b.n	8001900 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2b0f      	cmp	r3, #15
 80018e6:	d80a      	bhi.n	80018fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e8:	2200      	movs	r2, #0
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	f04f 30ff 	mov.w	r0, #4294967295
 80018f0:	f000 f92f 	bl	8001b52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018f4:	4a06      	ldr	r2, [pc, #24]	@ (8001910 <HAL_InitTick+0x5c>)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	e000      	b.n	8001900 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
}
 8001900:	4618      	mov	r0, r3
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000008 	.word	0x20000008
 800190c:	20000010 	.word	0x20000010
 8001910:	2000000c 	.word	0x2000000c

08001914 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001918:	4b06      	ldr	r3, [pc, #24]	@ (8001934 <HAL_IncTick+0x20>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	461a      	mov	r2, r3
 800191e:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <HAL_IncTick+0x24>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4413      	add	r3, r2
 8001924:	4a04      	ldr	r2, [pc, #16]	@ (8001938 <HAL_IncTick+0x24>)
 8001926:	6013      	str	r3, [r2, #0]
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	20000010 	.word	0x20000010
 8001938:	2000258c 	.word	0x2000258c

0800193c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  return uwTick;
 8001940:	4b03      	ldr	r3, [pc, #12]	@ (8001950 <HAL_GetTick+0x14>)
 8001942:	681b      	ldr	r3, [r3, #0]
}
 8001944:	4618      	mov	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	2000258c 	.word	0x2000258c

08001954 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800195c:	f7ff ffee 	bl	800193c <HAL_GetTick>
 8001960:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800196c:	d005      	beq.n	800197a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800196e:	4b0a      	ldr	r3, [pc, #40]	@ (8001998 <HAL_Delay+0x44>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	461a      	mov	r2, r3
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	4413      	add	r3, r2
 8001978:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800197a:	bf00      	nop
 800197c:	f7ff ffde 	bl	800193c <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	429a      	cmp	r2, r3
 800198a:	d8f7      	bhi.n	800197c <HAL_Delay+0x28>
  {
  }
}
 800198c:	bf00      	nop
 800198e:	bf00      	nop
 8001990:	3710      	adds	r7, #16
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	20000010 	.word	0x20000010

0800199c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f003 0307 	and.w	r3, r3, #7
 80019aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019ac:	4b0c      	ldr	r3, [pc, #48]	@ (80019e0 <__NVIC_SetPriorityGrouping+0x44>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019b2:	68ba      	ldr	r2, [r7, #8]
 80019b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019b8:	4013      	ands	r3, r2
 80019ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ce:	4a04      	ldr	r2, [pc, #16]	@ (80019e0 <__NVIC_SetPriorityGrouping+0x44>)
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	60d3      	str	r3, [r2, #12]
}
 80019d4:	bf00      	nop
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	e000ed00 	.word	0xe000ed00

080019e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019e8:	4b04      	ldr	r3, [pc, #16]	@ (80019fc <__NVIC_GetPriorityGrouping+0x18>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	0a1b      	lsrs	r3, r3, #8
 80019ee:	f003 0307 	and.w	r3, r3, #7
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	db0b      	blt.n	8001a2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a12:	79fb      	ldrb	r3, [r7, #7]
 8001a14:	f003 021f 	and.w	r2, r3, #31
 8001a18:	4907      	ldr	r1, [pc, #28]	@ (8001a38 <__NVIC_EnableIRQ+0x38>)
 8001a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1e:	095b      	lsrs	r3, r3, #5
 8001a20:	2001      	movs	r0, #1
 8001a22:	fa00 f202 	lsl.w	r2, r0, r2
 8001a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a2a:	bf00      	nop
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	e000e100 	.word	0xe000e100

08001a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	6039      	str	r1, [r7, #0]
 8001a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	db0a      	blt.n	8001a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	490c      	ldr	r1, [pc, #48]	@ (8001a88 <__NVIC_SetPriority+0x4c>)
 8001a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5a:	0112      	lsls	r2, r2, #4
 8001a5c:	b2d2      	uxtb	r2, r2
 8001a5e:	440b      	add	r3, r1
 8001a60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a64:	e00a      	b.n	8001a7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	4908      	ldr	r1, [pc, #32]	@ (8001a8c <__NVIC_SetPriority+0x50>)
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	f003 030f 	and.w	r3, r3, #15
 8001a72:	3b04      	subs	r3, #4
 8001a74:	0112      	lsls	r2, r2, #4
 8001a76:	b2d2      	uxtb	r2, r2
 8001a78:	440b      	add	r3, r1
 8001a7a:	761a      	strb	r2, [r3, #24]
}
 8001a7c:	bf00      	nop
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr
 8001a88:	e000e100 	.word	0xe000e100
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b089      	sub	sp, #36	@ 0x24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f003 0307 	and.w	r3, r3, #7
 8001aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	f1c3 0307 	rsb	r3, r3, #7
 8001aaa:	2b04      	cmp	r3, #4
 8001aac:	bf28      	it	cs
 8001aae:	2304      	movcs	r3, #4
 8001ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	2b06      	cmp	r3, #6
 8001ab8:	d902      	bls.n	8001ac0 <NVIC_EncodePriority+0x30>
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	3b03      	subs	r3, #3
 8001abe:	e000      	b.n	8001ac2 <NVIC_EncodePriority+0x32>
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	43da      	mvns	r2, r3
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	401a      	ands	r2, r3
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae2:	43d9      	mvns	r1, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae8:	4313      	orrs	r3, r2
         );
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3724      	adds	r7, #36	@ 0x24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
	...

08001af8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3b01      	subs	r3, #1
 8001b04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b08:	d301      	bcc.n	8001b0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e00f      	b.n	8001b2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b38 <SysTick_Config+0x40>)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3b01      	subs	r3, #1
 8001b14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b16:	210f      	movs	r1, #15
 8001b18:	f04f 30ff 	mov.w	r0, #4294967295
 8001b1c:	f7ff ff8e 	bl	8001a3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b20:	4b05      	ldr	r3, [pc, #20]	@ (8001b38 <SysTick_Config+0x40>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b26:	4b04      	ldr	r3, [pc, #16]	@ (8001b38 <SysTick_Config+0x40>)
 8001b28:	2207      	movs	r2, #7
 8001b2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	e000e010 	.word	0xe000e010

08001b3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f7ff ff29 	bl	800199c <__NVIC_SetPriorityGrouping>
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b086      	sub	sp, #24
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	4603      	mov	r3, r0
 8001b5a:	60b9      	str	r1, [r7, #8]
 8001b5c:	607a      	str	r2, [r7, #4]
 8001b5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b64:	f7ff ff3e 	bl	80019e4 <__NVIC_GetPriorityGrouping>
 8001b68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	68b9      	ldr	r1, [r7, #8]
 8001b6e:	6978      	ldr	r0, [r7, #20]
 8001b70:	f7ff ff8e 	bl	8001a90 <NVIC_EncodePriority>
 8001b74:	4602      	mov	r2, r0
 8001b76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b7a:	4611      	mov	r1, r2
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff ff5d 	bl	8001a3c <__NVIC_SetPriority>
}
 8001b82:	bf00      	nop
 8001b84:	3718      	adds	r7, #24
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	4603      	mov	r3, r0
 8001b92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff ff31 	bl	8001a00 <__NVIC_EnableIRQ>
}
 8001b9e:	bf00      	nop
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b082      	sub	sp, #8
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f7ff ffa2 	bl	8001af8 <SysTick_Config>
 8001bb4:	4603      	mov	r3, r0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001bc2:	f000 f802 	bl	8001bca <HAL_SYSTICK_Callback>
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001bce:	bf00      	nop
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001be4:	f7ff feaa 	bl	800193c <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d101      	bne.n	8001bf4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e099      	b.n	8001d28 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2202      	movs	r2, #2
 8001bf8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f022 0201 	bic.w	r2, r2, #1
 8001c12:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c14:	e00f      	b.n	8001c36 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c16:	f7ff fe91 	bl	800193c <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	2b05      	cmp	r3, #5
 8001c22:	d908      	bls.n	8001c36 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2220      	movs	r2, #32
 8001c28:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2203      	movs	r2, #3
 8001c2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e078      	b.n	8001d28 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1e8      	bne.n	8001c16 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c4c:	697a      	ldr	r2, [r7, #20]
 8001c4e:	4b38      	ldr	r3, [pc, #224]	@ (8001d30 <HAL_DMA_Init+0x158>)
 8001c50:	4013      	ands	r3, r2
 8001c52:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c62:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	691b      	ldr	r3, [r3, #16]
 8001c68:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a1b      	ldr	r3, [r3, #32]
 8001c80:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c8c:	2b04      	cmp	r3, #4
 8001c8e:	d107      	bne.n	8001ca0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	697a      	ldr	r2, [r7, #20]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	697a      	ldr	r2, [r7, #20]
 8001ca6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	695b      	ldr	r3, [r3, #20]
 8001cae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	f023 0307 	bic.w	r3, r3, #7
 8001cb6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc6:	2b04      	cmp	r3, #4
 8001cc8:	d117      	bne.n	8001cfa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cce:	697a      	ldr	r2, [r7, #20]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d00e      	beq.n	8001cfa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f000 fb01 	bl	80022e4 <DMA_CheckFifoParam>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d008      	beq.n	8001cfa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2240      	movs	r2, #64	@ 0x40
 8001cec:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e016      	b.n	8001d28 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	697a      	ldr	r2, [r7, #20]
 8001d00:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f000 fab8 	bl	8002278 <DMA_CalcBaseAndBitshift>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d10:	223f      	movs	r2, #63	@ 0x3f
 8001d12:	409a      	lsls	r2, r3
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3718      	adds	r7, #24
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	f010803f 	.word	0xf010803f

08001d34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
 8001d40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d42:	2300      	movs	r3, #0
 8001d44:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d101      	bne.n	8001d5a <HAL_DMA_Start_IT+0x26>
 8001d56:	2302      	movs	r3, #2
 8001d58:	e040      	b.n	8001ddc <HAL_DMA_Start_IT+0xa8>
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d12f      	bne.n	8001dce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2202      	movs	r2, #2
 8001d72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	68b9      	ldr	r1, [r7, #8]
 8001d82:	68f8      	ldr	r0, [r7, #12]
 8001d84:	f000 fa4a 	bl	800221c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d8c:	223f      	movs	r2, #63	@ 0x3f
 8001d8e:	409a      	lsls	r2, r3
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f042 0216 	orr.w	r2, r2, #22
 8001da2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d007      	beq.n	8001dbc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f042 0208 	orr.w	r2, r2, #8
 8001dba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f042 0201 	orr.w	r2, r2, #1
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	e005      	b.n	8001dda <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001dda:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001df2:	f7ff fda3 	bl	800193c <HAL_GetTick>
 8001df6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d008      	beq.n	8001e16 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2280      	movs	r2, #128	@ 0x80
 8001e08:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e052      	b.n	8001ebc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f022 0216 	bic.w	r2, r2, #22
 8001e24:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	695a      	ldr	r2, [r3, #20]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e34:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d103      	bne.n	8001e46 <HAL_DMA_Abort+0x62>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d007      	beq.n	8001e56 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f022 0208 	bic.w	r2, r2, #8
 8001e54:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f022 0201 	bic.w	r2, r2, #1
 8001e64:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e66:	e013      	b.n	8001e90 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e68:	f7ff fd68 	bl	800193c <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b05      	cmp	r3, #5
 8001e74:	d90c      	bls.n	8001e90 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2220      	movs	r2, #32
 8001e7a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2203      	movs	r2, #3
 8001e80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e015      	b.n	8001ebc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d1e4      	bne.n	8001e68 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ea2:	223f      	movs	r2, #63	@ 0x3f
 8001ea4:	409a      	lsls	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2201      	movs	r2, #1
 8001eae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3710      	adds	r7, #16
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d004      	beq.n	8001ee2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2280      	movs	r2, #128	@ 0x80
 8001edc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e00c      	b.n	8001efc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2205      	movs	r2, #5
 8001ee6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f022 0201 	bic.w	r2, r2, #1
 8001ef8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f14:	4b8e      	ldr	r3, [pc, #568]	@ (8002150 <HAL_DMA_IRQHandler+0x248>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a8e      	ldr	r2, [pc, #568]	@ (8002154 <HAL_DMA_IRQHandler+0x24c>)
 8001f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f1e:	0a9b      	lsrs	r3, r3, #10
 8001f20:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f26:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f32:	2208      	movs	r2, #8
 8001f34:	409a      	lsls	r2, r3
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d01a      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d013      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f022 0204 	bic.w	r2, r2, #4
 8001f5a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f60:	2208      	movs	r2, #8
 8001f62:	409a      	lsls	r2, r3
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f6c:	f043 0201 	orr.w	r2, r3, #1
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f78:	2201      	movs	r2, #1
 8001f7a:	409a      	lsls	r2, r3
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d012      	beq.n	8001faa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	695b      	ldr	r3, [r3, #20]
 8001f8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d00b      	beq.n	8001faa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f96:	2201      	movs	r2, #1
 8001f98:	409a      	lsls	r2, r3
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fa2:	f043 0202 	orr.w	r2, r3, #2
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fae:	2204      	movs	r2, #4
 8001fb0:	409a      	lsls	r2, r3
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d012      	beq.n	8001fe0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0302 	and.w	r3, r3, #2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d00b      	beq.n	8001fe0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fcc:	2204      	movs	r2, #4
 8001fce:	409a      	lsls	r2, r3
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd8:	f043 0204 	orr.w	r2, r3, #4
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fe4:	2210      	movs	r2, #16
 8001fe6:	409a      	lsls	r2, r3
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	4013      	ands	r3, r2
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d043      	beq.n	8002078 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0308 	and.w	r3, r3, #8
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d03c      	beq.n	8002078 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002002:	2210      	movs	r2, #16
 8002004:	409a      	lsls	r2, r3
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d018      	beq.n	800204a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d108      	bne.n	8002038 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202a:	2b00      	cmp	r3, #0
 800202c:	d024      	beq.n	8002078 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	4798      	blx	r3
 8002036:	e01f      	b.n	8002078 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800203c:	2b00      	cmp	r3, #0
 800203e:	d01b      	beq.n	8002078 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	4798      	blx	r3
 8002048:	e016      	b.n	8002078 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002054:	2b00      	cmp	r3, #0
 8002056:	d107      	bne.n	8002068 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f022 0208 	bic.w	r2, r2, #8
 8002066:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206c:	2b00      	cmp	r3, #0
 800206e:	d003      	beq.n	8002078 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800207c:	2220      	movs	r2, #32
 800207e:	409a      	lsls	r2, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	4013      	ands	r3, r2
 8002084:	2b00      	cmp	r3, #0
 8002086:	f000 808f 	beq.w	80021a8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0310 	and.w	r3, r3, #16
 8002094:	2b00      	cmp	r3, #0
 8002096:	f000 8087 	beq.w	80021a8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800209e:	2220      	movs	r2, #32
 80020a0:	409a      	lsls	r2, r3
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b05      	cmp	r3, #5
 80020b0:	d136      	bne.n	8002120 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f022 0216 	bic.w	r2, r2, #22
 80020c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	695a      	ldr	r2, [r3, #20]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d103      	bne.n	80020e2 <HAL_DMA_IRQHandler+0x1da>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d007      	beq.n	80020f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f022 0208 	bic.w	r2, r2, #8
 80020f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020f6:	223f      	movs	r2, #63	@ 0x3f
 80020f8:	409a      	lsls	r2, r3
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2201      	movs	r2, #1
 8002102:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002112:	2b00      	cmp	r3, #0
 8002114:	d07e      	beq.n	8002214 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	4798      	blx	r3
        }
        return;
 800211e:	e079      	b.n	8002214 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d01d      	beq.n	800216a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d10d      	bne.n	8002158 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002140:	2b00      	cmp	r3, #0
 8002142:	d031      	beq.n	80021a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	4798      	blx	r3
 800214c:	e02c      	b.n	80021a8 <HAL_DMA_IRQHandler+0x2a0>
 800214e:	bf00      	nop
 8002150:	20000008 	.word	0x20000008
 8002154:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800215c:	2b00      	cmp	r3, #0
 800215e:	d023      	beq.n	80021a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	4798      	blx	r3
 8002168:	e01e      	b.n	80021a8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002174:	2b00      	cmp	r3, #0
 8002176:	d10f      	bne.n	8002198 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0210 	bic.w	r2, r2, #16
 8002186:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2201      	movs	r2, #1
 800218c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800219c:	2b00      	cmp	r3, #0
 800219e:	d003      	beq.n	80021a8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d032      	beq.n	8002216 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021b4:	f003 0301 	and.w	r3, r3, #1
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d022      	beq.n	8002202 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2205      	movs	r2, #5
 80021c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f022 0201 	bic.w	r2, r2, #1
 80021d2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	3301      	adds	r3, #1
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	697a      	ldr	r2, [r7, #20]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d307      	bcc.n	80021f0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1f2      	bne.n	80021d4 <HAL_DMA_IRQHandler+0x2cc>
 80021ee:	e000      	b.n	80021f2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80021f0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002206:	2b00      	cmp	r3, #0
 8002208:	d005      	beq.n	8002216 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	4798      	blx	r3
 8002212:	e000      	b.n	8002216 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002214:	bf00      	nop
    }
  }
}
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
 8002228:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002238:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	683a      	ldr	r2, [r7, #0]
 8002240:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	2b40      	cmp	r3, #64	@ 0x40
 8002248:	d108      	bne.n	800225c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68ba      	ldr	r2, [r7, #8]
 8002258:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800225a:	e007      	b.n	800226c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68ba      	ldr	r2, [r7, #8]
 8002262:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	60da      	str	r2, [r3, #12]
}
 800226c:	bf00      	nop
 800226e:	3714      	adds	r7, #20
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	3b10      	subs	r3, #16
 8002288:	4a14      	ldr	r2, [pc, #80]	@ (80022dc <DMA_CalcBaseAndBitshift+0x64>)
 800228a:	fba2 2303 	umull	r2, r3, r2, r3
 800228e:	091b      	lsrs	r3, r3, #4
 8002290:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002292:	4a13      	ldr	r2, [pc, #76]	@ (80022e0 <DMA_CalcBaseAndBitshift+0x68>)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4413      	add	r3, r2
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	461a      	mov	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2b03      	cmp	r3, #3
 80022a4:	d909      	bls.n	80022ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022ae:	f023 0303 	bic.w	r3, r3, #3
 80022b2:	1d1a      	adds	r2, r3, #4
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	659a      	str	r2, [r3, #88]	@ 0x58
 80022b8:	e007      	b.n	80022ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022c2:	f023 0303 	bic.w	r3, r3, #3
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	aaaaaaab 	.word	0xaaaaaaab
 80022e0:	08008df4 	.word	0x08008df4

080022e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022ec:	2300      	movs	r3, #0
 80022ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d11f      	bne.n	800233e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	2b03      	cmp	r3, #3
 8002302:	d856      	bhi.n	80023b2 <DMA_CheckFifoParam+0xce>
 8002304:	a201      	add	r2, pc, #4	@ (adr r2, 800230c <DMA_CheckFifoParam+0x28>)
 8002306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800230a:	bf00      	nop
 800230c:	0800231d 	.word	0x0800231d
 8002310:	0800232f 	.word	0x0800232f
 8002314:	0800231d 	.word	0x0800231d
 8002318:	080023b3 	.word	0x080023b3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002320:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d046      	beq.n	80023b6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800232c:	e043      	b.n	80023b6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002332:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002336:	d140      	bne.n	80023ba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800233c:	e03d      	b.n	80023ba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002346:	d121      	bne.n	800238c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	2b03      	cmp	r3, #3
 800234c:	d837      	bhi.n	80023be <DMA_CheckFifoParam+0xda>
 800234e:	a201      	add	r2, pc, #4	@ (adr r2, 8002354 <DMA_CheckFifoParam+0x70>)
 8002350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002354:	08002365 	.word	0x08002365
 8002358:	0800236b 	.word	0x0800236b
 800235c:	08002365 	.word	0x08002365
 8002360:	0800237d 	.word	0x0800237d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	73fb      	strb	r3, [r7, #15]
      break;
 8002368:	e030      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800236e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d025      	beq.n	80023c2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800237a:	e022      	b.n	80023c2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002380:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002384:	d11f      	bne.n	80023c6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800238a:	e01c      	b.n	80023c6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	2b02      	cmp	r3, #2
 8002390:	d903      	bls.n	800239a <DMA_CheckFifoParam+0xb6>
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	2b03      	cmp	r3, #3
 8002396:	d003      	beq.n	80023a0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002398:	e018      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	73fb      	strb	r3, [r7, #15]
      break;
 800239e:	e015      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d00e      	beq.n	80023ca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	73fb      	strb	r3, [r7, #15]
      break;
 80023b0:	e00b      	b.n	80023ca <DMA_CheckFifoParam+0xe6>
      break;
 80023b2:	bf00      	nop
 80023b4:	e00a      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      break;
 80023b6:	bf00      	nop
 80023b8:	e008      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      break;
 80023ba:	bf00      	nop
 80023bc:	e006      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      break;
 80023be:	bf00      	nop
 80023c0:	e004      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      break;
 80023c2:	bf00      	nop
 80023c4:	e002      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      break;   
 80023c6:	bf00      	nop
 80023c8:	e000      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      break;
 80023ca:	bf00      	nop
    }
  } 
  
  return status; 
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3714      	adds	r7, #20
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop

080023dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023dc:	b480      	push	{r7}
 80023de:	b089      	sub	sp, #36	@ 0x24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023e6:	2300      	movs	r3, #0
 80023e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023ee:	2300      	movs	r3, #0
 80023f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023f2:	2300      	movs	r3, #0
 80023f4:	61fb      	str	r3, [r7, #28]
 80023f6:	e165      	b.n	80026c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023f8:	2201      	movs	r2, #1
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	697a      	ldr	r2, [r7, #20]
 8002408:	4013      	ands	r3, r2
 800240a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	429a      	cmp	r2, r3
 8002412:	f040 8154 	bne.w	80026be <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f003 0303 	and.w	r3, r3, #3
 800241e:	2b01      	cmp	r3, #1
 8002420:	d005      	beq.n	800242e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800242a:	2b02      	cmp	r3, #2
 800242c:	d130      	bne.n	8002490 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	2203      	movs	r2, #3
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	43db      	mvns	r3, r3
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	4013      	ands	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	68da      	ldr	r2, [r3, #12]
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	4313      	orrs	r3, r2
 8002456:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	69ba      	ldr	r2, [r7, #24]
 800245c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002464:	2201      	movs	r2, #1
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	4013      	ands	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	091b      	lsrs	r3, r3, #4
 800247a:	f003 0201 	and.w	r2, r3, #1
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4313      	orrs	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 0303 	and.w	r3, r3, #3
 8002498:	2b03      	cmp	r3, #3
 800249a:	d017      	beq.n	80024cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	2203      	movs	r2, #3
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	4013      	ands	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f003 0303 	and.w	r3, r3, #3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d123      	bne.n	8002520 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	08da      	lsrs	r2, r3, #3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3208      	adds	r2, #8
 80024e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	f003 0307 	and.w	r3, r3, #7
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	220f      	movs	r2, #15
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	43db      	mvns	r3, r3
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	4013      	ands	r3, r2
 80024fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	691a      	ldr	r2, [r3, #16]
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	4313      	orrs	r3, r2
 8002510:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	08da      	lsrs	r2, r3, #3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3208      	adds	r2, #8
 800251a:	69b9      	ldr	r1, [r7, #24]
 800251c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	2203      	movs	r2, #3
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	4013      	ands	r3, r2
 8002536:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f003 0203 	and.w	r2, r3, #3
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	4313      	orrs	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 80ae 	beq.w	80026be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	4b5d      	ldr	r3, [pc, #372]	@ (80026dc <HAL_GPIO_Init+0x300>)
 8002568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256a:	4a5c      	ldr	r2, [pc, #368]	@ (80026dc <HAL_GPIO_Init+0x300>)
 800256c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002570:	6453      	str	r3, [r2, #68]	@ 0x44
 8002572:	4b5a      	ldr	r3, [pc, #360]	@ (80026dc <HAL_GPIO_Init+0x300>)
 8002574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002576:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800257e:	4a58      	ldr	r2, [pc, #352]	@ (80026e0 <HAL_GPIO_Init+0x304>)
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	089b      	lsrs	r3, r3, #2
 8002584:	3302      	adds	r3, #2
 8002586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800258a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	f003 0303 	and.w	r3, r3, #3
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	220f      	movs	r2, #15
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	43db      	mvns	r3, r3
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	4013      	ands	r3, r2
 80025a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a4f      	ldr	r2, [pc, #316]	@ (80026e4 <HAL_GPIO_Init+0x308>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d025      	beq.n	80025f6 <HAL_GPIO_Init+0x21a>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a4e      	ldr	r2, [pc, #312]	@ (80026e8 <HAL_GPIO_Init+0x30c>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d01f      	beq.n	80025f2 <HAL_GPIO_Init+0x216>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a4d      	ldr	r2, [pc, #308]	@ (80026ec <HAL_GPIO_Init+0x310>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d019      	beq.n	80025ee <HAL_GPIO_Init+0x212>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a4c      	ldr	r2, [pc, #304]	@ (80026f0 <HAL_GPIO_Init+0x314>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d013      	beq.n	80025ea <HAL_GPIO_Init+0x20e>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a4b      	ldr	r2, [pc, #300]	@ (80026f4 <HAL_GPIO_Init+0x318>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d00d      	beq.n	80025e6 <HAL_GPIO_Init+0x20a>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a4a      	ldr	r2, [pc, #296]	@ (80026f8 <HAL_GPIO_Init+0x31c>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d007      	beq.n	80025e2 <HAL_GPIO_Init+0x206>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a49      	ldr	r2, [pc, #292]	@ (80026fc <HAL_GPIO_Init+0x320>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d101      	bne.n	80025de <HAL_GPIO_Init+0x202>
 80025da:	2306      	movs	r3, #6
 80025dc:	e00c      	b.n	80025f8 <HAL_GPIO_Init+0x21c>
 80025de:	2307      	movs	r3, #7
 80025e0:	e00a      	b.n	80025f8 <HAL_GPIO_Init+0x21c>
 80025e2:	2305      	movs	r3, #5
 80025e4:	e008      	b.n	80025f8 <HAL_GPIO_Init+0x21c>
 80025e6:	2304      	movs	r3, #4
 80025e8:	e006      	b.n	80025f8 <HAL_GPIO_Init+0x21c>
 80025ea:	2303      	movs	r3, #3
 80025ec:	e004      	b.n	80025f8 <HAL_GPIO_Init+0x21c>
 80025ee:	2302      	movs	r3, #2
 80025f0:	e002      	b.n	80025f8 <HAL_GPIO_Init+0x21c>
 80025f2:	2301      	movs	r3, #1
 80025f4:	e000      	b.n	80025f8 <HAL_GPIO_Init+0x21c>
 80025f6:	2300      	movs	r3, #0
 80025f8:	69fa      	ldr	r2, [r7, #28]
 80025fa:	f002 0203 	and.w	r2, r2, #3
 80025fe:	0092      	lsls	r2, r2, #2
 8002600:	4093      	lsls	r3, r2
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	4313      	orrs	r3, r2
 8002606:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002608:	4935      	ldr	r1, [pc, #212]	@ (80026e0 <HAL_GPIO_Init+0x304>)
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	089b      	lsrs	r3, r3, #2
 800260e:	3302      	adds	r3, #2
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002616:	4b3a      	ldr	r3, [pc, #232]	@ (8002700 <HAL_GPIO_Init+0x324>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	43db      	mvns	r3, r3
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	4013      	ands	r3, r2
 8002624:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d003      	beq.n	800263a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	4313      	orrs	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800263a:	4a31      	ldr	r2, [pc, #196]	@ (8002700 <HAL_GPIO_Init+0x324>)
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002640:	4b2f      	ldr	r3, [pc, #188]	@ (8002700 <HAL_GPIO_Init+0x324>)
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	43db      	mvns	r3, r3
 800264a:	69ba      	ldr	r2, [r7, #24]
 800264c:	4013      	ands	r3, r2
 800264e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	4313      	orrs	r3, r2
 8002662:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002664:	4a26      	ldr	r2, [pc, #152]	@ (8002700 <HAL_GPIO_Init+0x324>)
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800266a:	4b25      	ldr	r3, [pc, #148]	@ (8002700 <HAL_GPIO_Init+0x324>)
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	43db      	mvns	r3, r3
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	4013      	ands	r3, r2
 8002678:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d003      	beq.n	800268e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002686:	69ba      	ldr	r2, [r7, #24]
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	4313      	orrs	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800268e:	4a1c      	ldr	r2, [pc, #112]	@ (8002700 <HAL_GPIO_Init+0x324>)
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002694:	4b1a      	ldr	r3, [pc, #104]	@ (8002700 <HAL_GPIO_Init+0x324>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	43db      	mvns	r3, r3
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	4013      	ands	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d003      	beq.n	80026b8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026b8:	4a11      	ldr	r2, [pc, #68]	@ (8002700 <HAL_GPIO_Init+0x324>)
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	3301      	adds	r3, #1
 80026c2:	61fb      	str	r3, [r7, #28]
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	2b0f      	cmp	r3, #15
 80026c8:	f67f ae96 	bls.w	80023f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026cc:	bf00      	nop
 80026ce:	bf00      	nop
 80026d0:	3724      	adds	r7, #36	@ 0x24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	40023800 	.word	0x40023800
 80026e0:	40013800 	.word	0x40013800
 80026e4:	40020000 	.word	0x40020000
 80026e8:	40020400 	.word	0x40020400
 80026ec:	40020800 	.word	0x40020800
 80026f0:	40020c00 	.word	0x40020c00
 80026f4:	40021000 	.word	0x40021000
 80026f8:	40021400 	.word	0x40021400
 80026fc:	40021800 	.word	0x40021800
 8002700:	40013c00 	.word	0x40013c00

08002704 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	460b      	mov	r3, r1
 800270e:	807b      	strh	r3, [r7, #2]
 8002710:	4613      	mov	r3, r2
 8002712:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002714:	787b      	ldrb	r3, [r7, #1]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d003      	beq.n	8002722 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800271a:	887a      	ldrh	r2, [r7, #2]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002720:	e003      	b.n	800272a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002722:	887b      	ldrh	r3, [r7, #2]
 8002724:	041a      	lsls	r2, r3, #16
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	619a      	str	r2, [r3, #24]
}
 800272a:	bf00      	nop
 800272c:	370c      	adds	r7, #12
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
	...

08002738 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e0cc      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800274c:	4b68      	ldr	r3, [pc, #416]	@ (80028f0 <HAL_RCC_ClockConfig+0x1b8>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 030f 	and.w	r3, r3, #15
 8002754:	683a      	ldr	r2, [r7, #0]
 8002756:	429a      	cmp	r2, r3
 8002758:	d90c      	bls.n	8002774 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800275a:	4b65      	ldr	r3, [pc, #404]	@ (80028f0 <HAL_RCC_ClockConfig+0x1b8>)
 800275c:	683a      	ldr	r2, [r7, #0]
 800275e:	b2d2      	uxtb	r2, r2
 8002760:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002762:	4b63      	ldr	r3, [pc, #396]	@ (80028f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 030f 	and.w	r3, r3, #15
 800276a:	683a      	ldr	r2, [r7, #0]
 800276c:	429a      	cmp	r2, r3
 800276e:	d001      	beq.n	8002774 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e0b8      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	2b00      	cmp	r3, #0
 800277e:	d020      	beq.n	80027c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0304 	and.w	r3, r3, #4
 8002788:	2b00      	cmp	r3, #0
 800278a:	d005      	beq.n	8002798 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800278c:	4b59      	ldr	r3, [pc, #356]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	4a58      	ldr	r2, [pc, #352]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002792:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002796:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0308 	and.w	r3, r3, #8
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d005      	beq.n	80027b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027a4:	4b53      	ldr	r3, [pc, #332]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	4a52      	ldr	r2, [pc, #328]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80027aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80027ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b0:	4b50      	ldr	r3, [pc, #320]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	494d      	ldr	r1, [pc, #308]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d044      	beq.n	8002858 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d107      	bne.n	80027e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027d6:	4b47      	ldr	r3, [pc, #284]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d119      	bne.n	8002816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e07f      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d003      	beq.n	80027f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027f2:	2b03      	cmp	r3, #3
 80027f4:	d107      	bne.n	8002806 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027f6:	4b3f      	ldr	r3, [pc, #252]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d109      	bne.n	8002816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e06f      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002806:	4b3b      	ldr	r3, [pc, #236]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d101      	bne.n	8002816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e067      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002816:	4b37      	ldr	r3, [pc, #220]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f023 0203 	bic.w	r2, r3, #3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	4934      	ldr	r1, [pc, #208]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002824:	4313      	orrs	r3, r2
 8002826:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002828:	f7ff f888 	bl	800193c <HAL_GetTick>
 800282c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282e:	e00a      	b.n	8002846 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002830:	f7ff f884 	bl	800193c <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800283e:	4293      	cmp	r3, r2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e04f      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002846:	4b2b      	ldr	r3, [pc, #172]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f003 020c 	and.w	r2, r3, #12
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	429a      	cmp	r2, r3
 8002856:	d1eb      	bne.n	8002830 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002858:	4b25      	ldr	r3, [pc, #148]	@ (80028f0 <HAL_RCC_ClockConfig+0x1b8>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 030f 	and.w	r3, r3, #15
 8002860:	683a      	ldr	r2, [r7, #0]
 8002862:	429a      	cmp	r2, r3
 8002864:	d20c      	bcs.n	8002880 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002866:	4b22      	ldr	r3, [pc, #136]	@ (80028f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	b2d2      	uxtb	r2, r2
 800286c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800286e:	4b20      	ldr	r3, [pc, #128]	@ (80028f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 030f 	and.w	r3, r3, #15
 8002876:	683a      	ldr	r2, [r7, #0]
 8002878:	429a      	cmp	r2, r3
 800287a:	d001      	beq.n	8002880 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e032      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0304 	and.w	r3, r3, #4
 8002888:	2b00      	cmp	r3, #0
 800288a:	d008      	beq.n	800289e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800288c:	4b19      	ldr	r3, [pc, #100]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	4916      	ldr	r1, [pc, #88]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 800289a:	4313      	orrs	r3, r2
 800289c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0308 	and.w	r3, r3, #8
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d009      	beq.n	80028be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028aa:	4b12      	ldr	r3, [pc, #72]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	00db      	lsls	r3, r3, #3
 80028b8:	490e      	ldr	r1, [pc, #56]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028be:	f000 f855 	bl	800296c <HAL_RCC_GetSysClockFreq>
 80028c2:	4602      	mov	r2, r0
 80028c4:	4b0b      	ldr	r3, [pc, #44]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	091b      	lsrs	r3, r3, #4
 80028ca:	f003 030f 	and.w	r3, r3, #15
 80028ce:	490a      	ldr	r1, [pc, #40]	@ (80028f8 <HAL_RCC_ClockConfig+0x1c0>)
 80028d0:	5ccb      	ldrb	r3, [r1, r3]
 80028d2:	fa22 f303 	lsr.w	r3, r2, r3
 80028d6:	4a09      	ldr	r2, [pc, #36]	@ (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 80028d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80028da:	4b09      	ldr	r3, [pc, #36]	@ (8002900 <HAL_RCC_ClockConfig+0x1c8>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f7fe ffe8 	bl	80018b4 <HAL_InitTick>

  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40023c00 	.word	0x40023c00
 80028f4:	40023800 	.word	0x40023800
 80028f8:	08008ddc 	.word	0x08008ddc
 80028fc:	20000008 	.word	0x20000008
 8002900:	2000000c 	.word	0x2000000c

08002904 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002908:	4b03      	ldr	r3, [pc, #12]	@ (8002918 <HAL_RCC_GetHCLKFreq+0x14>)
 800290a:	681b      	ldr	r3, [r3, #0]
}
 800290c:	4618      	mov	r0, r3
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	20000008 	.word	0x20000008

0800291c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002920:	f7ff fff0 	bl	8002904 <HAL_RCC_GetHCLKFreq>
 8002924:	4602      	mov	r2, r0
 8002926:	4b05      	ldr	r3, [pc, #20]	@ (800293c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	0a9b      	lsrs	r3, r3, #10
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	4903      	ldr	r1, [pc, #12]	@ (8002940 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002932:	5ccb      	ldrb	r3, [r1, r3]
 8002934:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002938:	4618      	mov	r0, r3
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40023800 	.word	0x40023800
 8002940:	08008dec 	.word	0x08008dec

08002944 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002948:	f7ff ffdc 	bl	8002904 <HAL_RCC_GetHCLKFreq>
 800294c:	4602      	mov	r2, r0
 800294e:	4b05      	ldr	r3, [pc, #20]	@ (8002964 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	0b5b      	lsrs	r3, r3, #13
 8002954:	f003 0307 	and.w	r3, r3, #7
 8002958:	4903      	ldr	r1, [pc, #12]	@ (8002968 <HAL_RCC_GetPCLK2Freq+0x24>)
 800295a:	5ccb      	ldrb	r3, [r1, r3]
 800295c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002960:	4618      	mov	r0, r3
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40023800 	.word	0x40023800
 8002968:	08008dec 	.word	0x08008dec

0800296c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800296c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002970:	b0a6      	sub	sp, #152	@ 0x98
 8002972:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002974:	2300      	movs	r3, #0
 8002976:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800297a:	2300      	movs	r3, #0
 800297c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8002980:	2300      	movs	r3, #0
 8002982:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8002986:	2300      	movs	r3, #0
 8002988:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 800298c:	2300      	movs	r3, #0
 800298e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002992:	4bc8      	ldr	r3, [pc, #800]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 030c 	and.w	r3, r3, #12
 800299a:	2b0c      	cmp	r3, #12
 800299c:	f200 817e 	bhi.w	8002c9c <HAL_RCC_GetSysClockFreq+0x330>
 80029a0:	a201      	add	r2, pc, #4	@ (adr r2, 80029a8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80029a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a6:	bf00      	nop
 80029a8:	080029dd 	.word	0x080029dd
 80029ac:	08002c9d 	.word	0x08002c9d
 80029b0:	08002c9d 	.word	0x08002c9d
 80029b4:	08002c9d 	.word	0x08002c9d
 80029b8:	080029e5 	.word	0x080029e5
 80029bc:	08002c9d 	.word	0x08002c9d
 80029c0:	08002c9d 	.word	0x08002c9d
 80029c4:	08002c9d 	.word	0x08002c9d
 80029c8:	080029ed 	.word	0x080029ed
 80029cc:	08002c9d 	.word	0x08002c9d
 80029d0:	08002c9d 	.word	0x08002c9d
 80029d4:	08002c9d 	.word	0x08002c9d
 80029d8:	08002b57 	.word	0x08002b57
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029dc:	4bb6      	ldr	r3, [pc, #728]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0x34c>)
 80029de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80029e2:	e15f      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029e4:	4bb5      	ldr	r3, [pc, #724]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x350>)
 80029e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80029ea:	e15b      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029ec:	4bb1      	ldr	r3, [pc, #708]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0x348>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029f8:	4bae      	ldr	r3, [pc, #696]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0x348>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d031      	beq.n	8002a68 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a04:	4bab      	ldr	r3, [pc, #684]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	099b      	lsrs	r3, r3, #6
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a0e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a16:	663b      	str	r3, [r7, #96]	@ 0x60
 8002a18:	2300      	movs	r3, #0
 8002a1a:	667b      	str	r3, [r7, #100]	@ 0x64
 8002a1c:	4ba7      	ldr	r3, [pc, #668]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x350>)
 8002a1e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002a22:	462a      	mov	r2, r5
 8002a24:	fb03 f202 	mul.w	r2, r3, r2
 8002a28:	2300      	movs	r3, #0
 8002a2a:	4621      	mov	r1, r4
 8002a2c:	fb01 f303 	mul.w	r3, r1, r3
 8002a30:	4413      	add	r3, r2
 8002a32:	4aa2      	ldr	r2, [pc, #648]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x350>)
 8002a34:	4621      	mov	r1, r4
 8002a36:	fba1 1202 	umull	r1, r2, r1, r2
 8002a3a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002a3c:	460a      	mov	r2, r1
 8002a3e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8002a40:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002a42:	4413      	add	r3, r2
 8002a44:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002a46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002a4e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002a50:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002a54:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002a58:	f7fd fc32 	bl	80002c0 <__aeabi_uldivmod>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	4613      	mov	r3, r2
 8002a62:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002a66:	e064      	b.n	8002b32 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a68:	4b92      	ldr	r3, [pc, #584]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	099b      	lsrs	r3, r3, #6
 8002a6e:	2200      	movs	r2, #0
 8002a70:	653b      	str	r3, [r7, #80]	@ 0x50
 8002a72:	657a      	str	r2, [r7, #84]	@ 0x54
 8002a74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a80:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002a84:	4622      	mov	r2, r4
 8002a86:	462b      	mov	r3, r5
 8002a88:	f04f 0000 	mov.w	r0, #0
 8002a8c:	f04f 0100 	mov.w	r1, #0
 8002a90:	0159      	lsls	r1, r3, #5
 8002a92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a96:	0150      	lsls	r0, r2, #5
 8002a98:	4602      	mov	r2, r0
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	4621      	mov	r1, r4
 8002a9e:	1a51      	subs	r1, r2, r1
 8002aa0:	6139      	str	r1, [r7, #16]
 8002aa2:	4629      	mov	r1, r5
 8002aa4:	eb63 0301 	sbc.w	r3, r3, r1
 8002aa8:	617b      	str	r3, [r7, #20]
 8002aaa:	f04f 0200 	mov.w	r2, #0
 8002aae:	f04f 0300 	mov.w	r3, #0
 8002ab2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ab6:	4659      	mov	r1, fp
 8002ab8:	018b      	lsls	r3, r1, #6
 8002aba:	4651      	mov	r1, sl
 8002abc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ac0:	4651      	mov	r1, sl
 8002ac2:	018a      	lsls	r2, r1, #6
 8002ac4:	4651      	mov	r1, sl
 8002ac6:	ebb2 0801 	subs.w	r8, r2, r1
 8002aca:	4659      	mov	r1, fp
 8002acc:	eb63 0901 	sbc.w	r9, r3, r1
 8002ad0:	f04f 0200 	mov.w	r2, #0
 8002ad4:	f04f 0300 	mov.w	r3, #0
 8002ad8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002adc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ae0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ae4:	4690      	mov	r8, r2
 8002ae6:	4699      	mov	r9, r3
 8002ae8:	4623      	mov	r3, r4
 8002aea:	eb18 0303 	adds.w	r3, r8, r3
 8002aee:	60bb      	str	r3, [r7, #8]
 8002af0:	462b      	mov	r3, r5
 8002af2:	eb49 0303 	adc.w	r3, r9, r3
 8002af6:	60fb      	str	r3, [r7, #12]
 8002af8:	f04f 0200 	mov.w	r2, #0
 8002afc:	f04f 0300 	mov.w	r3, #0
 8002b00:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002b04:	4629      	mov	r1, r5
 8002b06:	028b      	lsls	r3, r1, #10
 8002b08:	4621      	mov	r1, r4
 8002b0a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b0e:	4621      	mov	r1, r4
 8002b10:	028a      	lsls	r2, r1, #10
 8002b12:	4610      	mov	r0, r2
 8002b14:	4619      	mov	r1, r3
 8002b16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b1e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002b20:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002b24:	f7fd fbcc 	bl	80002c0 <__aeabi_uldivmod>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002b32:	4b60      	ldr	r3, [pc, #384]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	0c1b      	lsrs	r3, r3, #16
 8002b38:	f003 0303 	and.w	r3, r3, #3
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002b44:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002b48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002b54:	e0a6      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b56:	4b57      	ldr	r3, [pc, #348]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b62:	4b54      	ldr	r3, [pc, #336]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d02a      	beq.n	8002bc4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b6e:	4b51      	ldr	r3, [pc, #324]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	099b      	lsrs	r3, r3, #6
 8002b74:	2200      	movs	r2, #0
 8002b76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002b78:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b7c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002b80:	2100      	movs	r1, #0
 8002b82:	4b4e      	ldr	r3, [pc, #312]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x350>)
 8002b84:	fb03 f201 	mul.w	r2, r3, r1
 8002b88:	2300      	movs	r3, #0
 8002b8a:	fb00 f303 	mul.w	r3, r0, r3
 8002b8e:	4413      	add	r3, r2
 8002b90:	4a4a      	ldr	r2, [pc, #296]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x350>)
 8002b92:	fba0 1202 	umull	r1, r2, r0, r2
 8002b96:	677a      	str	r2, [r7, #116]	@ 0x74
 8002b98:	460a      	mov	r2, r1
 8002b9a:	673a      	str	r2, [r7, #112]	@ 0x70
 8002b9c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002b9e:	4413      	add	r3, r2
 8002ba0:	677b      	str	r3, [r7, #116]	@ 0x74
 8002ba2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002baa:	637a      	str	r2, [r7, #52]	@ 0x34
 8002bac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002bb0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002bb4:	f7fd fb84 	bl	80002c0 <__aeabi_uldivmod>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	460b      	mov	r3, r1
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002bc2:	e05b      	b.n	8002c7c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	099b      	lsrs	r3, r3, #6
 8002bca:	2200      	movs	r2, #0
 8002bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002bce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bd6:	623b      	str	r3, [r7, #32]
 8002bd8:	2300      	movs	r3, #0
 8002bda:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bdc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002be0:	4642      	mov	r2, r8
 8002be2:	464b      	mov	r3, r9
 8002be4:	f04f 0000 	mov.w	r0, #0
 8002be8:	f04f 0100 	mov.w	r1, #0
 8002bec:	0159      	lsls	r1, r3, #5
 8002bee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bf2:	0150      	lsls	r0, r2, #5
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	4641      	mov	r1, r8
 8002bfa:	ebb2 0a01 	subs.w	sl, r2, r1
 8002bfe:	4649      	mov	r1, r9
 8002c00:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c04:	f04f 0200 	mov.w	r2, #0
 8002c08:	f04f 0300 	mov.w	r3, #0
 8002c0c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002c10:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002c14:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002c18:	ebb2 040a 	subs.w	r4, r2, sl
 8002c1c:	eb63 050b 	sbc.w	r5, r3, fp
 8002c20:	f04f 0200 	mov.w	r2, #0
 8002c24:	f04f 0300 	mov.w	r3, #0
 8002c28:	00eb      	lsls	r3, r5, #3
 8002c2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c2e:	00e2      	lsls	r2, r4, #3
 8002c30:	4614      	mov	r4, r2
 8002c32:	461d      	mov	r5, r3
 8002c34:	4643      	mov	r3, r8
 8002c36:	18e3      	adds	r3, r4, r3
 8002c38:	603b      	str	r3, [r7, #0]
 8002c3a:	464b      	mov	r3, r9
 8002c3c:	eb45 0303 	adc.w	r3, r5, r3
 8002c40:	607b      	str	r3, [r7, #4]
 8002c42:	f04f 0200 	mov.w	r2, #0
 8002c46:	f04f 0300 	mov.w	r3, #0
 8002c4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c4e:	4629      	mov	r1, r5
 8002c50:	028b      	lsls	r3, r1, #10
 8002c52:	4621      	mov	r1, r4
 8002c54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c58:	4621      	mov	r1, r4
 8002c5a:	028a      	lsls	r2, r1, #10
 8002c5c:	4610      	mov	r0, r2
 8002c5e:	4619      	mov	r1, r3
 8002c60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c64:	2200      	movs	r2, #0
 8002c66:	61bb      	str	r3, [r7, #24]
 8002c68:	61fa      	str	r2, [r7, #28]
 8002c6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c6e:	f7fd fb27 	bl	80002c0 <__aeabi_uldivmod>
 8002c72:	4602      	mov	r2, r0
 8002c74:	460b      	mov	r3, r1
 8002c76:	4613      	mov	r3, r2
 8002c78:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002c7c:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	0f1b      	lsrs	r3, r3, #28
 8002c82:	f003 0307 	and.w	r3, r3, #7
 8002c86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002c8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002c8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002c9a:	e003      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c9c:	4b06      	ldr	r3, [pc, #24]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002c9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002ca2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ca4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3798      	adds	r7, #152	@ 0x98
 8002cac:	46bd      	mov	sp, r7
 8002cae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40023800 	.word	0x40023800
 8002cb8:	00f42400 	.word	0x00f42400
 8002cbc:	017d7840 	.word	0x017d7840

08002cc0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e28d      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 8083 	beq.w	8002de6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002ce0:	4b94      	ldr	r3, [pc, #592]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f003 030c 	and.w	r3, r3, #12
 8002ce8:	2b04      	cmp	r3, #4
 8002cea:	d019      	beq.n	8002d20 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002cec:	4b91      	ldr	r3, [pc, #580]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f003 030c 	and.w	r3, r3, #12
        || \
 8002cf4:	2b08      	cmp	r3, #8
 8002cf6:	d106      	bne.n	8002d06 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002cf8:	4b8e      	ldr	r3, [pc, #568]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d04:	d00c      	beq.n	8002d20 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d06:	4b8b      	ldr	r3, [pc, #556]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002d0e:	2b0c      	cmp	r3, #12
 8002d10:	d112      	bne.n	8002d38 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d12:	4b88      	ldr	r3, [pc, #544]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d1a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d1e:	d10b      	bne.n	8002d38 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d20:	4b84      	ldr	r3, [pc, #528]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d05b      	beq.n	8002de4 <HAL_RCC_OscConfig+0x124>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d157      	bne.n	8002de4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e25a      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d40:	d106      	bne.n	8002d50 <HAL_RCC_OscConfig+0x90>
 8002d42:	4b7c      	ldr	r3, [pc, #496]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a7b      	ldr	r2, [pc, #492]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002d48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d4c:	6013      	str	r3, [r2, #0]
 8002d4e:	e01d      	b.n	8002d8c <HAL_RCC_OscConfig+0xcc>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d58:	d10c      	bne.n	8002d74 <HAL_RCC_OscConfig+0xb4>
 8002d5a:	4b76      	ldr	r3, [pc, #472]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a75      	ldr	r2, [pc, #468]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002d60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d64:	6013      	str	r3, [r2, #0]
 8002d66:	4b73      	ldr	r3, [pc, #460]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a72      	ldr	r2, [pc, #456]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002d6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d70:	6013      	str	r3, [r2, #0]
 8002d72:	e00b      	b.n	8002d8c <HAL_RCC_OscConfig+0xcc>
 8002d74:	4b6f      	ldr	r3, [pc, #444]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a6e      	ldr	r2, [pc, #440]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002d7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d7e:	6013      	str	r3, [r2, #0]
 8002d80:	4b6c      	ldr	r3, [pc, #432]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a6b      	ldr	r2, [pc, #428]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002d86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d013      	beq.n	8002dbc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d94:	f7fe fdd2 	bl	800193c <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d9c:	f7fe fdce 	bl	800193c <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b64      	cmp	r3, #100	@ 0x64
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e21f      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dae:	4b61      	ldr	r3, [pc, #388]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d0f0      	beq.n	8002d9c <HAL_RCC_OscConfig+0xdc>
 8002dba:	e014      	b.n	8002de6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dbc:	f7fe fdbe 	bl	800193c <HAL_GetTick>
 8002dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dc2:	e008      	b.n	8002dd6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dc4:	f7fe fdba 	bl	800193c <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b64      	cmp	r3, #100	@ 0x64
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e20b      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dd6:	4b57      	ldr	r3, [pc, #348]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d1f0      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x104>
 8002de2:	e000      	b.n	8002de6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002de4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0302 	and.w	r3, r3, #2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d06f      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002df2:	4b50      	ldr	r3, [pc, #320]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f003 030c 	and.w	r3, r3, #12
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d017      	beq.n	8002e2e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002dfe:	4b4d      	ldr	r3, [pc, #308]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f003 030c 	and.w	r3, r3, #12
        || \
 8002e06:	2b08      	cmp	r3, #8
 8002e08:	d105      	bne.n	8002e16 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002e0a:	4b4a      	ldr	r3, [pc, #296]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00b      	beq.n	8002e2e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e16:	4b47      	ldr	r3, [pc, #284]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002e1e:	2b0c      	cmp	r3, #12
 8002e20:	d11c      	bne.n	8002e5c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e22:	4b44      	ldr	r3, [pc, #272]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d116      	bne.n	8002e5c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e2e:	4b41      	ldr	r3, [pc, #260]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d005      	beq.n	8002e46 <HAL_RCC_OscConfig+0x186>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d001      	beq.n	8002e46 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e1d3      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e46:	4b3b      	ldr	r3, [pc, #236]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	00db      	lsls	r3, r3, #3
 8002e54:	4937      	ldr	r1, [pc, #220]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e5a:	e03a      	b.n	8002ed2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d020      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e64:	4b34      	ldr	r3, [pc, #208]	@ (8002f38 <HAL_RCC_OscConfig+0x278>)
 8002e66:	2201      	movs	r2, #1
 8002e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e6a:	f7fe fd67 	bl	800193c <HAL_GetTick>
 8002e6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e70:	e008      	b.n	8002e84 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e72:	f7fe fd63 	bl	800193c <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d901      	bls.n	8002e84 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e1b4      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e84:	4b2b      	ldr	r3, [pc, #172]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d0f0      	beq.n	8002e72 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e90:	4b28      	ldr	r3, [pc, #160]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	00db      	lsls	r3, r3, #3
 8002e9e:	4925      	ldr	r1, [pc, #148]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	600b      	str	r3, [r1, #0]
 8002ea4:	e015      	b.n	8002ed2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ea6:	4b24      	ldr	r3, [pc, #144]	@ (8002f38 <HAL_RCC_OscConfig+0x278>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eac:	f7fe fd46 	bl	800193c <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eb4:	f7fe fd42 	bl	800193c <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e193      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ec6:	4b1b      	ldr	r3, [pc, #108]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1f0      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0308 	and.w	r3, r3, #8
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d036      	beq.n	8002f4c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	695b      	ldr	r3, [r3, #20]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d016      	beq.n	8002f14 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ee6:	4b15      	ldr	r3, [pc, #84]	@ (8002f3c <HAL_RCC_OscConfig+0x27c>)
 8002ee8:	2201      	movs	r2, #1
 8002eea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eec:	f7fe fd26 	bl	800193c <HAL_GetTick>
 8002ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ef4:	f7fe fd22 	bl	800193c <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e173      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f06:	4b0b      	ldr	r3, [pc, #44]	@ (8002f34 <HAL_RCC_OscConfig+0x274>)
 8002f08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f0a:	f003 0302 	and.w	r3, r3, #2
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d0f0      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x234>
 8002f12:	e01b      	b.n	8002f4c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f14:	4b09      	ldr	r3, [pc, #36]	@ (8002f3c <HAL_RCC_OscConfig+0x27c>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f1a:	f7fe fd0f 	bl	800193c <HAL_GetTick>
 8002f1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f20:	e00e      	b.n	8002f40 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f22:	f7fe fd0b 	bl	800193c <HAL_GetTick>
 8002f26:	4602      	mov	r2, r0
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d907      	bls.n	8002f40 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	e15c      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
 8002f34:	40023800 	.word	0x40023800
 8002f38:	42470000 	.word	0x42470000
 8002f3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f40:	4b8a      	ldr	r3, [pc, #552]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8002f42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f44:	f003 0302 	and.w	r3, r3, #2
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d1ea      	bne.n	8002f22 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0304 	and.w	r3, r3, #4
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	f000 8097 	beq.w	8003088 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f5e:	4b83      	ldr	r3, [pc, #524]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8002f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d10f      	bne.n	8002f8a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	60bb      	str	r3, [r7, #8]
 8002f6e:	4b7f      	ldr	r3, [pc, #508]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8002f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f72:	4a7e      	ldr	r2, [pc, #504]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8002f74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f78:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f7a:	4b7c      	ldr	r3, [pc, #496]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f82:	60bb      	str	r3, [r7, #8]
 8002f84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f86:	2301      	movs	r3, #1
 8002f88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f8a:	4b79      	ldr	r3, [pc, #484]	@ (8003170 <HAL_RCC_OscConfig+0x4b0>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d118      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f96:	4b76      	ldr	r3, [pc, #472]	@ (8003170 <HAL_RCC_OscConfig+0x4b0>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a75      	ldr	r2, [pc, #468]	@ (8003170 <HAL_RCC_OscConfig+0x4b0>)
 8002f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fa2:	f7fe fccb 	bl	800193c <HAL_GetTick>
 8002fa6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa8:	e008      	b.n	8002fbc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002faa:	f7fe fcc7 	bl	800193c <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d901      	bls.n	8002fbc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e118      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fbc:	4b6c      	ldr	r3, [pc, #432]	@ (8003170 <HAL_RCC_OscConfig+0x4b0>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d0f0      	beq.n	8002faa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d106      	bne.n	8002fde <HAL_RCC_OscConfig+0x31e>
 8002fd0:	4b66      	ldr	r3, [pc, #408]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8002fd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd4:	4a65      	ldr	r2, [pc, #404]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8002fd6:	f043 0301 	orr.w	r3, r3, #1
 8002fda:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fdc:	e01c      	b.n	8003018 <HAL_RCC_OscConfig+0x358>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	2b05      	cmp	r3, #5
 8002fe4:	d10c      	bne.n	8003000 <HAL_RCC_OscConfig+0x340>
 8002fe6:	4b61      	ldr	r3, [pc, #388]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8002fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fea:	4a60      	ldr	r2, [pc, #384]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8002fec:	f043 0304 	orr.w	r3, r3, #4
 8002ff0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ff2:	4b5e      	ldr	r3, [pc, #376]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8002ff4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ff6:	4a5d      	ldr	r2, [pc, #372]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8002ff8:	f043 0301 	orr.w	r3, r3, #1
 8002ffc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ffe:	e00b      	b.n	8003018 <HAL_RCC_OscConfig+0x358>
 8003000:	4b5a      	ldr	r3, [pc, #360]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8003002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003004:	4a59      	ldr	r2, [pc, #356]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8003006:	f023 0301 	bic.w	r3, r3, #1
 800300a:	6713      	str	r3, [r2, #112]	@ 0x70
 800300c:	4b57      	ldr	r3, [pc, #348]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 800300e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003010:	4a56      	ldr	r2, [pc, #344]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8003012:	f023 0304 	bic.w	r3, r3, #4
 8003016:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d015      	beq.n	800304c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003020:	f7fe fc8c 	bl	800193c <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003026:	e00a      	b.n	800303e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003028:	f7fe fc88 	bl	800193c <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003036:	4293      	cmp	r3, r2
 8003038:	d901      	bls.n	800303e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e0d7      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800303e:	4b4b      	ldr	r3, [pc, #300]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8003040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	2b00      	cmp	r3, #0
 8003048:	d0ee      	beq.n	8003028 <HAL_RCC_OscConfig+0x368>
 800304a:	e014      	b.n	8003076 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800304c:	f7fe fc76 	bl	800193c <HAL_GetTick>
 8003050:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003052:	e00a      	b.n	800306a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003054:	f7fe fc72 	bl	800193c <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003062:	4293      	cmp	r3, r2
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e0c1      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800306a:	4b40      	ldr	r3, [pc, #256]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 800306c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1ee      	bne.n	8003054 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003076:	7dfb      	ldrb	r3, [r7, #23]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d105      	bne.n	8003088 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800307c:	4b3b      	ldr	r3, [pc, #236]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 800307e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003080:	4a3a      	ldr	r2, [pc, #232]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8003082:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003086:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	699b      	ldr	r3, [r3, #24]
 800308c:	2b00      	cmp	r3, #0
 800308e:	f000 80ad 	beq.w	80031ec <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003092:	4b36      	ldr	r3, [pc, #216]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f003 030c 	and.w	r3, r3, #12
 800309a:	2b08      	cmp	r3, #8
 800309c:	d060      	beq.n	8003160 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	699b      	ldr	r3, [r3, #24]
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d145      	bne.n	8003132 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030a6:	4b33      	ldr	r3, [pc, #204]	@ (8003174 <HAL_RCC_OscConfig+0x4b4>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ac:	f7fe fc46 	bl	800193c <HAL_GetTick>
 80030b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030b2:	e008      	b.n	80030c6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030b4:	f7fe fc42 	bl	800193c <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e093      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030c6:	4b29      	ldr	r3, [pc, #164]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1f0      	bne.n	80030b4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	69da      	ldr	r2, [r3, #28]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e0:	019b      	lsls	r3, r3, #6
 80030e2:	431a      	orrs	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e8:	085b      	lsrs	r3, r3, #1
 80030ea:	3b01      	subs	r3, #1
 80030ec:	041b      	lsls	r3, r3, #16
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f4:	061b      	lsls	r3, r3, #24
 80030f6:	431a      	orrs	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fc:	071b      	lsls	r3, r3, #28
 80030fe:	491b      	ldr	r1, [pc, #108]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8003100:	4313      	orrs	r3, r2
 8003102:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003104:	4b1b      	ldr	r3, [pc, #108]	@ (8003174 <HAL_RCC_OscConfig+0x4b4>)
 8003106:	2201      	movs	r2, #1
 8003108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800310a:	f7fe fc17 	bl	800193c <HAL_GetTick>
 800310e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003110:	e008      	b.n	8003124 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003112:	f7fe fc13 	bl	800193c <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e064      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003124:	4b11      	ldr	r3, [pc, #68]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d0f0      	beq.n	8003112 <HAL_RCC_OscConfig+0x452>
 8003130:	e05c      	b.n	80031ec <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003132:	4b10      	ldr	r3, [pc, #64]	@ (8003174 <HAL_RCC_OscConfig+0x4b4>)
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003138:	f7fe fc00 	bl	800193c <HAL_GetTick>
 800313c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800313e:	e008      	b.n	8003152 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003140:	f7fe fbfc 	bl	800193c <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d901      	bls.n	8003152 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e04d      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003152:	4b06      	ldr	r3, [pc, #24]	@ (800316c <HAL_RCC_OscConfig+0x4ac>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1f0      	bne.n	8003140 <HAL_RCC_OscConfig+0x480>
 800315e:	e045      	b.n	80031ec <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d107      	bne.n	8003178 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e040      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
 800316c:	40023800 	.word	0x40023800
 8003170:	40007000 	.word	0x40007000
 8003174:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003178:	4b1f      	ldr	r3, [pc, #124]	@ (80031f8 <HAL_RCC_OscConfig+0x538>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	699b      	ldr	r3, [r3, #24]
 8003182:	2b01      	cmp	r3, #1
 8003184:	d030      	beq.n	80031e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003190:	429a      	cmp	r2, r3
 8003192:	d129      	bne.n	80031e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800319e:	429a      	cmp	r2, r3
 80031a0:	d122      	bne.n	80031e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80031a8:	4013      	ands	r3, r2
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80031ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d119      	bne.n	80031e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031be:	085b      	lsrs	r3, r3, #1
 80031c0:	3b01      	subs	r3, #1
 80031c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d10f      	bne.n	80031e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d107      	bne.n	80031e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d001      	beq.n	80031ec <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e000      	b.n	80031ee <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3718      	adds	r7, #24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	40023800 	.word	0x40023800

080031fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e07b      	b.n	8003306 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003212:	2b00      	cmp	r3, #0
 8003214:	d108      	bne.n	8003228 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800321e:	d009      	beq.n	8003234 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	61da      	str	r2, [r3, #28]
 8003226:	e005      	b.n	8003234 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d106      	bne.n	8003254 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7fe f938 	bl	80014c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2202      	movs	r2, #2
 8003258:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800326a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800327c:	431a      	orrs	r2, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003286:	431a      	orrs	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	f003 0302 	and.w	r3, r3, #2
 8003290:	431a      	orrs	r2, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	431a      	orrs	r2, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032a4:	431a      	orrs	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	69db      	ldr	r3, [r3, #28]
 80032aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032ae:	431a      	orrs	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6a1b      	ldr	r3, [r3, #32]
 80032b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032b8:	ea42 0103 	orr.w	r1, r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	430a      	orrs	r2, r1
 80032ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	0c1b      	lsrs	r3, r3, #16
 80032d2:	f003 0104 	and.w	r1, r3, #4
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032da:	f003 0210 	and.w	r2, r3, #16
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	430a      	orrs	r2, r1
 80032e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	69da      	ldr	r2, [r3, #28]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3708      	adds	r7, #8
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800330e:	b580      	push	{r7, lr}
 8003310:	b088      	sub	sp, #32
 8003312:	af00      	add	r7, sp, #0
 8003314:	60f8      	str	r0, [r7, #12]
 8003316:	60b9      	str	r1, [r7, #8]
 8003318:	603b      	str	r3, [r7, #0]
 800331a:	4613      	mov	r3, r2
 800331c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800331e:	f7fe fb0d 	bl	800193c <HAL_GetTick>
 8003322:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003324:	88fb      	ldrh	r3, [r7, #6]
 8003326:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b01      	cmp	r3, #1
 8003332:	d001      	beq.n	8003338 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003334:	2302      	movs	r3, #2
 8003336:	e12a      	b.n	800358e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <HAL_SPI_Transmit+0x36>
 800333e:	88fb      	ldrh	r3, [r7, #6]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e122      	b.n	800358e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800334e:	2b01      	cmp	r3, #1
 8003350:	d101      	bne.n	8003356 <HAL_SPI_Transmit+0x48>
 8003352:	2302      	movs	r3, #2
 8003354:	e11b      	b.n	800358e <HAL_SPI_Transmit+0x280>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2203      	movs	r2, #3
 8003362:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2200      	movs	r2, #0
 800336a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	68ba      	ldr	r2, [r7, #8]
 8003370:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	88fa      	ldrh	r2, [r7, #6]
 8003376:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	88fa      	ldrh	r2, [r7, #6]
 800337c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033a4:	d10f      	bne.n	80033c6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033d0:	2b40      	cmp	r3, #64	@ 0x40
 80033d2:	d007      	beq.n	80033e4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033ec:	d152      	bne.n	8003494 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d002      	beq.n	80033fc <HAL_SPI_Transmit+0xee>
 80033f6:	8b7b      	ldrh	r3, [r7, #26]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d145      	bne.n	8003488 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003400:	881a      	ldrh	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340c:	1c9a      	adds	r2, r3, #2
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003416:	b29b      	uxth	r3, r3
 8003418:	3b01      	subs	r3, #1
 800341a:	b29a      	uxth	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003420:	e032      	b.n	8003488 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	2b02      	cmp	r3, #2
 800342e:	d112      	bne.n	8003456 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003434:	881a      	ldrh	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003440:	1c9a      	adds	r2, r3, #2
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800344a:	b29b      	uxth	r3, r3
 800344c:	3b01      	subs	r3, #1
 800344e:	b29a      	uxth	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003454:	e018      	b.n	8003488 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003456:	f7fe fa71 	bl	800193c <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	683a      	ldr	r2, [r7, #0]
 8003462:	429a      	cmp	r2, r3
 8003464:	d803      	bhi.n	800346e <HAL_SPI_Transmit+0x160>
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800346c:	d102      	bne.n	8003474 <HAL_SPI_Transmit+0x166>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d109      	bne.n	8003488 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e082      	b.n	800358e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800348c:	b29b      	uxth	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1c7      	bne.n	8003422 <HAL_SPI_Transmit+0x114>
 8003492:	e053      	b.n	800353c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d002      	beq.n	80034a2 <HAL_SPI_Transmit+0x194>
 800349c:	8b7b      	ldrh	r3, [r7, #26]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d147      	bne.n	8003532 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	330c      	adds	r3, #12
 80034ac:	7812      	ldrb	r2, [r2, #0]
 80034ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b4:	1c5a      	adds	r2, r3, #1
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034be:	b29b      	uxth	r3, r3
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80034c8:	e033      	b.n	8003532 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f003 0302 	and.w	r3, r3, #2
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d113      	bne.n	8003500 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	330c      	adds	r3, #12
 80034e2:	7812      	ldrb	r2, [r2, #0]
 80034e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ea:	1c5a      	adds	r2, r3, #1
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	3b01      	subs	r3, #1
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80034fe:	e018      	b.n	8003532 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003500:	f7fe fa1c 	bl	800193c <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	429a      	cmp	r2, r3
 800350e:	d803      	bhi.n	8003518 <HAL_SPI_Transmit+0x20a>
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003516:	d102      	bne.n	800351e <HAL_SPI_Transmit+0x210>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d109      	bne.n	8003532 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2201      	movs	r2, #1
 8003522:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2200      	movs	r2, #0
 800352a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e02d      	b.n	800358e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003536:	b29b      	uxth	r3, r3
 8003538:	2b00      	cmp	r3, #0
 800353a:	d1c6      	bne.n	80034ca <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800353c:	69fa      	ldr	r2, [r7, #28]
 800353e:	6839      	ldr	r1, [r7, #0]
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f000 fa59 	bl	80039f8 <SPI_EndRxTxTransaction>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d002      	beq.n	8003552 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2220      	movs	r2, #32
 8003550:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10a      	bne.n	8003570 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800355a:	2300      	movs	r3, #0
 800355c:	617b      	str	r3, [r7, #20]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	617b      	str	r3, [r7, #20]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	617b      	str	r3, [r7, #20]
 800356e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003584:	2b00      	cmp	r3, #0
 8003586:	d001      	beq.n	800358c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e000      	b.n	800358e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800358c:	2300      	movs	r3, #0
  }
}
 800358e:	4618      	mov	r0, r3
 8003590:	3720      	adds	r7, #32
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003596:	b580      	push	{r7, lr}
 8003598:	b08a      	sub	sp, #40	@ 0x28
 800359a:	af00      	add	r7, sp, #0
 800359c:	60f8      	str	r0, [r7, #12]
 800359e:	60b9      	str	r1, [r7, #8]
 80035a0:	607a      	str	r2, [r7, #4]
 80035a2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80035a4:	2301      	movs	r3, #1
 80035a6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035a8:	f7fe f9c8 	bl	800193c <HAL_GetTick>
 80035ac:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80035b4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80035bc:	887b      	ldrh	r3, [r7, #2]
 80035be:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80035c0:	7ffb      	ldrb	r3, [r7, #31]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d00c      	beq.n	80035e0 <HAL_SPI_TransmitReceive+0x4a>
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80035cc:	d106      	bne.n	80035dc <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d102      	bne.n	80035dc <HAL_SPI_TransmitReceive+0x46>
 80035d6:	7ffb      	ldrb	r3, [r7, #31]
 80035d8:	2b04      	cmp	r3, #4
 80035da:	d001      	beq.n	80035e0 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80035dc:	2302      	movs	r3, #2
 80035de:	e17f      	b.n	80038e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d005      	beq.n	80035f2 <HAL_SPI_TransmitReceive+0x5c>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d002      	beq.n	80035f2 <HAL_SPI_TransmitReceive+0x5c>
 80035ec:	887b      	ldrh	r3, [r7, #2]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e174      	b.n	80038e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d101      	bne.n	8003604 <HAL_SPI_TransmitReceive+0x6e>
 8003600:	2302      	movs	r3, #2
 8003602:	e16d      	b.n	80038e0 <HAL_SPI_TransmitReceive+0x34a>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003612:	b2db      	uxtb	r3, r3
 8003614:	2b04      	cmp	r3, #4
 8003616:	d003      	beq.n	8003620 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2205      	movs	r2, #5
 800361c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	887a      	ldrh	r2, [r7, #2]
 8003630:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	887a      	ldrh	r2, [r7, #2]
 8003636:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	68ba      	ldr	r2, [r7, #8]
 800363c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	887a      	ldrh	r2, [r7, #2]
 8003642:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	887a      	ldrh	r2, [r7, #2]
 8003648:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2200      	movs	r2, #0
 8003654:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003660:	2b40      	cmp	r3, #64	@ 0x40
 8003662:	d007      	beq.n	8003674 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003672:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800367c:	d17e      	bne.n	800377c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d002      	beq.n	800368c <HAL_SPI_TransmitReceive+0xf6>
 8003686:	8afb      	ldrh	r3, [r7, #22]
 8003688:	2b01      	cmp	r3, #1
 800368a:	d16c      	bne.n	8003766 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003690:	881a      	ldrh	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369c:	1c9a      	adds	r2, r3, #2
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	3b01      	subs	r3, #1
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036b0:	e059      	b.n	8003766 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f003 0302 	and.w	r3, r3, #2
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d11b      	bne.n	80036f8 <HAL_SPI_TransmitReceive+0x162>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d016      	beq.n	80036f8 <HAL_SPI_TransmitReceive+0x162>
 80036ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d113      	bne.n	80036f8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d4:	881a      	ldrh	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e0:	1c9a      	adds	r2, r3, #2
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	3b01      	subs	r3, #1
 80036ee:	b29a      	uxth	r2, r3
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80036f4:	2300      	movs	r3, #0
 80036f6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	2b01      	cmp	r3, #1
 8003704:	d119      	bne.n	800373a <HAL_SPI_TransmitReceive+0x1a4>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800370a:	b29b      	uxth	r3, r3
 800370c:	2b00      	cmp	r3, #0
 800370e:	d014      	beq.n	800373a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68da      	ldr	r2, [r3, #12]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800371a:	b292      	uxth	r2, r2
 800371c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003722:	1c9a      	adds	r2, r3, #2
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800372c:	b29b      	uxth	r3, r3
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003736:	2301      	movs	r3, #1
 8003738:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800373a:	f7fe f8ff 	bl	800193c <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	6a3b      	ldr	r3, [r7, #32]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003746:	429a      	cmp	r2, r3
 8003748:	d80d      	bhi.n	8003766 <HAL_SPI_TransmitReceive+0x1d0>
 800374a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800374c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003750:	d009      	beq.n	8003766 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2201      	movs	r2, #1
 8003756:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e0bc      	b.n	80038e0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800376a:	b29b      	uxth	r3, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	d1a0      	bne.n	80036b2 <HAL_SPI_TransmitReceive+0x11c>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003774:	b29b      	uxth	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d19b      	bne.n	80036b2 <HAL_SPI_TransmitReceive+0x11c>
 800377a:	e082      	b.n	8003882 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d002      	beq.n	800378a <HAL_SPI_TransmitReceive+0x1f4>
 8003784:	8afb      	ldrh	r3, [r7, #22]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d171      	bne.n	800386e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	330c      	adds	r3, #12
 8003794:	7812      	ldrb	r2, [r2, #0]
 8003796:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800379c:	1c5a      	adds	r2, r3, #1
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	3b01      	subs	r3, #1
 80037aa:	b29a      	uxth	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037b0:	e05d      	b.n	800386e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d11c      	bne.n	80037fa <HAL_SPI_TransmitReceive+0x264>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d017      	beq.n	80037fa <HAL_SPI_TransmitReceive+0x264>
 80037ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d114      	bne.n	80037fa <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	330c      	adds	r3, #12
 80037da:	7812      	ldrb	r2, [r2, #0]
 80037dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e2:	1c5a      	adds	r2, r3, #1
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f003 0301 	and.w	r3, r3, #1
 8003804:	2b01      	cmp	r3, #1
 8003806:	d119      	bne.n	800383c <HAL_SPI_TransmitReceive+0x2a6>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800380c:	b29b      	uxth	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d014      	beq.n	800383c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	68da      	ldr	r2, [r3, #12]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800381c:	b2d2      	uxtb	r2, r2
 800381e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003824:	1c5a      	adds	r2, r3, #1
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800382e:	b29b      	uxth	r3, r3
 8003830:	3b01      	subs	r3, #1
 8003832:	b29a      	uxth	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003838:	2301      	movs	r3, #1
 800383a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800383c:	f7fe f87e 	bl	800193c <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	6a3b      	ldr	r3, [r7, #32]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003848:	429a      	cmp	r2, r3
 800384a:	d803      	bhi.n	8003854 <HAL_SPI_TransmitReceive+0x2be>
 800384c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800384e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003852:	d102      	bne.n	800385a <HAL_SPI_TransmitReceive+0x2c4>
 8003854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003856:	2b00      	cmp	r3, #0
 8003858:	d109      	bne.n	800386e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2201      	movs	r2, #1
 800385e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e038      	b.n	80038e0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003872:	b29b      	uxth	r3, r3
 8003874:	2b00      	cmp	r3, #0
 8003876:	d19c      	bne.n	80037b2 <HAL_SPI_TransmitReceive+0x21c>
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800387c:	b29b      	uxth	r3, r3
 800387e:	2b00      	cmp	r3, #0
 8003880:	d197      	bne.n	80037b2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003882:	6a3a      	ldr	r2, [r7, #32]
 8003884:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f000 f8b6 	bl	80039f8 <SPI_EndRxTxTransaction>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d008      	beq.n	80038a4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2220      	movs	r2, #32
 8003896:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e01d      	b.n	80038e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d10a      	bne.n	80038c2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038ac:	2300      	movs	r3, #0
 80038ae:	613b      	str	r3, [r7, #16]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	613b      	str	r3, [r7, #16]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	613b      	str	r3, [r7, #16]
 80038c0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d001      	beq.n	80038de <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e000      	b.n	80038e0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80038de:	2300      	movs	r3, #0
  }
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3728      	adds	r7, #40	@ 0x28
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b088      	sub	sp, #32
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	603b      	str	r3, [r7, #0]
 80038f4:	4613      	mov	r3, r2
 80038f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80038f8:	f7fe f820 	bl	800193c <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003900:	1a9b      	subs	r3, r3, r2
 8003902:	683a      	ldr	r2, [r7, #0]
 8003904:	4413      	add	r3, r2
 8003906:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003908:	f7fe f818 	bl	800193c <HAL_GetTick>
 800390c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800390e:	4b39      	ldr	r3, [pc, #228]	@ (80039f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	015b      	lsls	r3, r3, #5
 8003914:	0d1b      	lsrs	r3, r3, #20
 8003916:	69fa      	ldr	r2, [r7, #28]
 8003918:	fb02 f303 	mul.w	r3, r2, r3
 800391c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800391e:	e054      	b.n	80039ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003926:	d050      	beq.n	80039ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003928:	f7fe f808 	bl	800193c <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	69fa      	ldr	r2, [r7, #28]
 8003934:	429a      	cmp	r2, r3
 8003936:	d902      	bls.n	800393e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d13d      	bne.n	80039ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	685a      	ldr	r2, [r3, #4]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800394c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003956:	d111      	bne.n	800397c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003960:	d004      	beq.n	800396c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800396a:	d107      	bne.n	800397c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800397a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003980:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003984:	d10f      	bne.n	80039a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003994:	601a      	str	r2, [r3, #0]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e017      	b.n	80039ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d101      	bne.n	80039c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80039c0:	2300      	movs	r3, #0
 80039c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	3b01      	subs	r3, #1
 80039c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	689a      	ldr	r2, [r3, #8]
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	4013      	ands	r3, r2
 80039d4:	68ba      	ldr	r2, [r7, #8]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	bf0c      	ite	eq
 80039da:	2301      	moveq	r3, #1
 80039dc:	2300      	movne	r3, #0
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	461a      	mov	r2, r3
 80039e2:	79fb      	ldrb	r3, [r7, #7]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d19b      	bne.n	8003920 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3720      	adds	r7, #32
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	20000008 	.word	0x20000008

080039f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b088      	sub	sp, #32
 80039fc:	af02      	add	r7, sp, #8
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	9300      	str	r3, [sp, #0]
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	2102      	movs	r1, #2
 8003a0e:	68f8      	ldr	r0, [r7, #12]
 8003a10:	f7ff ff6a 	bl	80038e8 <SPI_WaitFlagStateUntilTimeout>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d007      	beq.n	8003a2a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a1e:	f043 0220 	orr.w	r2, r3, #32
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e032      	b.n	8003a90 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8003a98 <SPI_EndRxTxTransaction+0xa0>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a1b      	ldr	r2, [pc, #108]	@ (8003a9c <SPI_EndRxTxTransaction+0xa4>)
 8003a30:	fba2 2303 	umull	r2, r3, r2, r3
 8003a34:	0d5b      	lsrs	r3, r3, #21
 8003a36:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003a3a:	fb02 f303 	mul.w	r3, r2, r3
 8003a3e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a48:	d112      	bne.n	8003a70 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	9300      	str	r3, [sp, #0]
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	2200      	movs	r2, #0
 8003a52:	2180      	movs	r1, #128	@ 0x80
 8003a54:	68f8      	ldr	r0, [r7, #12]
 8003a56:	f7ff ff47 	bl	80038e8 <SPI_WaitFlagStateUntilTimeout>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d016      	beq.n	8003a8e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a64:	f043 0220 	orr.w	r2, r3, #32
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e00f      	b.n	8003a90 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00a      	beq.n	8003a8c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a86:	2b80      	cmp	r3, #128	@ 0x80
 8003a88:	d0f2      	beq.n	8003a70 <SPI_EndRxTxTransaction+0x78>
 8003a8a:	e000      	b.n	8003a8e <SPI_EndRxTxTransaction+0x96>
        break;
 8003a8c:	bf00      	nop
  }

  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3718      	adds	r7, #24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	20000008 	.word	0x20000008
 8003a9c:	165e9f81 	.word	0x165e9f81

08003aa0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d101      	bne.n	8003ab2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e042      	b.n	8003b38 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d106      	bne.n	8003acc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f7fd fd44 	bl	8001554 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2224      	movs	r2, #36	@ 0x24
 8003ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68da      	ldr	r2, [r3, #12]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ae2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 ff4f 	bl	8004988 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	691a      	ldr	r2, [r3, #16]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003af8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	695a      	ldr	r2, [r3, #20]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	68da      	ldr	r2, [r3, #12]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2220      	movs	r2, #32
 8003b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2220      	movs	r2, #32
 8003b2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3708      	adds	r7, #8
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b08a      	sub	sp, #40	@ 0x28
 8003b44:	af02      	add	r7, sp, #8
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	603b      	str	r3, [r7, #0]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b50:	2300      	movs	r3, #0
 8003b52:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	2b20      	cmp	r3, #32
 8003b5e:	d175      	bne.n	8003c4c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d002      	beq.n	8003b6c <HAL_UART_Transmit+0x2c>
 8003b66:	88fb      	ldrh	r3, [r7, #6]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d101      	bne.n	8003b70 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e06e      	b.n	8003c4e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2221      	movs	r2, #33	@ 0x21
 8003b7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b7e:	f7fd fedd 	bl	800193c <HAL_GetTick>
 8003b82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	88fa      	ldrh	r2, [r7, #6]
 8003b88:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	88fa      	ldrh	r2, [r7, #6]
 8003b8e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b98:	d108      	bne.n	8003bac <HAL_UART_Transmit+0x6c>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d104      	bne.n	8003bac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	61bb      	str	r3, [r7, #24]
 8003baa:	e003      	b.n	8003bb4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003bb4:	e02e      	b.n	8003c14 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	2180      	movs	r1, #128	@ 0x80
 8003bc0:	68f8      	ldr	r0, [r7, #12]
 8003bc2:	f000 fc27 	bl	8004414 <UART_WaitOnFlagUntilTimeout>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d005      	beq.n	8003bd8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2220      	movs	r2, #32
 8003bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e03a      	b.n	8003c4e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d10b      	bne.n	8003bf6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	881b      	ldrh	r3, [r3, #0]
 8003be2:	461a      	mov	r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	3302      	adds	r3, #2
 8003bf2:	61bb      	str	r3, [r7, #24]
 8003bf4:	e007      	b.n	8003c06 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	781a      	ldrb	r2, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	3301      	adds	r3, #1
 8003c04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d1cb      	bne.n	8003bb6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	9300      	str	r3, [sp, #0]
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	2200      	movs	r2, #0
 8003c26:	2140      	movs	r1, #64	@ 0x40
 8003c28:	68f8      	ldr	r0, [r7, #12]
 8003c2a:	f000 fbf3 	bl	8004414 <UART_WaitOnFlagUntilTimeout>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d005      	beq.n	8003c40 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2220      	movs	r2, #32
 8003c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e006      	b.n	8003c4e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2220      	movs	r2, #32
 8003c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	e000      	b.n	8003c4e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003c4c:	2302      	movs	r3, #2
  }
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3720      	adds	r7, #32
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}

08003c56 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b084      	sub	sp, #16
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	60f8      	str	r0, [r7, #12]
 8003c5e:	60b9      	str	r1, [r7, #8]
 8003c60:	4613      	mov	r3, r2
 8003c62:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	2b20      	cmp	r3, #32
 8003c6e:	d112      	bne.n	8003c96 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d002      	beq.n	8003c7c <HAL_UART_Receive_DMA+0x26>
 8003c76:	88fb      	ldrh	r3, [r7, #6]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d101      	bne.n	8003c80 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e00b      	b.n	8003c98 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003c86:	88fb      	ldrh	r3, [r7, #6]
 8003c88:	461a      	mov	r2, r3
 8003c8a:	68b9      	ldr	r1, [r7, #8]
 8003c8c:	68f8      	ldr	r0, [r7, #12]
 8003c8e:	f000 fc1b 	bl	80044c8 <UART_Start_Receive_DMA>
 8003c92:	4603      	mov	r3, r0
 8003c94:	e000      	b.n	8003c98 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003c96:	2302      	movs	r3, #2
  }
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3710      	adds	r7, #16
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b0ba      	sub	sp, #232	@ 0xe8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cd6:	f003 030f 	and.w	r3, r3, #15
 8003cda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003cde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d10f      	bne.n	8003d06 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cea:	f003 0320 	and.w	r3, r3, #32
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d009      	beq.n	8003d06 <HAL_UART_IRQHandler+0x66>
 8003cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cf6:	f003 0320 	and.w	r3, r3, #32
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d003      	beq.n	8003d06 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f000 fd83 	bl	800480a <UART_Receive_IT>
      return;
 8003d04:	e25b      	b.n	80041be <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003d06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f000 80de 	beq.w	8003ecc <HAL_UART_IRQHandler+0x22c>
 8003d10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d14:	f003 0301 	and.w	r3, r3, #1
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d106      	bne.n	8003d2a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003d1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d20:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f000 80d1 	beq.w	8003ecc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003d2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d00b      	beq.n	8003d4e <HAL_UART_IRQHandler+0xae>
 8003d36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d005      	beq.n	8003d4e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d46:	f043 0201 	orr.w	r2, r3, #1
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d52:	f003 0304 	and.w	r3, r3, #4
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00b      	beq.n	8003d72 <HAL_UART_IRQHandler+0xd2>
 8003d5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d005      	beq.n	8003d72 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d6a:	f043 0202 	orr.w	r2, r3, #2
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d00b      	beq.n	8003d96 <HAL_UART_IRQHandler+0xf6>
 8003d7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d82:	f003 0301 	and.w	r3, r3, #1
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d005      	beq.n	8003d96 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8e:	f043 0204 	orr.w	r2, r3, #4
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003d96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d9a:	f003 0308 	and.w	r3, r3, #8
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d011      	beq.n	8003dc6 <HAL_UART_IRQHandler+0x126>
 8003da2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003da6:	f003 0320 	and.w	r3, r3, #32
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d105      	bne.n	8003dba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003dae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d005      	beq.n	8003dc6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dbe:	f043 0208 	orr.w	r2, r3, #8
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	f000 81f2 	beq.w	80041b4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dd4:	f003 0320 	and.w	r3, r3, #32
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d008      	beq.n	8003dee <HAL_UART_IRQHandler+0x14e>
 8003ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003de0:	f003 0320 	and.w	r3, r3, #32
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d002      	beq.n	8003dee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f000 fd0e 	bl	800480a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	695b      	ldr	r3, [r3, #20]
 8003df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003df8:	2b40      	cmp	r3, #64	@ 0x40
 8003dfa:	bf0c      	ite	eq
 8003dfc:	2301      	moveq	r3, #1
 8003dfe:	2300      	movne	r3, #0
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e0a:	f003 0308 	and.w	r3, r3, #8
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d103      	bne.n	8003e1a <HAL_UART_IRQHandler+0x17a>
 8003e12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d04f      	beq.n	8003eba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 fc16 	bl	800464c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e2a:	2b40      	cmp	r3, #64	@ 0x40
 8003e2c:	d141      	bne.n	8003eb2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	3314      	adds	r3, #20
 8003e34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e3c:	e853 3f00 	ldrex	r3, [r3]
 8003e40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003e44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	3314      	adds	r3, #20
 8003e56:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003e5a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003e5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e62:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003e66:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003e6a:	e841 2300 	strex	r3, r2, [r1]
 8003e6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003e72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1d9      	bne.n	8003e2e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d013      	beq.n	8003eaa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e86:	4a7e      	ldr	r2, [pc, #504]	@ (8004080 <HAL_UART_IRQHandler+0x3e0>)
 8003e88:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7fe f818 	bl	8001ec4 <HAL_DMA_Abort_IT>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d016      	beq.n	8003ec8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ea4:	4610      	mov	r0, r2
 8003ea6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ea8:	e00e      	b.n	8003ec8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 f99e 	bl	80041ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003eb0:	e00a      	b.n	8003ec8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f000 f99a 	bl	80041ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003eb8:	e006      	b.n	8003ec8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 f996 	bl	80041ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003ec6:	e175      	b.n	80041b4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ec8:	bf00      	nop
    return;
 8003eca:	e173      	b.n	80041b4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	f040 814f 	bne.w	8004174 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003ed6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eda:	f003 0310 	and.w	r3, r3, #16
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f000 8148 	beq.w	8004174 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003ee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ee8:	f003 0310 	and.w	r3, r3, #16
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	f000 8141 	beq.w	8004174 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60bb      	str	r3, [r7, #8]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	60bb      	str	r3, [r7, #8]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	60bb      	str	r3, [r7, #8]
 8003f06:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	695b      	ldr	r3, [r3, #20]
 8003f0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f12:	2b40      	cmp	r3, #64	@ 0x40
 8003f14:	f040 80b6 	bne.w	8004084 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003f24:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f000 8145 	beq.w	80041b8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f36:	429a      	cmp	r2, r3
 8003f38:	f080 813e 	bcs.w	80041b8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f42:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f48:	69db      	ldr	r3, [r3, #28]
 8003f4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f4e:	f000 8088 	beq.w	8004062 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	330c      	adds	r3, #12
 8003f58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003f60:	e853 3f00 	ldrex	r3, [r3]
 8003f64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003f68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003f6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	330c      	adds	r3, #12
 8003f7a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003f7e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003f82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f86:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003f8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003f8e:	e841 2300 	strex	r3, r2, [r1]
 8003f92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003f96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1d9      	bne.n	8003f52 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	3314      	adds	r3, #20
 8003fa4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fa8:	e853 3f00 	ldrex	r3, [r3]
 8003fac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003fae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003fb0:	f023 0301 	bic.w	r3, r3, #1
 8003fb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	3314      	adds	r3, #20
 8003fbe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003fc2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003fc6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003fca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003fce:	e841 2300 	strex	r3, r2, [r1]
 8003fd2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003fd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1e1      	bne.n	8003f9e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	3314      	adds	r3, #20
 8003fe0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fe2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003fe4:	e853 3f00 	ldrex	r3, [r3]
 8003fe8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003fea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003fec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ff0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	3314      	adds	r3, #20
 8003ffa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003ffe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004000:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004002:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004004:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004006:	e841 2300 	strex	r3, r2, [r1]
 800400a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800400c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1e3      	bne.n	8003fda <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2220      	movs	r2, #32
 8004016:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	330c      	adds	r3, #12
 8004026:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004028:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800402a:	e853 3f00 	ldrex	r3, [r3]
 800402e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004030:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004032:	f023 0310 	bic.w	r3, r3, #16
 8004036:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	330c      	adds	r3, #12
 8004040:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004044:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004046:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004048:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800404a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800404c:	e841 2300 	strex	r3, r2, [r1]
 8004050:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004052:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004054:	2b00      	cmp	r3, #0
 8004056:	d1e3      	bne.n	8004020 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800405c:	4618      	mov	r0, r3
 800405e:	f7fd fec1 	bl	8001de4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2202      	movs	r2, #2
 8004066:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004070:	b29b      	uxth	r3, r3
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	b29b      	uxth	r3, r3
 8004076:	4619      	mov	r1, r3
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f000 f8c1 	bl	8004200 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800407e:	e09b      	b.n	80041b8 <HAL_UART_IRQHandler+0x518>
 8004080:	08004713 	.word	0x08004713
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800408c:	b29b      	uxth	r3, r3
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004098:	b29b      	uxth	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	f000 808e 	beq.w	80041bc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80040a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 8089 	beq.w	80041bc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	330c      	adds	r3, #12
 80040b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040b4:	e853 3f00 	ldrex	r3, [r3]
 80040b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80040ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80040c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	330c      	adds	r3, #12
 80040ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80040ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80040d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80040d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040d6:	e841 2300 	strex	r3, r2, [r1]
 80040da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80040dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d1e3      	bne.n	80040aa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	3314      	adds	r3, #20
 80040e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ec:	e853 3f00 	ldrex	r3, [r3]
 80040f0:	623b      	str	r3, [r7, #32]
   return(result);
 80040f2:	6a3b      	ldr	r3, [r7, #32]
 80040f4:	f023 0301 	bic.w	r3, r3, #1
 80040f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	3314      	adds	r3, #20
 8004102:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004106:	633a      	str	r2, [r7, #48]	@ 0x30
 8004108:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800410a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800410c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800410e:	e841 2300 	strex	r3, r2, [r1]
 8004112:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1e3      	bne.n	80040e2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2220      	movs	r2, #32
 800411e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	330c      	adds	r3, #12
 800412e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	e853 3f00 	ldrex	r3, [r3]
 8004136:	60fb      	str	r3, [r7, #12]
   return(result);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f023 0310 	bic.w	r3, r3, #16
 800413e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	330c      	adds	r3, #12
 8004148:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800414c:	61fa      	str	r2, [r7, #28]
 800414e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004150:	69b9      	ldr	r1, [r7, #24]
 8004152:	69fa      	ldr	r2, [r7, #28]
 8004154:	e841 2300 	strex	r3, r2, [r1]
 8004158:	617b      	str	r3, [r7, #20]
   return(result);
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d1e3      	bne.n	8004128 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2202      	movs	r2, #2
 8004164:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004166:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800416a:	4619      	mov	r1, r3
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f000 f847 	bl	8004200 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004172:	e023      	b.n	80041bc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004178:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800417c:	2b00      	cmp	r3, #0
 800417e:	d009      	beq.n	8004194 <HAL_UART_IRQHandler+0x4f4>
 8004180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004188:	2b00      	cmp	r3, #0
 800418a:	d003      	beq.n	8004194 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f000 fad4 	bl	800473a <UART_Transmit_IT>
    return;
 8004192:	e014      	b.n	80041be <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800419c:	2b00      	cmp	r3, #0
 800419e:	d00e      	beq.n	80041be <HAL_UART_IRQHandler+0x51e>
 80041a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d008      	beq.n	80041be <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f000 fb14 	bl	80047da <UART_EndTransmit_IT>
    return;
 80041b2:	e004      	b.n	80041be <HAL_UART_IRQHandler+0x51e>
    return;
 80041b4:	bf00      	nop
 80041b6:	e002      	b.n	80041be <HAL_UART_IRQHandler+0x51e>
      return;
 80041b8:	bf00      	nop
 80041ba:	e000      	b.n	80041be <HAL_UART_IRQHandler+0x51e>
      return;
 80041bc:	bf00      	nop
  }
}
 80041be:	37e8      	adds	r7, #232	@ 0xe8
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80041cc:	bf00      	nop
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr

080041d8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80041e0:	bf00      	nop
 80041e2:	370c      	adds	r7, #12
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr

080041ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80041f4:	bf00      	nop
 80041f6:	370c      	adds	r7, #12
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr

08004200 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	460b      	mov	r3, r1
 800420a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800420c:	bf00      	nop
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b09c      	sub	sp, #112	@ 0x70
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004224:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004230:	2b00      	cmp	r3, #0
 8004232:	d172      	bne.n	800431a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004234:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004236:	2200      	movs	r2, #0
 8004238:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800423a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	330c      	adds	r3, #12
 8004240:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004242:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004244:	e853 3f00 	ldrex	r3, [r3]
 8004248:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800424a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800424c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004250:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004252:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	330c      	adds	r3, #12
 8004258:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800425a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800425c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800425e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004260:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004262:	e841 2300 	strex	r3, r2, [r1]
 8004266:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004268:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1e5      	bne.n	800423a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800426e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	3314      	adds	r3, #20
 8004274:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004278:	e853 3f00 	ldrex	r3, [r3]
 800427c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800427e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004280:	f023 0301 	bic.w	r3, r3, #1
 8004284:	667b      	str	r3, [r7, #100]	@ 0x64
 8004286:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	3314      	adds	r3, #20
 800428c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800428e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004290:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004292:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004294:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004296:	e841 2300 	strex	r3, r2, [r1]
 800429a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800429c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1e5      	bne.n	800426e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	3314      	adds	r3, #20
 80042a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ac:	e853 3f00 	ldrex	r3, [r3]
 80042b0:	623b      	str	r3, [r7, #32]
   return(result);
 80042b2:	6a3b      	ldr	r3, [r7, #32]
 80042b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80042ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	3314      	adds	r3, #20
 80042c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80042c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80042c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042ca:	e841 2300 	strex	r3, r2, [r1]
 80042ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80042d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1e5      	bne.n	80042a2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80042d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042d8:	2220      	movs	r2, #32
 80042da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d119      	bne.n	800431a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	330c      	adds	r3, #12
 80042ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	e853 3f00 	ldrex	r3, [r3]
 80042f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f023 0310 	bic.w	r3, r3, #16
 80042fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80042fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	330c      	adds	r3, #12
 8004304:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004306:	61fa      	str	r2, [r7, #28]
 8004308:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430a:	69b9      	ldr	r1, [r7, #24]
 800430c:	69fa      	ldr	r2, [r7, #28]
 800430e:	e841 2300 	strex	r3, r2, [r1]
 8004312:	617b      	str	r3, [r7, #20]
   return(result);
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1e5      	bne.n	80042e6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800431a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800431c:	2200      	movs	r2, #0
 800431e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004320:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004324:	2b01      	cmp	r3, #1
 8004326:	d106      	bne.n	8004336 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004328:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800432a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800432c:	4619      	mov	r1, r3
 800432e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004330:	f7ff ff66 	bl	8004200 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004334:	e002      	b.n	800433c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004336:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004338:	f7fc ff72 	bl	8001220 <HAL_UART_RxCpltCallback>
}
 800433c:	bf00      	nop
 800433e:	3770      	adds	r7, #112	@ 0x70
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004350:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2201      	movs	r2, #1
 8004356:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435c:	2b01      	cmp	r3, #1
 800435e:	d108      	bne.n	8004372 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004364:	085b      	lsrs	r3, r3, #1
 8004366:	b29b      	uxth	r3, r3
 8004368:	4619      	mov	r1, r3
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f7ff ff48 	bl	8004200 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004370:	e002      	b.n	8004378 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004372:	68f8      	ldr	r0, [r7, #12]
 8004374:	f7ff ff30 	bl	80041d8 <HAL_UART_RxHalfCpltCallback>
}
 8004378:	bf00      	nop
 800437a:	3710      	adds	r7, #16
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}

08004380 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004388:	2300      	movs	r3, #0
 800438a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004390:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	695b      	ldr	r3, [r3, #20]
 8004398:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800439c:	2b80      	cmp	r3, #128	@ 0x80
 800439e:	bf0c      	ite	eq
 80043a0:	2301      	moveq	r3, #1
 80043a2:	2300      	movne	r3, #0
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b21      	cmp	r3, #33	@ 0x21
 80043b2:	d108      	bne.n	80043c6 <UART_DMAError+0x46>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d005      	beq.n	80043c6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	2200      	movs	r2, #0
 80043be:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80043c0:	68b8      	ldr	r0, [r7, #8]
 80043c2:	f000 f91b 	bl	80045fc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d0:	2b40      	cmp	r3, #64	@ 0x40
 80043d2:	bf0c      	ite	eq
 80043d4:	2301      	moveq	r3, #1
 80043d6:	2300      	movne	r3, #0
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	2b22      	cmp	r3, #34	@ 0x22
 80043e6:	d108      	bne.n	80043fa <UART_DMAError+0x7a>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d005      	beq.n	80043fa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	2200      	movs	r2, #0
 80043f2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80043f4:	68b8      	ldr	r0, [r7, #8]
 80043f6:	f000 f929 	bl	800464c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043fe:	f043 0210 	orr.w	r2, r3, #16
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004406:	68b8      	ldr	r0, [r7, #8]
 8004408:	f7ff fef0 	bl	80041ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800440c:	bf00      	nop
 800440e:	3710      	adds	r7, #16
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b086      	sub	sp, #24
 8004418:	af00      	add	r7, sp, #0
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	603b      	str	r3, [r7, #0]
 8004420:	4613      	mov	r3, r2
 8004422:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004424:	e03b      	b.n	800449e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004426:	6a3b      	ldr	r3, [r7, #32]
 8004428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800442c:	d037      	beq.n	800449e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800442e:	f7fd fa85 	bl	800193c <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	6a3a      	ldr	r2, [r7, #32]
 800443a:	429a      	cmp	r2, r3
 800443c:	d302      	bcc.n	8004444 <UART_WaitOnFlagUntilTimeout+0x30>
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d101      	bne.n	8004448 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e03a      	b.n	80044be <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	f003 0304 	and.w	r3, r3, #4
 8004452:	2b00      	cmp	r3, #0
 8004454:	d023      	beq.n	800449e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	2b80      	cmp	r3, #128	@ 0x80
 800445a:	d020      	beq.n	800449e <UART_WaitOnFlagUntilTimeout+0x8a>
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	2b40      	cmp	r3, #64	@ 0x40
 8004460:	d01d      	beq.n	800449e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0308 	and.w	r3, r3, #8
 800446c:	2b08      	cmp	r3, #8
 800446e:	d116      	bne.n	800449e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004470:	2300      	movs	r3, #0
 8004472:	617b      	str	r3, [r7, #20]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	617b      	str	r3, [r7, #20]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	617b      	str	r3, [r7, #20]
 8004484:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	f000 f8e0 	bl	800464c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2208      	movs	r2, #8
 8004490:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e00f      	b.n	80044be <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	4013      	ands	r3, r2
 80044a8:	68ba      	ldr	r2, [r7, #8]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	bf0c      	ite	eq
 80044ae:	2301      	moveq	r3, #1
 80044b0:	2300      	movne	r3, #0
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	461a      	mov	r2, r3
 80044b6:	79fb      	ldrb	r3, [r7, #7]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d0b4      	beq.n	8004426 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3718      	adds	r7, #24
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
	...

080044c8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b098      	sub	sp, #96	@ 0x60
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	60b9      	str	r1, [r7, #8]
 80044d2:	4613      	mov	r3, r2
 80044d4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80044d6:	68ba      	ldr	r2, [r7, #8]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	88fa      	ldrh	r2, [r7, #6]
 80044e0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2222      	movs	r2, #34	@ 0x22
 80044ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044f4:	4a3e      	ldr	r2, [pc, #248]	@ (80045f0 <UART_Start_Receive_DMA+0x128>)
 80044f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044fc:	4a3d      	ldr	r2, [pc, #244]	@ (80045f4 <UART_Start_Receive_DMA+0x12c>)
 80044fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004504:	4a3c      	ldr	r2, [pc, #240]	@ (80045f8 <UART_Start_Receive_DMA+0x130>)
 8004506:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800450c:	2200      	movs	r2, #0
 800450e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004510:	f107 0308 	add.w	r3, r7, #8
 8004514:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	3304      	adds	r3, #4
 8004520:	4619      	mov	r1, r3
 8004522:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	88fb      	ldrh	r3, [r7, #6]
 8004528:	f7fd fc04 	bl	8001d34 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800452c:	2300      	movs	r3, #0
 800452e:	613b      	str	r3, [r7, #16]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	613b      	str	r3, [r7, #16]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	613b      	str	r3, [r7, #16]
 8004540:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	691b      	ldr	r3, [r3, #16]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d019      	beq.n	800457e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	330c      	adds	r3, #12
 8004550:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004552:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004554:	e853 3f00 	ldrex	r3, [r3]
 8004558:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800455a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800455c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004560:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	330c      	adds	r3, #12
 8004568:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800456a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800456c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800456e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004570:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004572:	e841 2300 	strex	r3, r2, [r1]
 8004576:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004578:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800457a:	2b00      	cmp	r3, #0
 800457c:	d1e5      	bne.n	800454a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	3314      	adds	r3, #20
 8004584:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004588:	e853 3f00 	ldrex	r3, [r3]
 800458c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800458e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004590:	f043 0301 	orr.w	r3, r3, #1
 8004594:	657b      	str	r3, [r7, #84]	@ 0x54
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	3314      	adds	r3, #20
 800459c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800459e:	63ba      	str	r2, [r7, #56]	@ 0x38
 80045a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80045a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80045a6:	e841 2300 	strex	r3, r2, [r1]
 80045aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80045ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1e5      	bne.n	800457e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	3314      	adds	r3, #20
 80045b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	e853 3f00 	ldrex	r3, [r3]
 80045c0:	617b      	str	r3, [r7, #20]
   return(result);
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	3314      	adds	r3, #20
 80045d0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80045d2:	627a      	str	r2, [r7, #36]	@ 0x24
 80045d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d6:	6a39      	ldr	r1, [r7, #32]
 80045d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045da:	e841 2300 	strex	r3, r2, [r1]
 80045de:	61fb      	str	r3, [r7, #28]
   return(result);
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d1e5      	bne.n	80045b2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80045e6:	2300      	movs	r3, #0
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3760      	adds	r7, #96	@ 0x60
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	08004219 	.word	0x08004219
 80045f4:	08004345 	.word	0x08004345
 80045f8:	08004381 	.word	0x08004381

080045fc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b089      	sub	sp, #36	@ 0x24
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	330c      	adds	r3, #12
 800460a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	e853 3f00 	ldrex	r3, [r3]
 8004612:	60bb      	str	r3, [r7, #8]
   return(result);
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800461a:	61fb      	str	r3, [r7, #28]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	330c      	adds	r3, #12
 8004622:	69fa      	ldr	r2, [r7, #28]
 8004624:	61ba      	str	r2, [r7, #24]
 8004626:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004628:	6979      	ldr	r1, [r7, #20]
 800462a:	69ba      	ldr	r2, [r7, #24]
 800462c:	e841 2300 	strex	r3, r2, [r1]
 8004630:	613b      	str	r3, [r7, #16]
   return(result);
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1e5      	bne.n	8004604 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2220      	movs	r2, #32
 800463c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004640:	bf00      	nop
 8004642:	3724      	adds	r7, #36	@ 0x24
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800464c:	b480      	push	{r7}
 800464e:	b095      	sub	sp, #84	@ 0x54
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	330c      	adds	r3, #12
 800465a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800465c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800465e:	e853 3f00 	ldrex	r3, [r3]
 8004662:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004666:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800466a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	330c      	adds	r3, #12
 8004672:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004674:	643a      	str	r2, [r7, #64]	@ 0x40
 8004676:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004678:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800467a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800467c:	e841 2300 	strex	r3, r2, [r1]
 8004680:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004684:	2b00      	cmp	r3, #0
 8004686:	d1e5      	bne.n	8004654 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	3314      	adds	r3, #20
 800468e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004690:	6a3b      	ldr	r3, [r7, #32]
 8004692:	e853 3f00 	ldrex	r3, [r3]
 8004696:	61fb      	str	r3, [r7, #28]
   return(result);
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	f023 0301 	bic.w	r3, r3, #1
 800469e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	3314      	adds	r3, #20
 80046a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046b0:	e841 2300 	strex	r3, r2, [r1]
 80046b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80046b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1e5      	bne.n	8004688 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d119      	bne.n	80046f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	330c      	adds	r3, #12
 80046ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	e853 3f00 	ldrex	r3, [r3]
 80046d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	f023 0310 	bic.w	r3, r3, #16
 80046da:	647b      	str	r3, [r7, #68]	@ 0x44
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	330c      	adds	r3, #12
 80046e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80046e4:	61ba      	str	r2, [r7, #24]
 80046e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e8:	6979      	ldr	r1, [r7, #20]
 80046ea:	69ba      	ldr	r2, [r7, #24]
 80046ec:	e841 2300 	strex	r3, r2, [r1]
 80046f0:	613b      	str	r3, [r7, #16]
   return(result);
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d1e5      	bne.n	80046c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2220      	movs	r2, #32
 80046fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004706:	bf00      	nop
 8004708:	3754      	adds	r7, #84	@ 0x54
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr

08004712 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004712:	b580      	push	{r7, lr}
 8004714:	b084      	sub	sp, #16
 8004716:	af00      	add	r7, sp, #0
 8004718:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800471e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800472c:	68f8      	ldr	r0, [r7, #12]
 800472e:	f7ff fd5d 	bl	80041ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004732:	bf00      	nop
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800473a:	b480      	push	{r7}
 800473c:	b085      	sub	sp, #20
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004748:	b2db      	uxtb	r3, r3
 800474a:	2b21      	cmp	r3, #33	@ 0x21
 800474c:	d13e      	bne.n	80047cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004756:	d114      	bne.n	8004782 <UART_Transmit_IT+0x48>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d110      	bne.n	8004782 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	881b      	ldrh	r3, [r3, #0]
 800476a:	461a      	mov	r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004774:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	1c9a      	adds	r2, r3, #2
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	621a      	str	r2, [r3, #32]
 8004780:	e008      	b.n	8004794 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6a1b      	ldr	r3, [r3, #32]
 8004786:	1c59      	adds	r1, r3, #1
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	6211      	str	r1, [r2, #32]
 800478c:	781a      	ldrb	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004798:	b29b      	uxth	r3, r3
 800479a:	3b01      	subs	r3, #1
 800479c:	b29b      	uxth	r3, r3
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	4619      	mov	r1, r3
 80047a2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d10f      	bne.n	80047c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68da      	ldr	r2, [r3, #12]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80047b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68da      	ldr	r2, [r3, #12]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80047c8:	2300      	movs	r3, #0
 80047ca:	e000      	b.n	80047ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80047cc:	2302      	movs	r3, #2
  }
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3714      	adds	r7, #20
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr

080047da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80047da:	b580      	push	{r7, lr}
 80047dc:	b082      	sub	sp, #8
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68da      	ldr	r2, [r3, #12]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2220      	movs	r2, #32
 80047f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f7ff fce2 	bl	80041c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3708      	adds	r7, #8
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b08c      	sub	sp, #48	@ 0x30
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b22      	cmp	r3, #34	@ 0x22
 800481c:	f040 80ae 	bne.w	800497c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004828:	d117      	bne.n	800485a <UART_Receive_IT+0x50>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d113      	bne.n	800485a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004832:	2300      	movs	r3, #0
 8004834:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800483a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	b29b      	uxth	r3, r3
 8004844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004848:	b29a      	uxth	r2, r3
 800484a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800484c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004852:	1c9a      	adds	r2, r3, #2
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	629a      	str	r2, [r3, #40]	@ 0x28
 8004858:	e026      	b.n	80048a8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800485e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004860:	2300      	movs	r3, #0
 8004862:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800486c:	d007      	beq.n	800487e <UART_Receive_IT+0x74>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d10a      	bne.n	800488c <UART_Receive_IT+0x82>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d106      	bne.n	800488c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	b2da      	uxtb	r2, r3
 8004886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004888:	701a      	strb	r2, [r3, #0]
 800488a:	e008      	b.n	800489e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	b2db      	uxtb	r3, r3
 8004894:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004898:	b2da      	uxtb	r2, r3
 800489a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800489c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a2:	1c5a      	adds	r2, r3, #1
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	3b01      	subs	r3, #1
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	4619      	mov	r1, r3
 80048b6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d15d      	bne.n	8004978 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68da      	ldr	r2, [r3, #12]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f022 0220 	bic.w	r2, r2, #32
 80048ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68da      	ldr	r2, [r3, #12]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80048da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	695a      	ldr	r2, [r3, #20]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f022 0201 	bic.w	r2, r2, #1
 80048ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2220      	movs	r2, #32
 80048f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d135      	bne.n	800496e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	330c      	adds	r3, #12
 800490e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	e853 3f00 	ldrex	r3, [r3]
 8004916:	613b      	str	r3, [r7, #16]
   return(result);
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	f023 0310 	bic.w	r3, r3, #16
 800491e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	330c      	adds	r3, #12
 8004926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004928:	623a      	str	r2, [r7, #32]
 800492a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492c:	69f9      	ldr	r1, [r7, #28]
 800492e:	6a3a      	ldr	r2, [r7, #32]
 8004930:	e841 2300 	strex	r3, r2, [r1]
 8004934:	61bb      	str	r3, [r7, #24]
   return(result);
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d1e5      	bne.n	8004908 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0310 	and.w	r3, r3, #16
 8004946:	2b10      	cmp	r3, #16
 8004948:	d10a      	bne.n	8004960 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800494a:	2300      	movs	r3, #0
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	60fb      	str	r3, [r7, #12]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	60fb      	str	r3, [r7, #12]
 800495e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004964:	4619      	mov	r1, r3
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f7ff fc4a 	bl	8004200 <HAL_UARTEx_RxEventCallback>
 800496c:	e002      	b.n	8004974 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f7fc fc56 	bl	8001220 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004974:	2300      	movs	r3, #0
 8004976:	e002      	b.n	800497e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004978:	2300      	movs	r3, #0
 800497a:	e000      	b.n	800497e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800497c:	2302      	movs	r3, #2
  }
}
 800497e:	4618      	mov	r0, r3
 8004980:	3730      	adds	r7, #48	@ 0x30
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
	...

08004988 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004988:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800498c:	b0c0      	sub	sp, #256	@ 0x100
 800498e:	af00      	add	r7, sp, #0
 8004990:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80049a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049a4:	68d9      	ldr	r1, [r3, #12]
 80049a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	ea40 0301 	orr.w	r3, r0, r1
 80049b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80049b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049b6:	689a      	ldr	r2, [r3, #8]
 80049b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	431a      	orrs	r2, r3
 80049c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	431a      	orrs	r2, r3
 80049c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049cc:	69db      	ldr	r3, [r3, #28]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80049d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80049e0:	f021 010c 	bic.w	r1, r1, #12
 80049e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80049ee:	430b      	orrs	r3, r1
 80049f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80049fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a02:	6999      	ldr	r1, [r3, #24]
 8004a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	ea40 0301 	orr.w	r3, r0, r1
 8004a0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	4b8f      	ldr	r3, [pc, #572]	@ (8004c54 <UART_SetConfig+0x2cc>)
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d005      	beq.n	8004a28 <UART_SetConfig+0xa0>
 8004a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	4b8d      	ldr	r3, [pc, #564]	@ (8004c58 <UART_SetConfig+0x2d0>)
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d104      	bne.n	8004a32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a28:	f7fd ff8c 	bl	8002944 <HAL_RCC_GetPCLK2Freq>
 8004a2c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004a30:	e003      	b.n	8004a3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a32:	f7fd ff73 	bl	800291c <HAL_RCC_GetPCLK1Freq>
 8004a36:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a3e:	69db      	ldr	r3, [r3, #28]
 8004a40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a44:	f040 810c 	bne.w	8004c60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004a52:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004a56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004a5a:	4622      	mov	r2, r4
 8004a5c:	462b      	mov	r3, r5
 8004a5e:	1891      	adds	r1, r2, r2
 8004a60:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004a62:	415b      	adcs	r3, r3
 8004a64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004a6a:	4621      	mov	r1, r4
 8004a6c:	eb12 0801 	adds.w	r8, r2, r1
 8004a70:	4629      	mov	r1, r5
 8004a72:	eb43 0901 	adc.w	r9, r3, r1
 8004a76:	f04f 0200 	mov.w	r2, #0
 8004a7a:	f04f 0300 	mov.w	r3, #0
 8004a7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a8a:	4690      	mov	r8, r2
 8004a8c:	4699      	mov	r9, r3
 8004a8e:	4623      	mov	r3, r4
 8004a90:	eb18 0303 	adds.w	r3, r8, r3
 8004a94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004a98:	462b      	mov	r3, r5
 8004a9a:	eb49 0303 	adc.w	r3, r9, r3
 8004a9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004aae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004ab2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	18db      	adds	r3, r3, r3
 8004aba:	653b      	str	r3, [r7, #80]	@ 0x50
 8004abc:	4613      	mov	r3, r2
 8004abe:	eb42 0303 	adc.w	r3, r2, r3
 8004ac2:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ac4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004ac8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004acc:	f7fb fbf8 	bl	80002c0 <__aeabi_uldivmod>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	4b61      	ldr	r3, [pc, #388]	@ (8004c5c <UART_SetConfig+0x2d4>)
 8004ad6:	fba3 2302 	umull	r2, r3, r3, r2
 8004ada:	095b      	lsrs	r3, r3, #5
 8004adc:	011c      	lsls	r4, r3, #4
 8004ade:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ae8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004aec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004af0:	4642      	mov	r2, r8
 8004af2:	464b      	mov	r3, r9
 8004af4:	1891      	adds	r1, r2, r2
 8004af6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004af8:	415b      	adcs	r3, r3
 8004afa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004afc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004b00:	4641      	mov	r1, r8
 8004b02:	eb12 0a01 	adds.w	sl, r2, r1
 8004b06:	4649      	mov	r1, r9
 8004b08:	eb43 0b01 	adc.w	fp, r3, r1
 8004b0c:	f04f 0200 	mov.w	r2, #0
 8004b10:	f04f 0300 	mov.w	r3, #0
 8004b14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b20:	4692      	mov	sl, r2
 8004b22:	469b      	mov	fp, r3
 8004b24:	4643      	mov	r3, r8
 8004b26:	eb1a 0303 	adds.w	r3, sl, r3
 8004b2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b2e:	464b      	mov	r3, r9
 8004b30:	eb4b 0303 	adc.w	r3, fp, r3
 8004b34:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b44:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004b48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	18db      	adds	r3, r3, r3
 8004b50:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b52:	4613      	mov	r3, r2
 8004b54:	eb42 0303 	adc.w	r3, r2, r3
 8004b58:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004b5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004b62:	f7fb fbad 	bl	80002c0 <__aeabi_uldivmod>
 8004b66:	4602      	mov	r2, r0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	4611      	mov	r1, r2
 8004b6c:	4b3b      	ldr	r3, [pc, #236]	@ (8004c5c <UART_SetConfig+0x2d4>)
 8004b6e:	fba3 2301 	umull	r2, r3, r3, r1
 8004b72:	095b      	lsrs	r3, r3, #5
 8004b74:	2264      	movs	r2, #100	@ 0x64
 8004b76:	fb02 f303 	mul.w	r3, r2, r3
 8004b7a:	1acb      	subs	r3, r1, r3
 8004b7c:	00db      	lsls	r3, r3, #3
 8004b7e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004b82:	4b36      	ldr	r3, [pc, #216]	@ (8004c5c <UART_SetConfig+0x2d4>)
 8004b84:	fba3 2302 	umull	r2, r3, r3, r2
 8004b88:	095b      	lsrs	r3, r3, #5
 8004b8a:	005b      	lsls	r3, r3, #1
 8004b8c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004b90:	441c      	add	r4, r3
 8004b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b96:	2200      	movs	r2, #0
 8004b98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b9c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004ba0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004ba4:	4642      	mov	r2, r8
 8004ba6:	464b      	mov	r3, r9
 8004ba8:	1891      	adds	r1, r2, r2
 8004baa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004bac:	415b      	adcs	r3, r3
 8004bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004bb4:	4641      	mov	r1, r8
 8004bb6:	1851      	adds	r1, r2, r1
 8004bb8:	6339      	str	r1, [r7, #48]	@ 0x30
 8004bba:	4649      	mov	r1, r9
 8004bbc:	414b      	adcs	r3, r1
 8004bbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bc0:	f04f 0200 	mov.w	r2, #0
 8004bc4:	f04f 0300 	mov.w	r3, #0
 8004bc8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004bcc:	4659      	mov	r1, fp
 8004bce:	00cb      	lsls	r3, r1, #3
 8004bd0:	4651      	mov	r1, sl
 8004bd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bd6:	4651      	mov	r1, sl
 8004bd8:	00ca      	lsls	r2, r1, #3
 8004bda:	4610      	mov	r0, r2
 8004bdc:	4619      	mov	r1, r3
 8004bde:	4603      	mov	r3, r0
 8004be0:	4642      	mov	r2, r8
 8004be2:	189b      	adds	r3, r3, r2
 8004be4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004be8:	464b      	mov	r3, r9
 8004bea:	460a      	mov	r2, r1
 8004bec:	eb42 0303 	adc.w	r3, r2, r3
 8004bf0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004c00:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004c04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004c08:	460b      	mov	r3, r1
 8004c0a:	18db      	adds	r3, r3, r3
 8004c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c0e:	4613      	mov	r3, r2
 8004c10:	eb42 0303 	adc.w	r3, r2, r3
 8004c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004c1e:	f7fb fb4f 	bl	80002c0 <__aeabi_uldivmod>
 8004c22:	4602      	mov	r2, r0
 8004c24:	460b      	mov	r3, r1
 8004c26:	4b0d      	ldr	r3, [pc, #52]	@ (8004c5c <UART_SetConfig+0x2d4>)
 8004c28:	fba3 1302 	umull	r1, r3, r3, r2
 8004c2c:	095b      	lsrs	r3, r3, #5
 8004c2e:	2164      	movs	r1, #100	@ 0x64
 8004c30:	fb01 f303 	mul.w	r3, r1, r3
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	00db      	lsls	r3, r3, #3
 8004c38:	3332      	adds	r3, #50	@ 0x32
 8004c3a:	4a08      	ldr	r2, [pc, #32]	@ (8004c5c <UART_SetConfig+0x2d4>)
 8004c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c40:	095b      	lsrs	r3, r3, #5
 8004c42:	f003 0207 	and.w	r2, r3, #7
 8004c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4422      	add	r2, r4
 8004c4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c50:	e106      	b.n	8004e60 <UART_SetConfig+0x4d8>
 8004c52:	bf00      	nop
 8004c54:	40011000 	.word	0x40011000
 8004c58:	40011400 	.word	0x40011400
 8004c5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c64:	2200      	movs	r2, #0
 8004c66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004c6a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004c6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004c72:	4642      	mov	r2, r8
 8004c74:	464b      	mov	r3, r9
 8004c76:	1891      	adds	r1, r2, r2
 8004c78:	6239      	str	r1, [r7, #32]
 8004c7a:	415b      	adcs	r3, r3
 8004c7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c82:	4641      	mov	r1, r8
 8004c84:	1854      	adds	r4, r2, r1
 8004c86:	4649      	mov	r1, r9
 8004c88:	eb43 0501 	adc.w	r5, r3, r1
 8004c8c:	f04f 0200 	mov.w	r2, #0
 8004c90:	f04f 0300 	mov.w	r3, #0
 8004c94:	00eb      	lsls	r3, r5, #3
 8004c96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c9a:	00e2      	lsls	r2, r4, #3
 8004c9c:	4614      	mov	r4, r2
 8004c9e:	461d      	mov	r5, r3
 8004ca0:	4643      	mov	r3, r8
 8004ca2:	18e3      	adds	r3, r4, r3
 8004ca4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ca8:	464b      	mov	r3, r9
 8004caa:	eb45 0303 	adc.w	r3, r5, r3
 8004cae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004cbe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004cc2:	f04f 0200 	mov.w	r2, #0
 8004cc6:	f04f 0300 	mov.w	r3, #0
 8004cca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004cce:	4629      	mov	r1, r5
 8004cd0:	008b      	lsls	r3, r1, #2
 8004cd2:	4621      	mov	r1, r4
 8004cd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cd8:	4621      	mov	r1, r4
 8004cda:	008a      	lsls	r2, r1, #2
 8004cdc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004ce0:	f7fb faee 	bl	80002c0 <__aeabi_uldivmod>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	460b      	mov	r3, r1
 8004ce8:	4b60      	ldr	r3, [pc, #384]	@ (8004e6c <UART_SetConfig+0x4e4>)
 8004cea:	fba3 2302 	umull	r2, r3, r3, r2
 8004cee:	095b      	lsrs	r3, r3, #5
 8004cf0:	011c      	lsls	r4, r3, #4
 8004cf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004cfc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004d00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004d04:	4642      	mov	r2, r8
 8004d06:	464b      	mov	r3, r9
 8004d08:	1891      	adds	r1, r2, r2
 8004d0a:	61b9      	str	r1, [r7, #24]
 8004d0c:	415b      	adcs	r3, r3
 8004d0e:	61fb      	str	r3, [r7, #28]
 8004d10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d14:	4641      	mov	r1, r8
 8004d16:	1851      	adds	r1, r2, r1
 8004d18:	6139      	str	r1, [r7, #16]
 8004d1a:	4649      	mov	r1, r9
 8004d1c:	414b      	adcs	r3, r1
 8004d1e:	617b      	str	r3, [r7, #20]
 8004d20:	f04f 0200 	mov.w	r2, #0
 8004d24:	f04f 0300 	mov.w	r3, #0
 8004d28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d2c:	4659      	mov	r1, fp
 8004d2e:	00cb      	lsls	r3, r1, #3
 8004d30:	4651      	mov	r1, sl
 8004d32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d36:	4651      	mov	r1, sl
 8004d38:	00ca      	lsls	r2, r1, #3
 8004d3a:	4610      	mov	r0, r2
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	4603      	mov	r3, r0
 8004d40:	4642      	mov	r2, r8
 8004d42:	189b      	adds	r3, r3, r2
 8004d44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d48:	464b      	mov	r3, r9
 8004d4a:	460a      	mov	r2, r1
 8004d4c:	eb42 0303 	adc.w	r3, r2, r3
 8004d50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004d60:	f04f 0200 	mov.w	r2, #0
 8004d64:	f04f 0300 	mov.w	r3, #0
 8004d68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004d6c:	4649      	mov	r1, r9
 8004d6e:	008b      	lsls	r3, r1, #2
 8004d70:	4641      	mov	r1, r8
 8004d72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d76:	4641      	mov	r1, r8
 8004d78:	008a      	lsls	r2, r1, #2
 8004d7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004d7e:	f7fb fa9f 	bl	80002c0 <__aeabi_uldivmod>
 8004d82:	4602      	mov	r2, r0
 8004d84:	460b      	mov	r3, r1
 8004d86:	4611      	mov	r1, r2
 8004d88:	4b38      	ldr	r3, [pc, #224]	@ (8004e6c <UART_SetConfig+0x4e4>)
 8004d8a:	fba3 2301 	umull	r2, r3, r3, r1
 8004d8e:	095b      	lsrs	r3, r3, #5
 8004d90:	2264      	movs	r2, #100	@ 0x64
 8004d92:	fb02 f303 	mul.w	r3, r2, r3
 8004d96:	1acb      	subs	r3, r1, r3
 8004d98:	011b      	lsls	r3, r3, #4
 8004d9a:	3332      	adds	r3, #50	@ 0x32
 8004d9c:	4a33      	ldr	r2, [pc, #204]	@ (8004e6c <UART_SetConfig+0x4e4>)
 8004d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004da2:	095b      	lsrs	r3, r3, #5
 8004da4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004da8:	441c      	add	r4, r3
 8004daa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dae:	2200      	movs	r2, #0
 8004db0:	673b      	str	r3, [r7, #112]	@ 0x70
 8004db2:	677a      	str	r2, [r7, #116]	@ 0x74
 8004db4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004db8:	4642      	mov	r2, r8
 8004dba:	464b      	mov	r3, r9
 8004dbc:	1891      	adds	r1, r2, r2
 8004dbe:	60b9      	str	r1, [r7, #8]
 8004dc0:	415b      	adcs	r3, r3
 8004dc2:	60fb      	str	r3, [r7, #12]
 8004dc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004dc8:	4641      	mov	r1, r8
 8004dca:	1851      	adds	r1, r2, r1
 8004dcc:	6039      	str	r1, [r7, #0]
 8004dce:	4649      	mov	r1, r9
 8004dd0:	414b      	adcs	r3, r1
 8004dd2:	607b      	str	r3, [r7, #4]
 8004dd4:	f04f 0200 	mov.w	r2, #0
 8004dd8:	f04f 0300 	mov.w	r3, #0
 8004ddc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004de0:	4659      	mov	r1, fp
 8004de2:	00cb      	lsls	r3, r1, #3
 8004de4:	4651      	mov	r1, sl
 8004de6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dea:	4651      	mov	r1, sl
 8004dec:	00ca      	lsls	r2, r1, #3
 8004dee:	4610      	mov	r0, r2
 8004df0:	4619      	mov	r1, r3
 8004df2:	4603      	mov	r3, r0
 8004df4:	4642      	mov	r2, r8
 8004df6:	189b      	adds	r3, r3, r2
 8004df8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004dfa:	464b      	mov	r3, r9
 8004dfc:	460a      	mov	r2, r1
 8004dfe:	eb42 0303 	adc.w	r3, r2, r3
 8004e02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e0e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004e10:	f04f 0200 	mov.w	r2, #0
 8004e14:	f04f 0300 	mov.w	r3, #0
 8004e18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004e1c:	4649      	mov	r1, r9
 8004e1e:	008b      	lsls	r3, r1, #2
 8004e20:	4641      	mov	r1, r8
 8004e22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e26:	4641      	mov	r1, r8
 8004e28:	008a      	lsls	r2, r1, #2
 8004e2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004e2e:	f7fb fa47 	bl	80002c0 <__aeabi_uldivmod>
 8004e32:	4602      	mov	r2, r0
 8004e34:	460b      	mov	r3, r1
 8004e36:	4b0d      	ldr	r3, [pc, #52]	@ (8004e6c <UART_SetConfig+0x4e4>)
 8004e38:	fba3 1302 	umull	r1, r3, r3, r2
 8004e3c:	095b      	lsrs	r3, r3, #5
 8004e3e:	2164      	movs	r1, #100	@ 0x64
 8004e40:	fb01 f303 	mul.w	r3, r1, r3
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	011b      	lsls	r3, r3, #4
 8004e48:	3332      	adds	r3, #50	@ 0x32
 8004e4a:	4a08      	ldr	r2, [pc, #32]	@ (8004e6c <UART_SetConfig+0x4e4>)
 8004e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e50:	095b      	lsrs	r3, r3, #5
 8004e52:	f003 020f 	and.w	r2, r3, #15
 8004e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4422      	add	r2, r4
 8004e5e:	609a      	str	r2, [r3, #8]
}
 8004e60:	bf00      	nop
 8004e62:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004e66:	46bd      	mov	sp, r7
 8004e68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e6c:	51eb851f 	.word	0x51eb851f

08004e70 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004e74:	4904      	ldr	r1, [pc, #16]	@ (8004e88 <MX_FATFS_Init+0x18>)
 8004e76:	4805      	ldr	r0, [pc, #20]	@ (8004e8c <MX_FATFS_Init+0x1c>)
 8004e78:	f003 f9a0 	bl	80081bc <FATFS_LinkDriver>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	461a      	mov	r2, r3
 8004e80:	4b03      	ldr	r3, [pc, #12]	@ (8004e90 <MX_FATFS_Init+0x20>)
 8004e82:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004e84:	bf00      	nop
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	20002594 	.word	0x20002594
 8004e8c:	20000014 	.word	0x20000014
 8004e90:	20002590 	.word	0x20002590

08004e94 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004e94:	b480      	push	{r7}
 8004e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004e98:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	4603      	mov	r3, r0
 8004eac:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
    //return Stat;
    SD_disk_initialize (pdrv);
 8004eae:	79fb      	ldrb	r3, [r7, #7]
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f7fb fd31 	bl	8000918 <SD_disk_initialize>
  /* USER CODE END INIT */
}
 8004eb6:	bf00      	nop
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3708      	adds	r7, #8
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
	SD_disk_status (pdrv);
 8004eca:	79fb      	ldrb	r3, [r7, #7]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f7fb fe09 	bl	8000ae4 <SD_disk_status>
  /* USER CODE END STATUS */
}
 8004ed2:	bf00      	nop
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3708      	adds	r7, #8
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60b9      	str	r1, [r7, #8]
 8004ee4:	607a      	str	r2, [r7, #4]
 8004ee6:	603b      	str	r3, [r7, #0]
 8004ee8:	4603      	mov	r3, r0
 8004eea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
	SD_disk_read (pdrv,buff,sector,count);
 8004eec:	7bf8      	ldrb	r0, [r7, #15]
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	68b9      	ldr	r1, [r7, #8]
 8004ef4:	f7fb fe0c 	bl	8000b10 <SD_disk_read>
  /* USER CODE END READ */
}
 8004ef8:	bf00      	nop
 8004efa:	4618      	mov	r0, r3
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}

08004f02 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004f02:	b580      	push	{r7, lr}
 8004f04:	b084      	sub	sp, #16
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
 8004f0c:	603b      	str	r3, [r7, #0]
 8004f0e:	4603      	mov	r3, r0
 8004f10:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
   // return RES_OK;
	SD_disk_write (pdrv,buff,sector,count);
 8004f12:	7bf8      	ldrb	r0, [r7, #15]
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	68b9      	ldr	r1, [r7, #8]
 8004f1a:	f7fb fe63 	bl	8000be4 <SD_disk_write>
  /* USER CODE END WRITE */
}
 8004f1e:	bf00      	nop
 8004f20:	4618      	mov	r0, r3
 8004f22:	3710      	adds	r7, #16
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	4603      	mov	r3, r0
 8004f30:	603a      	str	r2, [r7, #0]
 8004f32:	71fb      	strb	r3, [r7, #7]
 8004f34:	460b      	mov	r3, r1
 8004f36:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
  //  DRESULT res = RES_ERROR;
  //  return res;
	SD_disk_ioctl (pdrv,cmd,buff);
 8004f38:	79fb      	ldrb	r3, [r7, #7]
 8004f3a:	79b9      	ldrb	r1, [r7, #6]
 8004f3c:	683a      	ldr	r2, [r7, #0]
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7fb fed4 	bl	8000cec <SD_disk_ioctl>
  /* USER CODE END IOCTL */
}
 8004f44:	bf00      	nop
 8004f46:	4618      	mov	r0, r3
 8004f48:	3708      	adds	r7, #8
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
	...

08004f50 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	4603      	mov	r3, r0
 8004f58:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004f5a:	79fb      	ldrb	r3, [r7, #7]
 8004f5c:	4a08      	ldr	r2, [pc, #32]	@ (8004f80 <disk_status+0x30>)
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	4413      	add	r3, r2
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	79fa      	ldrb	r2, [r7, #7]
 8004f68:	4905      	ldr	r1, [pc, #20]	@ (8004f80 <disk_status+0x30>)
 8004f6a:	440a      	add	r2, r1
 8004f6c:	7a12      	ldrb	r2, [r2, #8]
 8004f6e:	4610      	mov	r0, r2
 8004f70:	4798      	blx	r3
 8004f72:	4603      	mov	r3, r0
 8004f74:	73fb      	strb	r3, [r7, #15]
  return stat;
 8004f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3710      	adds	r7, #16
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	200027c0 	.word	0x200027c0

08004f84 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8004f92:	79fb      	ldrb	r3, [r7, #7]
 8004f94:	4a0e      	ldr	r2, [pc, #56]	@ (8004fd0 <disk_initialize+0x4c>)
 8004f96:	5cd3      	ldrb	r3, [r2, r3]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d114      	bne.n	8004fc6 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8004f9c:	79fb      	ldrb	r3, [r7, #7]
 8004f9e:	4a0c      	ldr	r2, [pc, #48]	@ (8004fd0 <disk_initialize+0x4c>)
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	4413      	add	r3, r2
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	79fa      	ldrb	r2, [r7, #7]
 8004faa:	4909      	ldr	r1, [pc, #36]	@ (8004fd0 <disk_initialize+0x4c>)
 8004fac:	440a      	add	r2, r1
 8004fae:	7a12      	ldrb	r2, [r2, #8]
 8004fb0:	4610      	mov	r0, r2
 8004fb2:	4798      	blx	r3
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8004fb8:	7bfb      	ldrb	r3, [r7, #15]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d103      	bne.n	8004fc6 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8004fbe:	79fb      	ldrb	r3, [r7, #7]
 8004fc0:	4a03      	ldr	r2, [pc, #12]	@ (8004fd0 <disk_initialize+0x4c>)
 8004fc2:	2101      	movs	r1, #1
 8004fc4:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8004fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	200027c0 	.word	0x200027c0

08004fd4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8004fd4:	b590      	push	{r4, r7, lr}
 8004fd6:	b087      	sub	sp, #28
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60b9      	str	r1, [r7, #8]
 8004fdc:	607a      	str	r2, [r7, #4]
 8004fde:	603b      	str	r3, [r7, #0]
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8004fe4:	7bfb      	ldrb	r3, [r7, #15]
 8004fe6:	4a0a      	ldr	r2, [pc, #40]	@ (8005010 <disk_read+0x3c>)
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	4413      	add	r3, r2
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	689c      	ldr	r4, [r3, #8]
 8004ff0:	7bfb      	ldrb	r3, [r7, #15]
 8004ff2:	4a07      	ldr	r2, [pc, #28]	@ (8005010 <disk_read+0x3c>)
 8004ff4:	4413      	add	r3, r2
 8004ff6:	7a18      	ldrb	r0, [r3, #8]
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	68b9      	ldr	r1, [r7, #8]
 8004ffe:	47a0      	blx	r4
 8005000:	4603      	mov	r3, r0
 8005002:	75fb      	strb	r3, [r7, #23]
  return res;
 8005004:	7dfb      	ldrb	r3, [r7, #23]
}
 8005006:	4618      	mov	r0, r3
 8005008:	371c      	adds	r7, #28
 800500a:	46bd      	mov	sp, r7
 800500c:	bd90      	pop	{r4, r7, pc}
 800500e:	bf00      	nop
 8005010:	200027c0 	.word	0x200027c0

08005014 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005014:	b590      	push	{r4, r7, lr}
 8005016:	b087      	sub	sp, #28
 8005018:	af00      	add	r7, sp, #0
 800501a:	60b9      	str	r1, [r7, #8]
 800501c:	607a      	str	r2, [r7, #4]
 800501e:	603b      	str	r3, [r7, #0]
 8005020:	4603      	mov	r3, r0
 8005022:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005024:	7bfb      	ldrb	r3, [r7, #15]
 8005026:	4a0a      	ldr	r2, [pc, #40]	@ (8005050 <disk_write+0x3c>)
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	4413      	add	r3, r2
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	68dc      	ldr	r4, [r3, #12]
 8005030:	7bfb      	ldrb	r3, [r7, #15]
 8005032:	4a07      	ldr	r2, [pc, #28]	@ (8005050 <disk_write+0x3c>)
 8005034:	4413      	add	r3, r2
 8005036:	7a18      	ldrb	r0, [r3, #8]
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	68b9      	ldr	r1, [r7, #8]
 800503e:	47a0      	blx	r4
 8005040:	4603      	mov	r3, r0
 8005042:	75fb      	strb	r3, [r7, #23]
  return res;
 8005044:	7dfb      	ldrb	r3, [r7, #23]
}
 8005046:	4618      	mov	r0, r3
 8005048:	371c      	adds	r7, #28
 800504a:	46bd      	mov	sp, r7
 800504c:	bd90      	pop	{r4, r7, pc}
 800504e:	bf00      	nop
 8005050:	200027c0 	.word	0x200027c0

08005054 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	4603      	mov	r3, r0
 800505c:	603a      	str	r2, [r7, #0]
 800505e:	71fb      	strb	r3, [r7, #7]
 8005060:	460b      	mov	r3, r1
 8005062:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005064:	79fb      	ldrb	r3, [r7, #7]
 8005066:	4a09      	ldr	r2, [pc, #36]	@ (800508c <disk_ioctl+0x38>)
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	4413      	add	r3, r2
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	691b      	ldr	r3, [r3, #16]
 8005070:	79fa      	ldrb	r2, [r7, #7]
 8005072:	4906      	ldr	r1, [pc, #24]	@ (800508c <disk_ioctl+0x38>)
 8005074:	440a      	add	r2, r1
 8005076:	7a10      	ldrb	r0, [r2, #8]
 8005078:	79b9      	ldrb	r1, [r7, #6]
 800507a:	683a      	ldr	r2, [r7, #0]
 800507c:	4798      	blx	r3
 800507e:	4603      	mov	r3, r0
 8005080:	73fb      	strb	r3, [r7, #15]
  return res;
 8005082:	7bfb      	ldrb	r3, [r7, #15]
}
 8005084:	4618      	mov	r0, r3
 8005086:	3710      	adds	r7, #16
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}
 800508c:	200027c0 	.word	0x200027c0

08005090 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8005090:	b480      	push	{r7}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	3301      	adds	r3, #1
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80050a0:	89fb      	ldrh	r3, [r7, #14]
 80050a2:	021b      	lsls	r3, r3, #8
 80050a4:	b21a      	sxth	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	b21b      	sxth	r3, r3
 80050ac:	4313      	orrs	r3, r2
 80050ae:	b21b      	sxth	r3, r3
 80050b0:	81fb      	strh	r3, [r7, #14]
	return rv;
 80050b2:	89fb      	ldrh	r3, [r7, #14]
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3714      	adds	r7, #20
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80050c0:	b480      	push	{r7}
 80050c2:	b085      	sub	sp, #20
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	3303      	adds	r3, #3
 80050cc:	781b      	ldrb	r3, [r3, #0]
 80050ce:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	021b      	lsls	r3, r3, #8
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	3202      	adds	r2, #2
 80050d8:	7812      	ldrb	r2, [r2, #0]
 80050da:	4313      	orrs	r3, r2
 80050dc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	021b      	lsls	r3, r3, #8
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	3201      	adds	r2, #1
 80050e6:	7812      	ldrb	r2, [r2, #0]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	021b      	lsls	r3, r3, #8
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	7812      	ldrb	r2, [r2, #0]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	60fb      	str	r3, [r7, #12]
	return rv;
 80050f8:	68fb      	ldr	r3, [r7, #12]
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3714      	adds	r7, #20
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr

08005106 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005106:	b480      	push	{r7}
 8005108:	b083      	sub	sp, #12
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
 800510e:	460b      	mov	r3, r1
 8005110:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	1c5a      	adds	r2, r3, #1
 8005116:	607a      	str	r2, [r7, #4]
 8005118:	887a      	ldrh	r2, [r7, #2]
 800511a:	b2d2      	uxtb	r2, r2
 800511c:	701a      	strb	r2, [r3, #0]
 800511e:	887b      	ldrh	r3, [r7, #2]
 8005120:	0a1b      	lsrs	r3, r3, #8
 8005122:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	1c5a      	adds	r2, r3, #1
 8005128:	607a      	str	r2, [r7, #4]
 800512a:	887a      	ldrh	r2, [r7, #2]
 800512c:	b2d2      	uxtb	r2, r2
 800512e:	701a      	strb	r2, [r3, #0]
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800513c:	b480      	push	{r7}
 800513e:	b083      	sub	sp, #12
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	1c5a      	adds	r2, r3, #1
 800514a:	607a      	str	r2, [r7, #4]
 800514c:	683a      	ldr	r2, [r7, #0]
 800514e:	b2d2      	uxtb	r2, r2
 8005150:	701a      	strb	r2, [r3, #0]
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	0a1b      	lsrs	r3, r3, #8
 8005156:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	1c5a      	adds	r2, r3, #1
 800515c:	607a      	str	r2, [r7, #4]
 800515e:	683a      	ldr	r2, [r7, #0]
 8005160:	b2d2      	uxtb	r2, r2
 8005162:	701a      	strb	r2, [r3, #0]
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	0a1b      	lsrs	r3, r3, #8
 8005168:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	1c5a      	adds	r2, r3, #1
 800516e:	607a      	str	r2, [r7, #4]
 8005170:	683a      	ldr	r2, [r7, #0]
 8005172:	b2d2      	uxtb	r2, r2
 8005174:	701a      	strb	r2, [r3, #0]
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	0a1b      	lsrs	r3, r3, #8
 800517a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	1c5a      	adds	r2, r3, #1
 8005180:	607a      	str	r2, [r7, #4]
 8005182:	683a      	ldr	r2, [r7, #0]
 8005184:	b2d2      	uxtb	r2, r2
 8005186:	701a      	strb	r2, [r3, #0]
}
 8005188:	bf00      	nop
 800518a:	370c      	adds	r7, #12
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005194:	b480      	push	{r7}
 8005196:	b087      	sub	sp, #28
 8005198:	af00      	add	r7, sp, #0
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	60b9      	str	r1, [r7, #8]
 800519e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00d      	beq.n	80051ca <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80051ae:	693a      	ldr	r2, [r7, #16]
 80051b0:	1c53      	adds	r3, r2, #1
 80051b2:	613b      	str	r3, [r7, #16]
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	1c59      	adds	r1, r3, #1
 80051b8:	6179      	str	r1, [r7, #20]
 80051ba:	7812      	ldrb	r2, [r2, #0]
 80051bc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	3b01      	subs	r3, #1
 80051c2:	607b      	str	r3, [r7, #4]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d1f1      	bne.n	80051ae <mem_cpy+0x1a>
	}
}
 80051ca:	bf00      	nop
 80051cc:	371c      	adds	r7, #28
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr

080051d6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80051d6:	b480      	push	{r7}
 80051d8:	b087      	sub	sp, #28
 80051da:	af00      	add	r7, sp, #0
 80051dc:	60f8      	str	r0, [r7, #12]
 80051de:	60b9      	str	r1, [r7, #8]
 80051e0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	1c5a      	adds	r2, r3, #1
 80051ea:	617a      	str	r2, [r7, #20]
 80051ec:	68ba      	ldr	r2, [r7, #8]
 80051ee:	b2d2      	uxtb	r2, r2
 80051f0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	3b01      	subs	r3, #1
 80051f6:	607b      	str	r3, [r7, #4]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d1f3      	bne.n	80051e6 <mem_set+0x10>
}
 80051fe:	bf00      	nop
 8005200:	bf00      	nop
 8005202:	371c      	adds	r7, #28
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr

0800520c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800520c:	b480      	push	{r7}
 800520e:	b089      	sub	sp, #36	@ 0x24
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	61fb      	str	r3, [r7, #28]
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005220:	2300      	movs	r3, #0
 8005222:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	1c5a      	adds	r2, r3, #1
 8005228:	61fa      	str	r2, [r7, #28]
 800522a:	781b      	ldrb	r3, [r3, #0]
 800522c:	4619      	mov	r1, r3
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	1c5a      	adds	r2, r3, #1
 8005232:	61ba      	str	r2, [r7, #24]
 8005234:	781b      	ldrb	r3, [r3, #0]
 8005236:	1acb      	subs	r3, r1, r3
 8005238:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	3b01      	subs	r3, #1
 800523e:	607b      	str	r3, [r7, #4]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d002      	beq.n	800524c <mem_cmp+0x40>
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d0eb      	beq.n	8005224 <mem_cmp+0x18>

	return r;
 800524c:	697b      	ldr	r3, [r7, #20]
}
 800524e:	4618      	mov	r0, r3
 8005250:	3724      	adds	r7, #36	@ 0x24
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr

0800525a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800525a:	b480      	push	{r7}
 800525c:	b083      	sub	sp, #12
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
 8005262:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005264:	e002      	b.n	800526c <chk_chr+0x12>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	3301      	adds	r3, #1
 800526a:	607b      	str	r3, [r7, #4]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	781b      	ldrb	r3, [r3, #0]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d005      	beq.n	8005280 <chk_chr+0x26>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	461a      	mov	r2, r3
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	4293      	cmp	r3, r2
 800527e:	d1f2      	bne.n	8005266 <chk_chr+0xc>
	return *str;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	781b      	ldrb	r3, [r3, #0]
}
 8005284:	4618      	mov	r0, r3
 8005286:	370c      	adds	r7, #12
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005290:	b480      	push	{r7}
 8005292:	b085      	sub	sp, #20
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800529a:	2300      	movs	r3, #0
 800529c:	60bb      	str	r3, [r7, #8]
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	60fb      	str	r3, [r7, #12]
 80052a2:	e029      	b.n	80052f8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80052a4:	4a27      	ldr	r2, [pc, #156]	@ (8005344 <chk_lock+0xb4>)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	011b      	lsls	r3, r3, #4
 80052aa:	4413      	add	r3, r2
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d01d      	beq.n	80052ee <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80052b2:	4a24      	ldr	r2, [pc, #144]	@ (8005344 <chk_lock+0xb4>)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	011b      	lsls	r3, r3, #4
 80052b8:	4413      	add	r3, r2
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d116      	bne.n	80052f2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80052c4:	4a1f      	ldr	r2, [pc, #124]	@ (8005344 <chk_lock+0xb4>)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	011b      	lsls	r3, r3, #4
 80052ca:	4413      	add	r3, r2
 80052cc:	3304      	adds	r3, #4
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d10c      	bne.n	80052f2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80052d8:	4a1a      	ldr	r2, [pc, #104]	@ (8005344 <chk_lock+0xb4>)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	011b      	lsls	r3, r3, #4
 80052de:	4413      	add	r3, r2
 80052e0:	3308      	adds	r3, #8
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d102      	bne.n	80052f2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80052ec:	e007      	b.n	80052fe <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80052ee:	2301      	movs	r3, #1
 80052f0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	3301      	adds	r3, #1
 80052f6:	60fb      	str	r3, [r7, #12]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d9d2      	bls.n	80052a4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2b02      	cmp	r3, #2
 8005302:	d109      	bne.n	8005318 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d102      	bne.n	8005310 <chk_lock+0x80>
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	2b02      	cmp	r3, #2
 800530e:	d101      	bne.n	8005314 <chk_lock+0x84>
 8005310:	2300      	movs	r3, #0
 8005312:	e010      	b.n	8005336 <chk_lock+0xa6>
 8005314:	2312      	movs	r3, #18
 8005316:	e00e      	b.n	8005336 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d108      	bne.n	8005330 <chk_lock+0xa0>
 800531e:	4a09      	ldr	r2, [pc, #36]	@ (8005344 <chk_lock+0xb4>)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	011b      	lsls	r3, r3, #4
 8005324:	4413      	add	r3, r2
 8005326:	330c      	adds	r3, #12
 8005328:	881b      	ldrh	r3, [r3, #0]
 800532a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800532e:	d101      	bne.n	8005334 <chk_lock+0xa4>
 8005330:	2310      	movs	r3, #16
 8005332:	e000      	b.n	8005336 <chk_lock+0xa6>
 8005334:	2300      	movs	r3, #0
}
 8005336:	4618      	mov	r0, r3
 8005338:	3714      	adds	r7, #20
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	200025a0 	.word	0x200025a0

08005348 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005348:	b480      	push	{r7}
 800534a:	b083      	sub	sp, #12
 800534c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800534e:	2300      	movs	r3, #0
 8005350:	607b      	str	r3, [r7, #4]
 8005352:	e002      	b.n	800535a <enq_lock+0x12>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	3301      	adds	r3, #1
 8005358:	607b      	str	r3, [r7, #4]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d806      	bhi.n	800536e <enq_lock+0x26>
 8005360:	4a09      	ldr	r2, [pc, #36]	@ (8005388 <enq_lock+0x40>)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	011b      	lsls	r3, r3, #4
 8005366:	4413      	add	r3, r2
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1f2      	bne.n	8005354 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2b02      	cmp	r3, #2
 8005372:	bf14      	ite	ne
 8005374:	2301      	movne	r3, #1
 8005376:	2300      	moveq	r3, #0
 8005378:	b2db      	uxtb	r3, r3
}
 800537a:	4618      	mov	r0, r3
 800537c:	370c      	adds	r7, #12
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr
 8005386:	bf00      	nop
 8005388:	200025a0 	.word	0x200025a0

0800538c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800538c:	b480      	push	{r7}
 800538e:	b085      	sub	sp, #20
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005396:	2300      	movs	r3, #0
 8005398:	60fb      	str	r3, [r7, #12]
 800539a:	e01f      	b.n	80053dc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800539c:	4a41      	ldr	r2, [pc, #260]	@ (80054a4 <inc_lock+0x118>)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	011b      	lsls	r3, r3, #4
 80053a2:	4413      	add	r3, r2
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d113      	bne.n	80053d6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80053ae:	4a3d      	ldr	r2, [pc, #244]	@ (80054a4 <inc_lock+0x118>)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	4413      	add	r3, r2
 80053b6:	3304      	adds	r3, #4
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80053be:	429a      	cmp	r2, r3
 80053c0:	d109      	bne.n	80053d6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80053c2:	4a38      	ldr	r2, [pc, #224]	@ (80054a4 <inc_lock+0x118>)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	011b      	lsls	r3, r3, #4
 80053c8:	4413      	add	r3, r2
 80053ca:	3308      	adds	r3, #8
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d006      	beq.n	80053e4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	3301      	adds	r3, #1
 80053da:	60fb      	str	r3, [r7, #12]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d9dc      	bls.n	800539c <inc_lock+0x10>
 80053e2:	e000      	b.n	80053e6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80053e4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d132      	bne.n	8005452 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80053ec:	2300      	movs	r3, #0
 80053ee:	60fb      	str	r3, [r7, #12]
 80053f0:	e002      	b.n	80053f8 <inc_lock+0x6c>
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	3301      	adds	r3, #1
 80053f6:	60fb      	str	r3, [r7, #12]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d806      	bhi.n	800540c <inc_lock+0x80>
 80053fe:	4a29      	ldr	r2, [pc, #164]	@ (80054a4 <inc_lock+0x118>)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	011b      	lsls	r3, r3, #4
 8005404:	4413      	add	r3, r2
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d1f2      	bne.n	80053f2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2b02      	cmp	r3, #2
 8005410:	d101      	bne.n	8005416 <inc_lock+0x8a>
 8005412:	2300      	movs	r3, #0
 8005414:	e040      	b.n	8005498 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	4922      	ldr	r1, [pc, #136]	@ (80054a4 <inc_lock+0x118>)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	011b      	lsls	r3, r3, #4
 8005420:	440b      	add	r3, r1
 8005422:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	689a      	ldr	r2, [r3, #8]
 8005428:	491e      	ldr	r1, [pc, #120]	@ (80054a4 <inc_lock+0x118>)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	011b      	lsls	r3, r3, #4
 800542e:	440b      	add	r3, r1
 8005430:	3304      	adds	r3, #4
 8005432:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	695a      	ldr	r2, [r3, #20]
 8005438:	491a      	ldr	r1, [pc, #104]	@ (80054a4 <inc_lock+0x118>)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	011b      	lsls	r3, r3, #4
 800543e:	440b      	add	r3, r1
 8005440:	3308      	adds	r3, #8
 8005442:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005444:	4a17      	ldr	r2, [pc, #92]	@ (80054a4 <inc_lock+0x118>)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	011b      	lsls	r3, r3, #4
 800544a:	4413      	add	r3, r2
 800544c:	330c      	adds	r3, #12
 800544e:	2200      	movs	r2, #0
 8005450:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d009      	beq.n	800546c <inc_lock+0xe0>
 8005458:	4a12      	ldr	r2, [pc, #72]	@ (80054a4 <inc_lock+0x118>)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	011b      	lsls	r3, r3, #4
 800545e:	4413      	add	r3, r2
 8005460:	330c      	adds	r3, #12
 8005462:	881b      	ldrh	r3, [r3, #0]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d001      	beq.n	800546c <inc_lock+0xe0>
 8005468:	2300      	movs	r3, #0
 800546a:	e015      	b.n	8005498 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d108      	bne.n	8005484 <inc_lock+0xf8>
 8005472:	4a0c      	ldr	r2, [pc, #48]	@ (80054a4 <inc_lock+0x118>)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	011b      	lsls	r3, r3, #4
 8005478:	4413      	add	r3, r2
 800547a:	330c      	adds	r3, #12
 800547c:	881b      	ldrh	r3, [r3, #0]
 800547e:	3301      	adds	r3, #1
 8005480:	b29a      	uxth	r2, r3
 8005482:	e001      	b.n	8005488 <inc_lock+0xfc>
 8005484:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005488:	4906      	ldr	r1, [pc, #24]	@ (80054a4 <inc_lock+0x118>)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	011b      	lsls	r3, r3, #4
 800548e:	440b      	add	r3, r1
 8005490:	330c      	adds	r3, #12
 8005492:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	3301      	adds	r3, #1
}
 8005498:	4618      	mov	r0, r3
 800549a:	3714      	adds	r7, #20
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr
 80054a4:	200025a0 	.word	0x200025a0

080054a8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b085      	sub	sp, #20
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	3b01      	subs	r3, #1
 80054b4:	607b      	str	r3, [r7, #4]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d825      	bhi.n	8005508 <dec_lock+0x60>
		n = Files[i].ctr;
 80054bc:	4a17      	ldr	r2, [pc, #92]	@ (800551c <dec_lock+0x74>)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	011b      	lsls	r3, r3, #4
 80054c2:	4413      	add	r3, r2
 80054c4:	330c      	adds	r3, #12
 80054c6:	881b      	ldrh	r3, [r3, #0]
 80054c8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80054ca:	89fb      	ldrh	r3, [r7, #14]
 80054cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054d0:	d101      	bne.n	80054d6 <dec_lock+0x2e>
 80054d2:	2300      	movs	r3, #0
 80054d4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80054d6:	89fb      	ldrh	r3, [r7, #14]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d002      	beq.n	80054e2 <dec_lock+0x3a>
 80054dc:	89fb      	ldrh	r3, [r7, #14]
 80054de:	3b01      	subs	r3, #1
 80054e0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80054e2:	4a0e      	ldr	r2, [pc, #56]	@ (800551c <dec_lock+0x74>)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	011b      	lsls	r3, r3, #4
 80054e8:	4413      	add	r3, r2
 80054ea:	330c      	adds	r3, #12
 80054ec:	89fa      	ldrh	r2, [r7, #14]
 80054ee:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80054f0:	89fb      	ldrh	r3, [r7, #14]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d105      	bne.n	8005502 <dec_lock+0x5a>
 80054f6:	4a09      	ldr	r2, [pc, #36]	@ (800551c <dec_lock+0x74>)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	011b      	lsls	r3, r3, #4
 80054fc:	4413      	add	r3, r2
 80054fe:	2200      	movs	r2, #0
 8005500:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005502:	2300      	movs	r3, #0
 8005504:	737b      	strb	r3, [r7, #13]
 8005506:	e001      	b.n	800550c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005508:	2302      	movs	r3, #2
 800550a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800550c:	7b7b      	ldrb	r3, [r7, #13]
}
 800550e:	4618      	mov	r0, r3
 8005510:	3714      	adds	r7, #20
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	200025a0 	.word	0x200025a0

08005520 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005520:	b480      	push	{r7}
 8005522:	b085      	sub	sp, #20
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005528:	2300      	movs	r3, #0
 800552a:	60fb      	str	r3, [r7, #12]
 800552c:	e010      	b.n	8005550 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800552e:	4a0d      	ldr	r2, [pc, #52]	@ (8005564 <clear_lock+0x44>)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	011b      	lsls	r3, r3, #4
 8005534:	4413      	add	r3, r2
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	429a      	cmp	r2, r3
 800553c:	d105      	bne.n	800554a <clear_lock+0x2a>
 800553e:	4a09      	ldr	r2, [pc, #36]	@ (8005564 <clear_lock+0x44>)
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	011b      	lsls	r3, r3, #4
 8005544:	4413      	add	r3, r2
 8005546:	2200      	movs	r2, #0
 8005548:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	3301      	adds	r3, #1
 800554e:	60fb      	str	r3, [r7, #12]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2b01      	cmp	r3, #1
 8005554:	d9eb      	bls.n	800552e <clear_lock+0xe>
	}
}
 8005556:	bf00      	nop
 8005558:	bf00      	nop
 800555a:	3714      	adds	r7, #20
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr
 8005564:	200025a0 	.word	0x200025a0

08005568 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b086      	sub	sp, #24
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005570:	2300      	movs	r3, #0
 8005572:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	78db      	ldrb	r3, [r3, #3]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d034      	beq.n	80055e6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005580:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	7858      	ldrb	r0, [r3, #1]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800558c:	2301      	movs	r3, #1
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	f7ff fd40 	bl	8005014 <disk_write>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d002      	beq.n	80055a0 <sync_window+0x38>
			res = FR_DISK_ERR;
 800559a:	2301      	movs	r3, #1
 800559c:	73fb      	strb	r3, [r7, #15]
 800559e:	e022      	b.n	80055e6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2200      	movs	r2, #0
 80055a4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055aa:	697a      	ldr	r2, [r7, #20]
 80055ac:	1ad2      	subs	r2, r2, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a1b      	ldr	r3, [r3, #32]
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d217      	bcs.n	80055e6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	789b      	ldrb	r3, [r3, #2]
 80055ba:	613b      	str	r3, [r7, #16]
 80055bc:	e010      	b.n	80055e0 <sync_window+0x78>
					wsect += fs->fsize;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	697a      	ldr	r2, [r7, #20]
 80055c4:	4413      	add	r3, r2
 80055c6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	7858      	ldrb	r0, [r3, #1]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80055d2:	2301      	movs	r3, #1
 80055d4:	697a      	ldr	r2, [r7, #20]
 80055d6:	f7ff fd1d 	bl	8005014 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	3b01      	subs	r3, #1
 80055de:	613b      	str	r3, [r7, #16]
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d8eb      	bhi.n	80055be <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80055e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3718      	adds	r7, #24
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}

080055f0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b084      	sub	sp, #16
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
 80055f8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80055fa:	2300      	movs	r3, #0
 80055fc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005602:	683a      	ldr	r2, [r7, #0]
 8005604:	429a      	cmp	r2, r3
 8005606:	d01b      	beq.n	8005640 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f7ff ffad 	bl	8005568 <sync_window>
 800560e:	4603      	mov	r3, r0
 8005610:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005612:	7bfb      	ldrb	r3, [r7, #15]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d113      	bne.n	8005640 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	7858      	ldrb	r0, [r3, #1]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005622:	2301      	movs	r3, #1
 8005624:	683a      	ldr	r2, [r7, #0]
 8005626:	f7ff fcd5 	bl	8004fd4 <disk_read>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d004      	beq.n	800563a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005630:	f04f 33ff 	mov.w	r3, #4294967295
 8005634:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005636:	2301      	movs	r3, #1
 8005638:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	683a      	ldr	r2, [r7, #0]
 800563e:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8005640:	7bfb      	ldrb	r3, [r7, #15]
}
 8005642:	4618      	mov	r0, r3
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
	...

0800564c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f7ff ff87 	bl	8005568 <sync_window>
 800565a:	4603      	mov	r3, r0
 800565c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800565e:	7bfb      	ldrb	r3, [r7, #15]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d159      	bne.n	8005718 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	2b03      	cmp	r3, #3
 800566a:	d149      	bne.n	8005700 <sync_fs+0xb4>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	791b      	ldrb	r3, [r3, #4]
 8005670:	2b01      	cmp	r3, #1
 8005672:	d145      	bne.n	8005700 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	899b      	ldrh	r3, [r3, #12]
 800567e:	461a      	mov	r2, r3
 8005680:	2100      	movs	r1, #0
 8005682:	f7ff fda8 	bl	80051d6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	3338      	adds	r3, #56	@ 0x38
 800568a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800568e:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8005692:	4618      	mov	r0, r3
 8005694:	f7ff fd37 	bl	8005106 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	3338      	adds	r3, #56	@ 0x38
 800569c:	4921      	ldr	r1, [pc, #132]	@ (8005724 <sync_fs+0xd8>)
 800569e:	4618      	mov	r0, r3
 80056a0:	f7ff fd4c 	bl	800513c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	3338      	adds	r3, #56	@ 0x38
 80056a8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80056ac:	491e      	ldr	r1, [pc, #120]	@ (8005728 <sync_fs+0xdc>)
 80056ae:	4618      	mov	r0, r3
 80056b0:	f7ff fd44 	bl	800513c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	3338      	adds	r3, #56	@ 0x38
 80056b8:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	699b      	ldr	r3, [r3, #24]
 80056c0:	4619      	mov	r1, r3
 80056c2:	4610      	mov	r0, r2
 80056c4:	f7ff fd3a 	bl	800513c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	3338      	adds	r3, #56	@ 0x38
 80056cc:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	695b      	ldr	r3, [r3, #20]
 80056d4:	4619      	mov	r1, r3
 80056d6:	4610      	mov	r0, r2
 80056d8:	f7ff fd30 	bl	800513c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e0:	1c5a      	adds	r2, r3, #1
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	7858      	ldrb	r0, [r3, #1]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056f4:	2301      	movs	r3, #1
 80056f6:	f7ff fc8d 	bl	8005014 <disk_write>
			fs->fsi_flag = 0;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	785b      	ldrb	r3, [r3, #1]
 8005704:	2200      	movs	r2, #0
 8005706:	2100      	movs	r1, #0
 8005708:	4618      	mov	r0, r3
 800570a:	f7ff fca3 	bl	8005054 <disk_ioctl>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d001      	beq.n	8005718 <sync_fs+0xcc>
 8005714:	2301      	movs	r3, #1
 8005716:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005718:	7bfb      	ldrb	r3, [r7, #15]
}
 800571a:	4618      	mov	r0, r3
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	41615252 	.word	0x41615252
 8005728:	61417272 	.word	0x61417272

0800572c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	3b02      	subs	r3, #2
 800573a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	69db      	ldr	r3, [r3, #28]
 8005740:	3b02      	subs	r3, #2
 8005742:	683a      	ldr	r2, [r7, #0]
 8005744:	429a      	cmp	r2, r3
 8005746:	d301      	bcc.n	800574c <clust2sect+0x20>
 8005748:	2300      	movs	r3, #0
 800574a:	e008      	b.n	800575e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	895b      	ldrh	r3, [r3, #10]
 8005750:	461a      	mov	r2, r3
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	fb03 f202 	mul.w	r2, r3, r2
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800575c:	4413      	add	r3, r2
}
 800575e:	4618      	mov	r0, r3
 8005760:	370c      	adds	r7, #12
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr

0800576a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800576a:	b580      	push	{r7, lr}
 800576c:	b086      	sub	sp, #24
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
 8005772:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	2b01      	cmp	r3, #1
 800577e:	d904      	bls.n	800578a <get_fat+0x20>
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	69db      	ldr	r3, [r3, #28]
 8005784:	683a      	ldr	r2, [r7, #0]
 8005786:	429a      	cmp	r2, r3
 8005788:	d302      	bcc.n	8005790 <get_fat+0x26>
		val = 1;	/* Internal error */
 800578a:	2301      	movs	r3, #1
 800578c:	617b      	str	r3, [r7, #20]
 800578e:	e0ba      	b.n	8005906 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005790:	f04f 33ff 	mov.w	r3, #4294967295
 8005794:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	2b03      	cmp	r3, #3
 800579c:	f000 8082 	beq.w	80058a4 <get_fat+0x13a>
 80057a0:	2b03      	cmp	r3, #3
 80057a2:	f300 80a6 	bgt.w	80058f2 <get_fat+0x188>
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d002      	beq.n	80057b0 <get_fat+0x46>
 80057aa:	2b02      	cmp	r3, #2
 80057ac:	d055      	beq.n	800585a <get_fat+0xf0>
 80057ae:	e0a0      	b.n	80058f2 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	60fb      	str	r3, [r7, #12]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	085b      	lsrs	r3, r3, #1
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	4413      	add	r3, r2
 80057bc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	899b      	ldrh	r3, [r3, #12]
 80057c6:	4619      	mov	r1, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80057ce:	4413      	add	r3, r2
 80057d0:	4619      	mov	r1, r3
 80057d2:	6938      	ldr	r0, [r7, #16]
 80057d4:	f7ff ff0c 	bl	80055f0 <move_window>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f040 808c 	bne.w	80058f8 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	1c5a      	adds	r2, r3, #1
 80057e4:	60fa      	str	r2, [r7, #12]
 80057e6:	693a      	ldr	r2, [r7, #16]
 80057e8:	8992      	ldrh	r2, [r2, #12]
 80057ea:	fbb3 f1f2 	udiv	r1, r3, r2
 80057ee:	fb01 f202 	mul.w	r2, r1, r2
 80057f2:	1a9b      	subs	r3, r3, r2
 80057f4:	693a      	ldr	r2, [r7, #16]
 80057f6:	4413      	add	r3, r2
 80057f8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80057fc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	899b      	ldrh	r3, [r3, #12]
 8005806:	4619      	mov	r1, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	fbb3 f3f1 	udiv	r3, r3, r1
 800580e:	4413      	add	r3, r2
 8005810:	4619      	mov	r1, r3
 8005812:	6938      	ldr	r0, [r7, #16]
 8005814:	f7ff feec 	bl	80055f0 <move_window>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d16e      	bne.n	80058fc <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	899b      	ldrh	r3, [r3, #12]
 8005822:	461a      	mov	r2, r3
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	fbb3 f1f2 	udiv	r1, r3, r2
 800582a:	fb01 f202 	mul.w	r2, r1, r2
 800582e:	1a9b      	subs	r3, r3, r2
 8005830:	693a      	ldr	r2, [r7, #16]
 8005832:	4413      	add	r3, r2
 8005834:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005838:	021b      	lsls	r3, r3, #8
 800583a:	68ba      	ldr	r2, [r7, #8]
 800583c:	4313      	orrs	r3, r2
 800583e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b00      	cmp	r3, #0
 8005848:	d002      	beq.n	8005850 <get_fat+0xe6>
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	091b      	lsrs	r3, r3, #4
 800584e:	e002      	b.n	8005856 <get_fat+0xec>
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005856:	617b      	str	r3, [r7, #20]
			break;
 8005858:	e055      	b.n	8005906 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	899b      	ldrh	r3, [r3, #12]
 8005862:	085b      	lsrs	r3, r3, #1
 8005864:	b29b      	uxth	r3, r3
 8005866:	4619      	mov	r1, r3
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	fbb3 f3f1 	udiv	r3, r3, r1
 800586e:	4413      	add	r3, r2
 8005870:	4619      	mov	r1, r3
 8005872:	6938      	ldr	r0, [r7, #16]
 8005874:	f7ff febc 	bl	80055f0 <move_window>
 8005878:	4603      	mov	r3, r0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d140      	bne.n	8005900 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	005b      	lsls	r3, r3, #1
 8005888:	693a      	ldr	r2, [r7, #16]
 800588a:	8992      	ldrh	r2, [r2, #12]
 800588c:	fbb3 f0f2 	udiv	r0, r3, r2
 8005890:	fb00 f202 	mul.w	r2, r0, r2
 8005894:	1a9b      	subs	r3, r3, r2
 8005896:	440b      	add	r3, r1
 8005898:	4618      	mov	r0, r3
 800589a:	f7ff fbf9 	bl	8005090 <ld_word>
 800589e:	4603      	mov	r3, r0
 80058a0:	617b      	str	r3, [r7, #20]
			break;
 80058a2:	e030      	b.n	8005906 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	899b      	ldrh	r3, [r3, #12]
 80058ac:	089b      	lsrs	r3, r3, #2
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	4619      	mov	r1, r3
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	fbb3 f3f1 	udiv	r3, r3, r1
 80058b8:	4413      	add	r3, r2
 80058ba:	4619      	mov	r1, r3
 80058bc:	6938      	ldr	r0, [r7, #16]
 80058be:	f7ff fe97 	bl	80055f0 <move_window>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d11d      	bne.n	8005904 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	8992      	ldrh	r2, [r2, #12]
 80058d6:	fbb3 f0f2 	udiv	r0, r3, r2
 80058da:	fb00 f202 	mul.w	r2, r0, r2
 80058de:	1a9b      	subs	r3, r3, r2
 80058e0:	440b      	add	r3, r1
 80058e2:	4618      	mov	r0, r3
 80058e4:	f7ff fbec 	bl	80050c0 <ld_dword>
 80058e8:	4603      	mov	r3, r0
 80058ea:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80058ee:	617b      	str	r3, [r7, #20]
			break;
 80058f0:	e009      	b.n	8005906 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80058f2:	2301      	movs	r3, #1
 80058f4:	617b      	str	r3, [r7, #20]
 80058f6:	e006      	b.n	8005906 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058f8:	bf00      	nop
 80058fa:	e004      	b.n	8005906 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058fc:	bf00      	nop
 80058fe:	e002      	b.n	8005906 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005900:	bf00      	nop
 8005902:	e000      	b.n	8005906 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005904:	bf00      	nop
		}
	}

	return val;
 8005906:	697b      	ldr	r3, [r7, #20]
}
 8005908:	4618      	mov	r0, r3
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005910:	b590      	push	{r4, r7, lr}
 8005912:	b089      	sub	sp, #36	@ 0x24
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800591c:	2302      	movs	r3, #2
 800591e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	2b01      	cmp	r3, #1
 8005924:	f240 8109 	bls.w	8005b3a <put_fat+0x22a>
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	69db      	ldr	r3, [r3, #28]
 800592c:	68ba      	ldr	r2, [r7, #8]
 800592e:	429a      	cmp	r2, r3
 8005930:	f080 8103 	bcs.w	8005b3a <put_fat+0x22a>
		switch (fs->fs_type) {
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	781b      	ldrb	r3, [r3, #0]
 8005938:	2b03      	cmp	r3, #3
 800593a:	f000 80b6 	beq.w	8005aaa <put_fat+0x19a>
 800593e:	2b03      	cmp	r3, #3
 8005940:	f300 80fb 	bgt.w	8005b3a <put_fat+0x22a>
 8005944:	2b01      	cmp	r3, #1
 8005946:	d003      	beq.n	8005950 <put_fat+0x40>
 8005948:	2b02      	cmp	r3, #2
 800594a:	f000 8083 	beq.w	8005a54 <put_fat+0x144>
 800594e:	e0f4      	b.n	8005b3a <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	61bb      	str	r3, [r7, #24]
 8005954:	69bb      	ldr	r3, [r7, #24]
 8005956:	085b      	lsrs	r3, r3, #1
 8005958:	69ba      	ldr	r2, [r7, #24]
 800595a:	4413      	add	r3, r2
 800595c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	899b      	ldrh	r3, [r3, #12]
 8005966:	4619      	mov	r1, r3
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	fbb3 f3f1 	udiv	r3, r3, r1
 800596e:	4413      	add	r3, r2
 8005970:	4619      	mov	r1, r3
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f7ff fe3c 	bl	80055f0 <move_window>
 8005978:	4603      	mov	r3, r0
 800597a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800597c:	7ffb      	ldrb	r3, [r7, #31]
 800597e:	2b00      	cmp	r3, #0
 8005980:	f040 80d4 	bne.w	8005b2c <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	1c5a      	adds	r2, r3, #1
 800598e:	61ba      	str	r2, [r7, #24]
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	8992      	ldrh	r2, [r2, #12]
 8005994:	fbb3 f0f2 	udiv	r0, r3, r2
 8005998:	fb00 f202 	mul.w	r2, r0, r2
 800599c:	1a9b      	subs	r3, r3, r2
 800599e:	440b      	add	r3, r1
 80059a0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	f003 0301 	and.w	r3, r3, #1
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d00d      	beq.n	80059c8 <put_fat+0xb8>
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	b25b      	sxtb	r3, r3
 80059b2:	f003 030f 	and.w	r3, r3, #15
 80059b6:	b25a      	sxtb	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	011b      	lsls	r3, r3, #4
 80059be:	b25b      	sxtb	r3, r3
 80059c0:	4313      	orrs	r3, r2
 80059c2:	b25b      	sxtb	r3, r3
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	e001      	b.n	80059cc <put_fat+0xbc>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2201      	movs	r2, #1
 80059d4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	899b      	ldrh	r3, [r3, #12]
 80059de:	4619      	mov	r1, r3
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80059e6:	4413      	add	r3, r2
 80059e8:	4619      	mov	r1, r3
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	f7ff fe00 	bl	80055f0 <move_window>
 80059f0:	4603      	mov	r3, r0
 80059f2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80059f4:	7ffb      	ldrb	r3, [r7, #31]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	f040 809a 	bne.w	8005b30 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	899b      	ldrh	r3, [r3, #12]
 8005a06:	461a      	mov	r2, r3
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	fbb3 f0f2 	udiv	r0, r3, r2
 8005a0e:	fb00 f202 	mul.w	r2, r0, r2
 8005a12:	1a9b      	subs	r3, r3, r2
 8005a14:	440b      	add	r3, r1
 8005a16:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d003      	beq.n	8005a2a <put_fat+0x11a>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	091b      	lsrs	r3, r3, #4
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	e00e      	b.n	8005a48 <put_fat+0x138>
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	781b      	ldrb	r3, [r3, #0]
 8005a2e:	b25b      	sxtb	r3, r3
 8005a30:	f023 030f 	bic.w	r3, r3, #15
 8005a34:	b25a      	sxtb	r2, r3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	0a1b      	lsrs	r3, r3, #8
 8005a3a:	b25b      	sxtb	r3, r3
 8005a3c:	f003 030f 	and.w	r3, r3, #15
 8005a40:	b25b      	sxtb	r3, r3
 8005a42:	4313      	orrs	r3, r2
 8005a44:	b25b      	sxtb	r3, r3
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	697a      	ldr	r2, [r7, #20]
 8005a4a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	70da      	strb	r2, [r3, #3]
			break;
 8005a52:	e072      	b.n	8005b3a <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	899b      	ldrh	r3, [r3, #12]
 8005a5c:	085b      	lsrs	r3, r3, #1
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	4619      	mov	r1, r3
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a68:	4413      	add	r3, r2
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	68f8      	ldr	r0, [r7, #12]
 8005a6e:	f7ff fdbf 	bl	80055f0 <move_window>
 8005a72:	4603      	mov	r3, r0
 8005a74:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005a76:	7ffb      	ldrb	r3, [r7, #31]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d15b      	bne.n	8005b34 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	005b      	lsls	r3, r3, #1
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	8992      	ldrh	r2, [r2, #12]
 8005a8a:	fbb3 f0f2 	udiv	r0, r3, r2
 8005a8e:	fb00 f202 	mul.w	r2, r0, r2
 8005a92:	1a9b      	subs	r3, r3, r2
 8005a94:	440b      	add	r3, r1
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	b292      	uxth	r2, r2
 8005a9a:	4611      	mov	r1, r2
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f7ff fb32 	bl	8005106 <st_word>
			fs->wflag = 1;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	70da      	strb	r2, [r3, #3]
			break;
 8005aa8:	e047      	b.n	8005b3a <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	899b      	ldrh	r3, [r3, #12]
 8005ab2:	089b      	lsrs	r3, r3, #2
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	4619      	mov	r1, r3
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	fbb3 f3f1 	udiv	r3, r3, r1
 8005abe:	4413      	add	r3, r2
 8005ac0:	4619      	mov	r1, r3
 8005ac2:	68f8      	ldr	r0, [r7, #12]
 8005ac4:	f7ff fd94 	bl	80055f0 <move_window>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005acc:	7ffb      	ldrb	r3, [r7, #31]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d132      	bne.n	8005b38 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	009b      	lsls	r3, r3, #2
 8005ae2:	68fa      	ldr	r2, [r7, #12]
 8005ae4:	8992      	ldrh	r2, [r2, #12]
 8005ae6:	fbb3 f0f2 	udiv	r0, r3, r2
 8005aea:	fb00 f202 	mul.w	r2, r0, r2
 8005aee:	1a9b      	subs	r3, r3, r2
 8005af0:	440b      	add	r3, r1
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7ff fae4 	bl	80050c0 <ld_dword>
 8005af8:	4603      	mov	r3, r0
 8005afa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005afe:	4323      	orrs	r3, r4
 8005b00:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	8992      	ldrh	r2, [r2, #12]
 8005b10:	fbb3 f0f2 	udiv	r0, r3, r2
 8005b14:	fb00 f202 	mul.w	r2, r0, r2
 8005b18:	1a9b      	subs	r3, r3, r2
 8005b1a:	440b      	add	r3, r1
 8005b1c:	6879      	ldr	r1, [r7, #4]
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7ff fb0c 	bl	800513c <st_dword>
			fs->wflag = 1;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2201      	movs	r2, #1
 8005b28:	70da      	strb	r2, [r3, #3]
			break;
 8005b2a:	e006      	b.n	8005b3a <put_fat+0x22a>
			if (res != FR_OK) break;
 8005b2c:	bf00      	nop
 8005b2e:	e004      	b.n	8005b3a <put_fat+0x22a>
			if (res != FR_OK) break;
 8005b30:	bf00      	nop
 8005b32:	e002      	b.n	8005b3a <put_fat+0x22a>
			if (res != FR_OK) break;
 8005b34:	bf00      	nop
 8005b36:	e000      	b.n	8005b3a <put_fat+0x22a>
			if (res != FR_OK) break;
 8005b38:	bf00      	nop
		}
	}
	return res;
 8005b3a:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3724      	adds	r7, #36	@ 0x24
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd90      	pop	{r4, r7, pc}

08005b44 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b088      	sub	sp, #32
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	60b9      	str	r1, [r7, #8]
 8005b4e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8005b50:	2300      	movs	r3, #0
 8005b52:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d904      	bls.n	8005b6a <remove_chain+0x26>
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	69db      	ldr	r3, [r3, #28]
 8005b64:	68ba      	ldr	r2, [r7, #8]
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d301      	bcc.n	8005b6e <remove_chain+0x2a>
 8005b6a:	2302      	movs	r3, #2
 8005b6c:	e04b      	b.n	8005c06 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d00c      	beq.n	8005b8e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005b74:	f04f 32ff 	mov.w	r2, #4294967295
 8005b78:	6879      	ldr	r1, [r7, #4]
 8005b7a:	69b8      	ldr	r0, [r7, #24]
 8005b7c:	f7ff fec8 	bl	8005910 <put_fat>
 8005b80:	4603      	mov	r3, r0
 8005b82:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8005b84:	7ffb      	ldrb	r3, [r7, #31]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d001      	beq.n	8005b8e <remove_chain+0x4a>
 8005b8a:	7ffb      	ldrb	r3, [r7, #31]
 8005b8c:	e03b      	b.n	8005c06 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005b8e:	68b9      	ldr	r1, [r7, #8]
 8005b90:	68f8      	ldr	r0, [r7, #12]
 8005b92:	f7ff fdea 	bl	800576a <get_fat>
 8005b96:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d031      	beq.n	8005c02 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d101      	bne.n	8005ba8 <remove_chain+0x64>
 8005ba4:	2302      	movs	r3, #2
 8005ba6:	e02e      	b.n	8005c06 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bae:	d101      	bne.n	8005bb4 <remove_chain+0x70>
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e028      	b.n	8005c06 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	68b9      	ldr	r1, [r7, #8]
 8005bb8:	69b8      	ldr	r0, [r7, #24]
 8005bba:	f7ff fea9 	bl	8005910 <put_fat>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005bc2:	7ffb      	ldrb	r3, [r7, #31]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d001      	beq.n	8005bcc <remove_chain+0x88>
 8005bc8:	7ffb      	ldrb	r3, [r7, #31]
 8005bca:	e01c      	b.n	8005c06 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	699a      	ldr	r2, [r3, #24]
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	69db      	ldr	r3, [r3, #28]
 8005bd4:	3b02      	subs	r3, #2
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d20b      	bcs.n	8005bf2 <remove_chain+0xae>
			fs->free_clst++;
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	699b      	ldr	r3, [r3, #24]
 8005bde:	1c5a      	adds	r2, r3, #1
 8005be0:	69bb      	ldr	r3, [r7, #24]
 8005be2:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	791b      	ldrb	r3, [r3, #4]
 8005be8:	f043 0301 	orr.w	r3, r3, #1
 8005bec:	b2da      	uxtb	r2, r3
 8005bee:	69bb      	ldr	r3, [r7, #24]
 8005bf0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	69db      	ldr	r3, [r3, #28]
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d3c6      	bcc.n	8005b8e <remove_chain+0x4a>
 8005c00:	e000      	b.n	8005c04 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005c02:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3720      	adds	r7, #32
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}

08005c0e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005c0e:	b580      	push	{r7, lr}
 8005c10:	b088      	sub	sp, #32
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
 8005c16:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d10d      	bne.n	8005c40 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d004      	beq.n	8005c3a <create_chain+0x2c>
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	69db      	ldr	r3, [r3, #28]
 8005c34:	69ba      	ldr	r2, [r7, #24]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d31b      	bcc.n	8005c72 <create_chain+0x64>
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	61bb      	str	r3, [r7, #24]
 8005c3e:	e018      	b.n	8005c72 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005c40:	6839      	ldr	r1, [r7, #0]
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f7ff fd91 	bl	800576a <get_fat>
 8005c48:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d801      	bhi.n	8005c54 <create_chain+0x46>
 8005c50:	2301      	movs	r3, #1
 8005c52:	e070      	b.n	8005d36 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c5a:	d101      	bne.n	8005c60 <create_chain+0x52>
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	e06a      	b.n	8005d36 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	69db      	ldr	r3, [r3, #28]
 8005c64:	68fa      	ldr	r2, [r7, #12]
 8005c66:	429a      	cmp	r2, r3
 8005c68:	d201      	bcs.n	8005c6e <create_chain+0x60>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	e063      	b.n	8005d36 <create_chain+0x128>
		scl = clst;
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	69db      	ldr	r3, [r3, #28]
 8005c80:	69fa      	ldr	r2, [r7, #28]
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d307      	bcc.n	8005c96 <create_chain+0x88>
				ncl = 2;
 8005c86:	2302      	movs	r3, #2
 8005c88:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8005c8a:	69fa      	ldr	r2, [r7, #28]
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	d901      	bls.n	8005c96 <create_chain+0x88>
 8005c92:	2300      	movs	r3, #0
 8005c94:	e04f      	b.n	8005d36 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005c96:	69f9      	ldr	r1, [r7, #28]
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f7ff fd66 	bl	800576a <get_fat>
 8005c9e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d00e      	beq.n	8005cc4 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d003      	beq.n	8005cb4 <create_chain+0xa6>
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cb2:	d101      	bne.n	8005cb8 <create_chain+0xaa>
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	e03e      	b.n	8005d36 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8005cb8:	69fa      	ldr	r2, [r7, #28]
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d1da      	bne.n	8005c76 <create_chain+0x68>
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	e038      	b.n	8005d36 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8005cc4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005cc6:	f04f 32ff 	mov.w	r2, #4294967295
 8005cca:	69f9      	ldr	r1, [r7, #28]
 8005ccc:	6938      	ldr	r0, [r7, #16]
 8005cce:	f7ff fe1f 	bl	8005910 <put_fat>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8005cd6:	7dfb      	ldrb	r3, [r7, #23]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d109      	bne.n	8005cf0 <create_chain+0xe2>
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d006      	beq.n	8005cf0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005ce2:	69fa      	ldr	r2, [r7, #28]
 8005ce4:	6839      	ldr	r1, [r7, #0]
 8005ce6:	6938      	ldr	r0, [r7, #16]
 8005ce8:	f7ff fe12 	bl	8005910 <put_fat>
 8005cec:	4603      	mov	r3, r0
 8005cee:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005cf0:	7dfb      	ldrb	r3, [r7, #23]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d116      	bne.n	8005d24 <create_chain+0x116>
		fs->last_clst = ncl;
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	69fa      	ldr	r2, [r7, #28]
 8005cfa:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	699a      	ldr	r2, [r3, #24]
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	69db      	ldr	r3, [r3, #28]
 8005d04:	3b02      	subs	r3, #2
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d804      	bhi.n	8005d14 <create_chain+0x106>
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	699b      	ldr	r3, [r3, #24]
 8005d0e:	1e5a      	subs	r2, r3, #1
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	791b      	ldrb	r3, [r3, #4]
 8005d18:	f043 0301 	orr.w	r3, r3, #1
 8005d1c:	b2da      	uxtb	r2, r3
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	711a      	strb	r2, [r3, #4]
 8005d22:	e007      	b.n	8005d34 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005d24:	7dfb      	ldrb	r3, [r7, #23]
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d102      	bne.n	8005d30 <create_chain+0x122>
 8005d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8005d2e:	e000      	b.n	8005d32 <create_chain+0x124>
 8005d30:	2301      	movs	r3, #1
 8005d32:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005d34:	69fb      	ldr	r3, [r7, #28]
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3720      	adds	r7, #32
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}

08005d3e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8005d3e:	b480      	push	{r7}
 8005d40:	b087      	sub	sp, #28
 8005d42:	af00      	add	r7, sp, #0
 8005d44:	6078      	str	r0, [r7, #4]
 8005d46:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d52:	3304      	adds	r3, #4
 8005d54:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	899b      	ldrh	r3, [r3, #12]
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d62:	68fa      	ldr	r2, [r7, #12]
 8005d64:	8952      	ldrh	r2, [r2, #10]
 8005d66:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d6a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	1d1a      	adds	r2, r3, #4
 8005d70:	613a      	str	r2, [r7, #16]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d101      	bne.n	8005d80 <clmt_clust+0x42>
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	e010      	b.n	8005da2 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8005d80:	697a      	ldr	r2, [r7, #20]
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d307      	bcc.n	8005d98 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8005d88:	697a      	ldr	r2, [r7, #20]
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	617b      	str	r3, [r7, #20]
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	3304      	adds	r3, #4
 8005d94:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005d96:	e7e9      	b.n	8005d6c <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8005d98:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	4413      	add	r3, r2
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	371c      	adds	r7, #28
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr

08005dae <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005dae:	b580      	push	{r7, lr}
 8005db0:	b086      	sub	sp, #24
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
 8005db6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005dc4:	d204      	bcs.n	8005dd0 <dir_sdi+0x22>
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	f003 031f 	and.w	r3, r3, #31
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d001      	beq.n	8005dd4 <dir_sdi+0x26>
		return FR_INT_ERR;
 8005dd0:	2302      	movs	r3, #2
 8005dd2:	e071      	b.n	8005eb8 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	683a      	ldr	r2, [r7, #0]
 8005dd8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d106      	bne.n	8005df4 <dir_sdi+0x46>
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	781b      	ldrb	r3, [r3, #0]
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d902      	bls.n	8005df4 <dir_sdi+0x46>
		clst = fs->dirbase;
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005df2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d10c      	bne.n	8005e14 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	095b      	lsrs	r3, r3, #5
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	8912      	ldrh	r2, [r2, #8]
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d301      	bcc.n	8005e0a <dir_sdi+0x5c>
 8005e06:	2302      	movs	r3, #2
 8005e08:	e056      	b.n	8005eb8 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	61da      	str	r2, [r3, #28]
 8005e12:	e02d      	b.n	8005e70 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	895b      	ldrh	r3, [r3, #10]
 8005e18:	461a      	mov	r2, r3
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	899b      	ldrh	r3, [r3, #12]
 8005e1e:	fb02 f303 	mul.w	r3, r2, r3
 8005e22:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005e24:	e019      	b.n	8005e5a <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6979      	ldr	r1, [r7, #20]
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f7ff fc9d 	bl	800576a <get_fat>
 8005e30:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e38:	d101      	bne.n	8005e3e <dir_sdi+0x90>
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e03c      	b.n	8005eb8 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d904      	bls.n	8005e4e <dir_sdi+0xa0>
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	69db      	ldr	r3, [r3, #28]
 8005e48:	697a      	ldr	r2, [r7, #20]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d301      	bcc.n	8005e52 <dir_sdi+0xa4>
 8005e4e:	2302      	movs	r3, #2
 8005e50:	e032      	b.n	8005eb8 <dir_sdi+0x10a>
			ofs -= csz;
 8005e52:	683a      	ldr	r2, [r7, #0]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	1ad3      	subs	r3, r2, r3
 8005e58:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d2e1      	bcs.n	8005e26 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8005e62:	6979      	ldr	r1, [r7, #20]
 8005e64:	6938      	ldr	r0, [r7, #16]
 8005e66:	f7ff fc61 	bl	800572c <clust2sect>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	697a      	ldr	r2, [r7, #20]
 8005e74:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	69db      	ldr	r3, [r3, #28]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <dir_sdi+0xd4>
 8005e7e:	2302      	movs	r3, #2
 8005e80:	e01a      	b.n	8005eb8 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	69da      	ldr	r2, [r3, #28]
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	899b      	ldrh	r3, [r3, #12]
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e92:	441a      	add	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	899b      	ldrh	r3, [r3, #12]
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	fbb3 f0f2 	udiv	r0, r3, r2
 8005eaa:	fb00 f202 	mul.w	r2, r0, r2
 8005eae:	1a9b      	subs	r3, r3, r2
 8005eb0:	18ca      	adds	r2, r1, r3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005eb6:	2300      	movs	r3, #0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3718      	adds	r7, #24
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b086      	sub	sp, #24
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	695b      	ldr	r3, [r3, #20]
 8005ed4:	3320      	adds	r3, #32
 8005ed6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	69db      	ldr	r3, [r3, #28]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d003      	beq.n	8005ee8 <dir_next+0x28>
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ee6:	d301      	bcc.n	8005eec <dir_next+0x2c>
 8005ee8:	2304      	movs	r3, #4
 8005eea:	e0bb      	b.n	8006064 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	899b      	ldrh	r3, [r3, #12]
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	fbb3 f1f2 	udiv	r1, r3, r2
 8005ef8:	fb01 f202 	mul.w	r2, r1, r2
 8005efc:	1a9b      	subs	r3, r3, r2
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f040 809d 	bne.w	800603e <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	69db      	ldr	r3, [r3, #28]
 8005f08:	1c5a      	adds	r2, r3, #1
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d10b      	bne.n	8005f2e <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	095b      	lsrs	r3, r3, #5
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	8912      	ldrh	r2, [r2, #8]
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	f0c0 808d 	bcc.w	800603e <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	61da      	str	r2, [r3, #28]
 8005f2a:	2304      	movs	r3, #4
 8005f2c:	e09a      	b.n	8006064 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	899b      	ldrh	r3, [r3, #12]
 8005f32:	461a      	mov	r2, r3
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	8952      	ldrh	r2, [r2, #10]
 8005f3e:	3a01      	subs	r2, #1
 8005f40:	4013      	ands	r3, r2
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d17b      	bne.n	800603e <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	699b      	ldr	r3, [r3, #24]
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	4610      	mov	r0, r2
 8005f50:	f7ff fc0b 	bl	800576a <get_fat>
 8005f54:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d801      	bhi.n	8005f60 <dir_next+0xa0>
 8005f5c:	2302      	movs	r3, #2
 8005f5e:	e081      	b.n	8006064 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f66:	d101      	bne.n	8005f6c <dir_next+0xac>
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e07b      	b.n	8006064 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	69db      	ldr	r3, [r3, #28]
 8005f70:	697a      	ldr	r2, [r7, #20]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d359      	bcc.n	800602a <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d104      	bne.n	8005f86 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	61da      	str	r2, [r3, #28]
 8005f82:	2304      	movs	r3, #4
 8005f84:	e06e      	b.n	8006064 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	699b      	ldr	r3, [r3, #24]
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	4610      	mov	r0, r2
 8005f90:	f7ff fe3d 	bl	8005c0e <create_chain>
 8005f94:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d101      	bne.n	8005fa0 <dir_next+0xe0>
 8005f9c:	2307      	movs	r3, #7
 8005f9e:	e061      	b.n	8006064 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d101      	bne.n	8005faa <dir_next+0xea>
 8005fa6:	2302      	movs	r3, #2
 8005fa8:	e05c      	b.n	8006064 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fb0:	d101      	bne.n	8005fb6 <dir_next+0xf6>
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e056      	b.n	8006064 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005fb6:	68f8      	ldr	r0, [r7, #12]
 8005fb8:	f7ff fad6 	bl	8005568 <sync_window>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d001      	beq.n	8005fc6 <dir_next+0x106>
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e04e      	b.n	8006064 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	899b      	ldrh	r3, [r3, #12]
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	2100      	movs	r1, #0
 8005fd4:	f7ff f8ff 	bl	80051d6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005fd8:	2300      	movs	r3, #0
 8005fda:	613b      	str	r3, [r7, #16]
 8005fdc:	6979      	ldr	r1, [r7, #20]
 8005fde:	68f8      	ldr	r0, [r7, #12]
 8005fe0:	f7ff fba4 	bl	800572c <clust2sect>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	635a      	str	r2, [r3, #52]	@ 0x34
 8005fea:	e012      	b.n	8006012 <dir_next+0x152>
						fs->wflag = 1;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005ff2:	68f8      	ldr	r0, [r7, #12]
 8005ff4:	f7ff fab8 	bl	8005568 <sync_window>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d001      	beq.n	8006002 <dir_next+0x142>
 8005ffe:	2301      	movs	r3, #1
 8006000:	e030      	b.n	8006064 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	3301      	adds	r3, #1
 8006006:	613b      	str	r3, [r7, #16]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800600c:	1c5a      	adds	r2, r3, #1
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	635a      	str	r2, [r3, #52]	@ 0x34
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	895b      	ldrh	r3, [r3, #10]
 8006016:	461a      	mov	r2, r3
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	4293      	cmp	r3, r2
 800601c:	d3e6      	bcc.n	8005fec <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	1ad2      	subs	r2, r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	697a      	ldr	r2, [r7, #20]
 800602e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006030:	6979      	ldr	r1, [r7, #20]
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f7ff fb7a 	bl	800572c <clust2sect>
 8006038:	4602      	mov	r2, r0
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	68ba      	ldr	r2, [r7, #8]
 8006042:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	899b      	ldrh	r3, [r3, #12]
 800604e:	461a      	mov	r2, r3
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	fbb3 f0f2 	udiv	r0, r3, r2
 8006056:	fb00 f202 	mul.w	r2, r0, r2
 800605a:	1a9b      	subs	r3, r3, r2
 800605c:	18ca      	adds	r2, r1, r3
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006062:	2300      	movs	r3, #0
}
 8006064:	4618      	mov	r0, r3
 8006066:	3718      	adds	r7, #24
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b086      	sub	sp, #24
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800607c:	2100      	movs	r1, #0
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f7ff fe95 	bl	8005dae <dir_sdi>
 8006084:	4603      	mov	r3, r0
 8006086:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006088:	7dfb      	ldrb	r3, [r7, #23]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d12b      	bne.n	80060e6 <dir_alloc+0x7a>
		n = 0;
 800608e:	2300      	movs	r3, #0
 8006090:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	69db      	ldr	r3, [r3, #28]
 8006096:	4619      	mov	r1, r3
 8006098:	68f8      	ldr	r0, [r7, #12]
 800609a:	f7ff faa9 	bl	80055f0 <move_window>
 800609e:	4603      	mov	r3, r0
 80060a0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80060a2:	7dfb      	ldrb	r3, [r7, #23]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d11d      	bne.n	80060e4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a1b      	ldr	r3, [r3, #32]
 80060ac:	781b      	ldrb	r3, [r3, #0]
 80060ae:	2be5      	cmp	r3, #229	@ 0xe5
 80060b0:	d004      	beq.n	80060bc <dir_alloc+0x50>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6a1b      	ldr	r3, [r3, #32]
 80060b6:	781b      	ldrb	r3, [r3, #0]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d107      	bne.n	80060cc <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	3301      	adds	r3, #1
 80060c0:	613b      	str	r3, [r7, #16]
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d102      	bne.n	80060d0 <dir_alloc+0x64>
 80060ca:	e00c      	b.n	80060e6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80060cc:	2300      	movs	r3, #0
 80060ce:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80060d0:	2101      	movs	r1, #1
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f7ff fef4 	bl	8005ec0 <dir_next>
 80060d8:	4603      	mov	r3, r0
 80060da:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80060dc:	7dfb      	ldrb	r3, [r7, #23]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d0d7      	beq.n	8006092 <dir_alloc+0x26>
 80060e2:	e000      	b.n	80060e6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80060e4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80060e6:	7dfb      	ldrb	r3, [r7, #23]
 80060e8:	2b04      	cmp	r3, #4
 80060ea:	d101      	bne.n	80060f0 <dir_alloc+0x84>
 80060ec:	2307      	movs	r3, #7
 80060ee:	75fb      	strb	r3, [r7, #23]
	return res;
 80060f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3718      	adds	r7, #24
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}

080060fa <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b084      	sub	sp, #16
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
 8006102:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	331a      	adds	r3, #26
 8006108:	4618      	mov	r0, r3
 800610a:	f7fe ffc1 	bl	8005090 <ld_word>
 800610e:	4603      	mov	r3, r0
 8006110:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	781b      	ldrb	r3, [r3, #0]
 8006116:	2b03      	cmp	r3, #3
 8006118:	d109      	bne.n	800612e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	3314      	adds	r3, #20
 800611e:	4618      	mov	r0, r3
 8006120:	f7fe ffb6 	bl	8005090 <ld_word>
 8006124:	4603      	mov	r3, r0
 8006126:	041b      	lsls	r3, r3, #16
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	4313      	orrs	r3, r2
 800612c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800612e:	68fb      	ldr	r3, [r7, #12]
}
 8006130:	4618      	mov	r0, r3
 8006132:	3710      	adds	r7, #16
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}

08006138 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	331a      	adds	r3, #26
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	b292      	uxth	r2, r2
 800614c:	4611      	mov	r1, r2
 800614e:	4618      	mov	r0, r3
 8006150:	f7fe ffd9 	bl	8005106 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	2b03      	cmp	r3, #3
 800615a:	d109      	bne.n	8006170 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	f103 0214 	add.w	r2, r3, #20
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	0c1b      	lsrs	r3, r3, #16
 8006166:	b29b      	uxth	r3, r3
 8006168:	4619      	mov	r1, r3
 800616a:	4610      	mov	r0, r2
 800616c:	f7fe ffcb 	bl	8005106 <st_word>
	}
}
 8006170:	bf00      	nop
 8006172:	3710      	adds	r7, #16
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}

08006178 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8006178:	b590      	push	{r4, r7, lr}
 800617a:	b087      	sub	sp, #28
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
 8006180:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	331a      	adds	r3, #26
 8006186:	4618      	mov	r0, r3
 8006188:	f7fe ff82 	bl	8005090 <ld_word>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d001      	beq.n	8006196 <cmp_lfn+0x1e>
 8006192:	2300      	movs	r3, #0
 8006194:	e059      	b.n	800624a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800619e:	1e5a      	subs	r2, r3, #1
 80061a0:	4613      	mov	r3, r2
 80061a2:	005b      	lsls	r3, r3, #1
 80061a4:	4413      	add	r3, r2
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	4413      	add	r3, r2
 80061aa:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80061ac:	2301      	movs	r3, #1
 80061ae:	81fb      	strh	r3, [r7, #14]
 80061b0:	2300      	movs	r3, #0
 80061b2:	613b      	str	r3, [r7, #16]
 80061b4:	e033      	b.n	800621e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80061b6:	4a27      	ldr	r2, [pc, #156]	@ (8006254 <cmp_lfn+0xdc>)
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	4413      	add	r3, r2
 80061bc:	781b      	ldrb	r3, [r3, #0]
 80061be:	461a      	mov	r2, r3
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	4413      	add	r3, r2
 80061c4:	4618      	mov	r0, r3
 80061c6:	f7fe ff63 	bl	8005090 <ld_word>
 80061ca:	4603      	mov	r3, r0
 80061cc:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80061ce:	89fb      	ldrh	r3, [r7, #14]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d01a      	beq.n	800620a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	2bfe      	cmp	r3, #254	@ 0xfe
 80061d8:	d812      	bhi.n	8006200 <cmp_lfn+0x88>
 80061da:	89bb      	ldrh	r3, [r7, #12]
 80061dc:	4618      	mov	r0, r3
 80061de:	f002 f839 	bl	8008254 <ff_wtoupper>
 80061e2:	4603      	mov	r3, r0
 80061e4:	461c      	mov	r4, r3
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	1c5a      	adds	r2, r3, #1
 80061ea:	617a      	str	r2, [r7, #20]
 80061ec:	005b      	lsls	r3, r3, #1
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	4413      	add	r3, r2
 80061f2:	881b      	ldrh	r3, [r3, #0]
 80061f4:	4618      	mov	r0, r3
 80061f6:	f002 f82d 	bl	8008254 <ff_wtoupper>
 80061fa:	4603      	mov	r3, r0
 80061fc:	429c      	cmp	r4, r3
 80061fe:	d001      	beq.n	8006204 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8006200:	2300      	movs	r3, #0
 8006202:	e022      	b.n	800624a <cmp_lfn+0xd2>
			}
			wc = uc;
 8006204:	89bb      	ldrh	r3, [r7, #12]
 8006206:	81fb      	strh	r3, [r7, #14]
 8006208:	e006      	b.n	8006218 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800620a:	89bb      	ldrh	r3, [r7, #12]
 800620c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006210:	4293      	cmp	r3, r2
 8006212:	d001      	beq.n	8006218 <cmp_lfn+0xa0>
 8006214:	2300      	movs	r3, #0
 8006216:	e018      	b.n	800624a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	3301      	adds	r3, #1
 800621c:	613b      	str	r3, [r7, #16]
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	2b0c      	cmp	r3, #12
 8006222:	d9c8      	bls.n	80061b6 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	781b      	ldrb	r3, [r3, #0]
 8006228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800622c:	2b00      	cmp	r3, #0
 800622e:	d00b      	beq.n	8006248 <cmp_lfn+0xd0>
 8006230:	89fb      	ldrh	r3, [r7, #14]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d008      	beq.n	8006248 <cmp_lfn+0xd0>
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	005b      	lsls	r3, r3, #1
 800623a:	687a      	ldr	r2, [r7, #4]
 800623c:	4413      	add	r3, r2
 800623e:	881b      	ldrh	r3, [r3, #0]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d001      	beq.n	8006248 <cmp_lfn+0xd0>
 8006244:	2300      	movs	r3, #0
 8006246:	e000      	b.n	800624a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8006248:	2301      	movs	r3, #1
}
 800624a:	4618      	mov	r0, r3
 800624c:	371c      	adds	r7, #28
 800624e:	46bd      	mov	sp, r7
 8006250:	bd90      	pop	{r4, r7, pc}
 8006252:	bf00      	nop
 8006254:	08008e7c 	.word	0x08008e7c

08006258 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b086      	sub	sp, #24
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	331a      	adds	r3, #26
 8006266:	4618      	mov	r0, r3
 8006268:	f7fe ff12 	bl	8005090 <ld_word>
 800626c:	4603      	mov	r3, r0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d001      	beq.n	8006276 <pick_lfn+0x1e>
 8006272:	2300      	movs	r3, #0
 8006274:	e04d      	b.n	8006312 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	781b      	ldrb	r3, [r3, #0]
 800627a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800627e:	1e5a      	subs	r2, r3, #1
 8006280:	4613      	mov	r3, r2
 8006282:	005b      	lsls	r3, r3, #1
 8006284:	4413      	add	r3, r2
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	4413      	add	r3, r2
 800628a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800628c:	2301      	movs	r3, #1
 800628e:	81fb      	strh	r3, [r7, #14]
 8006290:	2300      	movs	r3, #0
 8006292:	613b      	str	r3, [r7, #16]
 8006294:	e028      	b.n	80062e8 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8006296:	4a21      	ldr	r2, [pc, #132]	@ (800631c <pick_lfn+0xc4>)
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	4413      	add	r3, r2
 800629c:	781b      	ldrb	r3, [r3, #0]
 800629e:	461a      	mov	r2, r3
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	4413      	add	r3, r2
 80062a4:	4618      	mov	r0, r3
 80062a6:	f7fe fef3 	bl	8005090 <ld_word>
 80062aa:	4603      	mov	r3, r0
 80062ac:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80062ae:	89fb      	ldrh	r3, [r7, #14]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d00f      	beq.n	80062d4 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	2bfe      	cmp	r3, #254	@ 0xfe
 80062b8:	d901      	bls.n	80062be <pick_lfn+0x66>
 80062ba:	2300      	movs	r3, #0
 80062bc:	e029      	b.n	8006312 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 80062be:	89bb      	ldrh	r3, [r7, #12]
 80062c0:	81fb      	strh	r3, [r7, #14]
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	1c5a      	adds	r2, r3, #1
 80062c6:	617a      	str	r2, [r7, #20]
 80062c8:	005b      	lsls	r3, r3, #1
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	4413      	add	r3, r2
 80062ce:	89fa      	ldrh	r2, [r7, #14]
 80062d0:	801a      	strh	r2, [r3, #0]
 80062d2:	e006      	b.n	80062e2 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80062d4:	89bb      	ldrh	r3, [r7, #12]
 80062d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80062da:	4293      	cmp	r3, r2
 80062dc:	d001      	beq.n	80062e2 <pick_lfn+0x8a>
 80062de:	2300      	movs	r3, #0
 80062e0:	e017      	b.n	8006312 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	3301      	adds	r3, #1
 80062e6:	613b      	str	r3, [r7, #16]
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	2b0c      	cmp	r3, #12
 80062ec:	d9d3      	bls.n	8006296 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00a      	beq.n	8006310 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	2bfe      	cmp	r3, #254	@ 0xfe
 80062fe:	d901      	bls.n	8006304 <pick_lfn+0xac>
 8006300:	2300      	movs	r3, #0
 8006302:	e006      	b.n	8006312 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	005b      	lsls	r3, r3, #1
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	4413      	add	r3, r2
 800630c:	2200      	movs	r2, #0
 800630e:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 8006310:	2301      	movs	r3, #1
}
 8006312:	4618      	mov	r0, r3
 8006314:	3718      	adds	r7, #24
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	08008e7c 	.word	0x08008e7c

08006320 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b088      	sub	sp, #32
 8006324:	af00      	add	r7, sp, #0
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	4611      	mov	r1, r2
 800632c:	461a      	mov	r2, r3
 800632e:	460b      	mov	r3, r1
 8006330:	71fb      	strb	r3, [r7, #7]
 8006332:	4613      	mov	r3, r2
 8006334:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	330d      	adds	r3, #13
 800633a:	79ba      	ldrb	r2, [r7, #6]
 800633c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	330b      	adds	r3, #11
 8006342:	220f      	movs	r2, #15
 8006344:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	330c      	adds	r3, #12
 800634a:	2200      	movs	r2, #0
 800634c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	331a      	adds	r3, #26
 8006352:	2100      	movs	r1, #0
 8006354:	4618      	mov	r0, r3
 8006356:	f7fe fed6 	bl	8005106 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800635a:	79fb      	ldrb	r3, [r7, #7]
 800635c:	1e5a      	subs	r2, r3, #1
 800635e:	4613      	mov	r3, r2
 8006360:	005b      	lsls	r3, r3, #1
 8006362:	4413      	add	r3, r2
 8006364:	009b      	lsls	r3, r3, #2
 8006366:	4413      	add	r3, r2
 8006368:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800636a:	2300      	movs	r3, #0
 800636c:	82fb      	strh	r3, [r7, #22]
 800636e:	2300      	movs	r3, #0
 8006370:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8006372:	8afb      	ldrh	r3, [r7, #22]
 8006374:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006378:	4293      	cmp	r3, r2
 800637a:	d007      	beq.n	800638c <put_lfn+0x6c>
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	1c5a      	adds	r2, r3, #1
 8006380:	61fa      	str	r2, [r7, #28]
 8006382:	005b      	lsls	r3, r3, #1
 8006384:	68fa      	ldr	r2, [r7, #12]
 8006386:	4413      	add	r3, r2
 8006388:	881b      	ldrh	r3, [r3, #0]
 800638a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800638c:	4a17      	ldr	r2, [pc, #92]	@ (80063ec <put_lfn+0xcc>)
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	4413      	add	r3, r2
 8006392:	781b      	ldrb	r3, [r3, #0]
 8006394:	461a      	mov	r2, r3
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	4413      	add	r3, r2
 800639a:	8afa      	ldrh	r2, [r7, #22]
 800639c:	4611      	mov	r1, r2
 800639e:	4618      	mov	r0, r3
 80063a0:	f7fe feb1 	bl	8005106 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80063a4:	8afb      	ldrh	r3, [r7, #22]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d102      	bne.n	80063b0 <put_lfn+0x90>
 80063aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80063ae:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	3301      	adds	r3, #1
 80063b4:	61bb      	str	r3, [r7, #24]
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	2b0c      	cmp	r3, #12
 80063ba:	d9da      	bls.n	8006372 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80063bc:	8afb      	ldrh	r3, [r7, #22]
 80063be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d006      	beq.n	80063d4 <put_lfn+0xb4>
 80063c6:	69fb      	ldr	r3, [r7, #28]
 80063c8:	005b      	lsls	r3, r3, #1
 80063ca:	68fa      	ldr	r2, [r7, #12]
 80063cc:	4413      	add	r3, r2
 80063ce:	881b      	ldrh	r3, [r3, #0]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d103      	bne.n	80063dc <put_lfn+0xbc>
 80063d4:	79fb      	ldrb	r3, [r7, #7]
 80063d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063da:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	79fa      	ldrb	r2, [r7, #7]
 80063e0:	701a      	strb	r2, [r3, #0]
}
 80063e2:	bf00      	nop
 80063e4:	3720      	adds	r7, #32
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	08008e7c 	.word	0x08008e7c

080063f0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b08c      	sub	sp, #48	@ 0x30
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	60b9      	str	r1, [r7, #8]
 80063fa:	607a      	str	r2, [r7, #4]
 80063fc:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80063fe:	220b      	movs	r2, #11
 8006400:	68b9      	ldr	r1, [r7, #8]
 8006402:	68f8      	ldr	r0, [r7, #12]
 8006404:	f7fe fec6 	bl	8005194 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	2b05      	cmp	r3, #5
 800640c:	d92b      	bls.n	8006466 <gen_numname+0x76>
		sr = seq;
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8006412:	e022      	b.n	800645a <gen_numname+0x6a>
			wc = *lfn++;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	1c9a      	adds	r2, r3, #2
 8006418:	607a      	str	r2, [r7, #4]
 800641a:	881b      	ldrh	r3, [r3, #0]
 800641c:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800641e:	2300      	movs	r3, #0
 8006420:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006422:	e017      	b.n	8006454 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8006424:	69fb      	ldr	r3, [r7, #28]
 8006426:	005a      	lsls	r2, r3, #1
 8006428:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800642a:	f003 0301 	and.w	r3, r3, #1
 800642e:	4413      	add	r3, r2
 8006430:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8006432:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006434:	085b      	lsrs	r3, r3, #1
 8006436:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8006438:	69fb      	ldr	r3, [r7, #28]
 800643a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800643e:	2b00      	cmp	r3, #0
 8006440:	d005      	beq.n	800644e <gen_numname+0x5e>
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8006448:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800644c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800644e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006450:	3301      	adds	r3, #1
 8006452:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006456:	2b0f      	cmp	r3, #15
 8006458:	d9e4      	bls.n	8006424 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	881b      	ldrh	r3, [r3, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d1d8      	bne.n	8006414 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8006466:	2307      	movs	r3, #7
 8006468:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	b2db      	uxtb	r3, r3
 800646e:	f003 030f 	and.w	r3, r3, #15
 8006472:	b2db      	uxtb	r3, r3
 8006474:	3330      	adds	r3, #48	@ 0x30
 8006476:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800647a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800647e:	2b39      	cmp	r3, #57	@ 0x39
 8006480:	d904      	bls.n	800648c <gen_numname+0x9c>
 8006482:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006486:	3307      	adds	r3, #7
 8006488:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800648c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800648e:	1e5a      	subs	r2, r3, #1
 8006490:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006492:	3330      	adds	r3, #48	@ 0x30
 8006494:	443b      	add	r3, r7
 8006496:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800649a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	091b      	lsrs	r3, r3, #4
 80064a2:	603b      	str	r3, [r7, #0]
	} while (seq);
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d1df      	bne.n	800646a <gen_numname+0x7a>
	ns[i] = '~';
 80064aa:	f107 0214 	add.w	r2, r7, #20
 80064ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b0:	4413      	add	r3, r2
 80064b2:	227e      	movs	r2, #126	@ 0x7e
 80064b4:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80064b6:	2300      	movs	r3, #0
 80064b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80064ba:	e002      	b.n	80064c2 <gen_numname+0xd2>
 80064bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064be:	3301      	adds	r3, #1
 80064c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80064c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c6:	429a      	cmp	r2, r3
 80064c8:	d205      	bcs.n	80064d6 <gen_numname+0xe6>
 80064ca:	68fa      	ldr	r2, [r7, #12]
 80064cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ce:	4413      	add	r3, r2
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	2b20      	cmp	r3, #32
 80064d4:	d1f2      	bne.n	80064bc <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80064d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d8:	2b07      	cmp	r3, #7
 80064da:	d807      	bhi.n	80064ec <gen_numname+0xfc>
 80064dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064de:	1c5a      	adds	r2, r3, #1
 80064e0:	62ba      	str	r2, [r7, #40]	@ 0x28
 80064e2:	3330      	adds	r3, #48	@ 0x30
 80064e4:	443b      	add	r3, r7
 80064e6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80064ea:	e000      	b.n	80064ee <gen_numname+0xfe>
 80064ec:	2120      	movs	r1, #32
 80064ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f0:	1c5a      	adds	r2, r3, #1
 80064f2:	627a      	str	r2, [r7, #36]	@ 0x24
 80064f4:	68fa      	ldr	r2, [r7, #12]
 80064f6:	4413      	add	r3, r2
 80064f8:	460a      	mov	r2, r1
 80064fa:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80064fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fe:	2b07      	cmp	r3, #7
 8006500:	d9e9      	bls.n	80064d6 <gen_numname+0xe6>
}
 8006502:	bf00      	nop
 8006504:	bf00      	nop
 8006506:	3730      	adds	r7, #48	@ 0x30
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800650c:	b480      	push	{r7}
 800650e:	b085      	sub	sp, #20
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8006514:	2300      	movs	r3, #0
 8006516:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8006518:	230b      	movs	r3, #11
 800651a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800651c:	7bfb      	ldrb	r3, [r7, #15]
 800651e:	b2da      	uxtb	r2, r3
 8006520:	0852      	lsrs	r2, r2, #1
 8006522:	01db      	lsls	r3, r3, #7
 8006524:	4313      	orrs	r3, r2
 8006526:	b2da      	uxtb	r2, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	1c59      	adds	r1, r3, #1
 800652c:	6079      	str	r1, [r7, #4]
 800652e:	781b      	ldrb	r3, [r3, #0]
 8006530:	4413      	add	r3, r2
 8006532:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	3b01      	subs	r3, #1
 8006538:	60bb      	str	r3, [r7, #8]
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d1ed      	bne.n	800651c <sum_sfn+0x10>
	return sum;
 8006540:	7bfb      	ldrb	r3, [r7, #15]
}
 8006542:	4618      	mov	r0, r3
 8006544:	3714      	adds	r7, #20
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr

0800654e <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800654e:	b580      	push	{r7, lr}
 8006550:	b086      	sub	sp, #24
 8006552:	af00      	add	r7, sp, #0
 8006554:	6078      	str	r0, [r7, #4]
 8006556:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8006558:	2304      	movs	r3, #4
 800655a:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 8006562:	23ff      	movs	r3, #255	@ 0xff
 8006564:	757b      	strb	r3, [r7, #21]
 8006566:	23ff      	movs	r3, #255	@ 0xff
 8006568:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800656a:	e081      	b.n	8006670 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	69db      	ldr	r3, [r3, #28]
 8006570:	4619      	mov	r1, r3
 8006572:	6938      	ldr	r0, [r7, #16]
 8006574:	f7ff f83c 	bl	80055f0 <move_window>
 8006578:	4603      	mov	r3, r0
 800657a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800657c:	7dfb      	ldrb	r3, [r7, #23]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d17c      	bne.n	800667c <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a1b      	ldr	r3, [r3, #32]
 8006586:	781b      	ldrb	r3, [r3, #0]
 8006588:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800658a:	7dbb      	ldrb	r3, [r7, #22]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d102      	bne.n	8006596 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8006590:	2304      	movs	r3, #4
 8006592:	75fb      	strb	r3, [r7, #23]
 8006594:	e077      	b.n	8006686 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a1b      	ldr	r3, [r3, #32]
 800659a:	330b      	adds	r3, #11
 800659c:	781b      	ldrb	r3, [r3, #0]
 800659e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065a2:	73fb      	strb	r3, [r7, #15]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	7bfa      	ldrb	r2, [r7, #15]
 80065a8:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 80065aa:	7dbb      	ldrb	r3, [r7, #22]
 80065ac:	2be5      	cmp	r3, #229	@ 0xe5
 80065ae:	d00e      	beq.n	80065ce <dir_read+0x80>
 80065b0:	7dbb      	ldrb	r3, [r7, #22]
 80065b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80065b4:	d00b      	beq.n	80065ce <dir_read+0x80>
 80065b6:	7bfb      	ldrb	r3, [r7, #15]
 80065b8:	f023 0320 	bic.w	r3, r3, #32
 80065bc:	2b08      	cmp	r3, #8
 80065be:	bf0c      	ite	eq
 80065c0:	2301      	moveq	r3, #1
 80065c2:	2300      	movne	r3, #0
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	461a      	mov	r2, r3
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d002      	beq.n	80065d4 <dir_read+0x86>
				ord = 0xFF;
 80065ce:	23ff      	movs	r3, #255	@ 0xff
 80065d0:	757b      	strb	r3, [r7, #21]
 80065d2:	e044      	b.n	800665e <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 80065d4:	7bfb      	ldrb	r3, [r7, #15]
 80065d6:	2b0f      	cmp	r3, #15
 80065d8:	d12f      	bne.n	800663a <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 80065da:	7dbb      	ldrb	r3, [r7, #22]
 80065dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d00d      	beq.n	8006600 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a1b      	ldr	r3, [r3, #32]
 80065e8:	7b5b      	ldrb	r3, [r3, #13]
 80065ea:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 80065ec:	7dbb      	ldrb	r3, [r7, #22]
 80065ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065f2:	75bb      	strb	r3, [r7, #22]
 80065f4:	7dbb      	ldrb	r3, [r7, #22]
 80065f6:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	695a      	ldr	r2, [r3, #20]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006600:	7dba      	ldrb	r2, [r7, #22]
 8006602:	7d7b      	ldrb	r3, [r7, #21]
 8006604:	429a      	cmp	r2, r3
 8006606:	d115      	bne.n	8006634 <dir_read+0xe6>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a1b      	ldr	r3, [r3, #32]
 800660c:	330d      	adds	r3, #13
 800660e:	781b      	ldrb	r3, [r3, #0]
 8006610:	7d3a      	ldrb	r2, [r7, #20]
 8006612:	429a      	cmp	r2, r3
 8006614:	d10e      	bne.n	8006634 <dir_read+0xe6>
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	691a      	ldr	r2, [r3, #16]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a1b      	ldr	r3, [r3, #32]
 800661e:	4619      	mov	r1, r3
 8006620:	4610      	mov	r0, r2
 8006622:	f7ff fe19 	bl	8006258 <pick_lfn>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d003      	beq.n	8006634 <dir_read+0xe6>
 800662c:	7d7b      	ldrb	r3, [r7, #21]
 800662e:	3b01      	subs	r3, #1
 8006630:	b2db      	uxtb	r3, r3
 8006632:	e000      	b.n	8006636 <dir_read+0xe8>
 8006634:	23ff      	movs	r3, #255	@ 0xff
 8006636:	757b      	strb	r3, [r7, #21]
 8006638:	e011      	b.n	800665e <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800663a:	7d7b      	ldrb	r3, [r7, #21]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d109      	bne.n	8006654 <dir_read+0x106>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a1b      	ldr	r3, [r3, #32]
 8006644:	4618      	mov	r0, r3
 8006646:	f7ff ff61 	bl	800650c <sum_sfn>
 800664a:	4603      	mov	r3, r0
 800664c:	461a      	mov	r2, r3
 800664e:	7d3b      	ldrb	r3, [r7, #20]
 8006650:	4293      	cmp	r3, r2
 8006652:	d015      	beq.n	8006680 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f04f 32ff 	mov.w	r2, #4294967295
 800665a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					break;
 800665c:	e010      	b.n	8006680 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800665e:	2100      	movs	r1, #0
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f7ff fc2d 	bl	8005ec0 <dir_next>
 8006666:	4603      	mov	r3, r0
 8006668:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800666a:	7dfb      	ldrb	r3, [r7, #23]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d109      	bne.n	8006684 <dir_read+0x136>
	while (dp->sect) {
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	69db      	ldr	r3, [r3, #28]
 8006674:	2b00      	cmp	r3, #0
 8006676:	f47f af79 	bne.w	800656c <dir_read+0x1e>
 800667a:	e004      	b.n	8006686 <dir_read+0x138>
		if (res != FR_OK) break;
 800667c:	bf00      	nop
 800667e:	e002      	b.n	8006686 <dir_read+0x138>
					break;
 8006680:	bf00      	nop
 8006682:	e000      	b.n	8006686 <dir_read+0x138>
		if (res != FR_OK) break;
 8006684:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8006686:	7dfb      	ldrb	r3, [r7, #23]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d002      	beq.n	8006692 <dir_read+0x144>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	61da      	str	r2, [r3, #28]
	return res;
 8006692:	7dfb      	ldrb	r3, [r7, #23]
}
 8006694:	4618      	mov	r0, r3
 8006696:	3718      	adds	r7, #24
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}

0800669c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b086      	sub	sp, #24
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80066aa:	2100      	movs	r1, #0
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f7ff fb7e 	bl	8005dae <dir_sdi>
 80066b2:	4603      	mov	r3, r0
 80066b4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80066b6:	7dfb      	ldrb	r3, [r7, #23]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d001      	beq.n	80066c0 <dir_find+0x24>
 80066bc:	7dfb      	ldrb	r3, [r7, #23]
 80066be:	e0a9      	b.n	8006814 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80066c0:	23ff      	movs	r3, #255	@ 0xff
 80066c2:	753b      	strb	r3, [r7, #20]
 80066c4:	7d3b      	ldrb	r3, [r7, #20]
 80066c6:	757b      	strb	r3, [r7, #21]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f04f 32ff 	mov.w	r2, #4294967295
 80066ce:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	69db      	ldr	r3, [r3, #28]
 80066d4:	4619      	mov	r1, r3
 80066d6:	6938      	ldr	r0, [r7, #16]
 80066d8:	f7fe ff8a 	bl	80055f0 <move_window>
 80066dc:	4603      	mov	r3, r0
 80066de:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80066e0:	7dfb      	ldrb	r3, [r7, #23]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	f040 8090 	bne.w	8006808 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a1b      	ldr	r3, [r3, #32]
 80066ec:	781b      	ldrb	r3, [r3, #0]
 80066ee:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80066f0:	7dbb      	ldrb	r3, [r7, #22]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d102      	bne.n	80066fc <dir_find+0x60>
 80066f6:	2304      	movs	r3, #4
 80066f8:	75fb      	strb	r3, [r7, #23]
 80066fa:	e08a      	b.n	8006812 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6a1b      	ldr	r3, [r3, #32]
 8006700:	330b      	adds	r3, #11
 8006702:	781b      	ldrb	r3, [r3, #0]
 8006704:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006708:	73fb      	strb	r3, [r7, #15]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	7bfa      	ldrb	r2, [r7, #15]
 800670e:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8006710:	7dbb      	ldrb	r3, [r7, #22]
 8006712:	2be5      	cmp	r3, #229	@ 0xe5
 8006714:	d007      	beq.n	8006726 <dir_find+0x8a>
 8006716:	7bfb      	ldrb	r3, [r7, #15]
 8006718:	f003 0308 	and.w	r3, r3, #8
 800671c:	2b00      	cmp	r3, #0
 800671e:	d009      	beq.n	8006734 <dir_find+0x98>
 8006720:	7bfb      	ldrb	r3, [r7, #15]
 8006722:	2b0f      	cmp	r3, #15
 8006724:	d006      	beq.n	8006734 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006726:	23ff      	movs	r3, #255	@ 0xff
 8006728:	757b      	strb	r3, [r7, #21]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f04f 32ff 	mov.w	r2, #4294967295
 8006730:	631a      	str	r2, [r3, #48]	@ 0x30
 8006732:	e05e      	b.n	80067f2 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8006734:	7bfb      	ldrb	r3, [r7, #15]
 8006736:	2b0f      	cmp	r3, #15
 8006738:	d136      	bne.n	80067a8 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006740:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006744:	2b00      	cmp	r3, #0
 8006746:	d154      	bne.n	80067f2 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8006748:	7dbb      	ldrb	r3, [r7, #22]
 800674a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800674e:	2b00      	cmp	r3, #0
 8006750:	d00d      	beq.n	800676e <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a1b      	ldr	r3, [r3, #32]
 8006756:	7b5b      	ldrb	r3, [r3, #13]
 8006758:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800675a:	7dbb      	ldrb	r3, [r7, #22]
 800675c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006760:	75bb      	strb	r3, [r7, #22]
 8006762:	7dbb      	ldrb	r3, [r7, #22]
 8006764:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	695a      	ldr	r2, [r3, #20]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800676e:	7dba      	ldrb	r2, [r7, #22]
 8006770:	7d7b      	ldrb	r3, [r7, #21]
 8006772:	429a      	cmp	r2, r3
 8006774:	d115      	bne.n	80067a2 <dir_find+0x106>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a1b      	ldr	r3, [r3, #32]
 800677a:	330d      	adds	r3, #13
 800677c:	781b      	ldrb	r3, [r3, #0]
 800677e:	7d3a      	ldrb	r2, [r7, #20]
 8006780:	429a      	cmp	r2, r3
 8006782:	d10e      	bne.n	80067a2 <dir_find+0x106>
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	691a      	ldr	r2, [r3, #16]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6a1b      	ldr	r3, [r3, #32]
 800678c:	4619      	mov	r1, r3
 800678e:	4610      	mov	r0, r2
 8006790:	f7ff fcf2 	bl	8006178 <cmp_lfn>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d003      	beq.n	80067a2 <dir_find+0x106>
 800679a:	7d7b      	ldrb	r3, [r7, #21]
 800679c:	3b01      	subs	r3, #1
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	e000      	b.n	80067a4 <dir_find+0x108>
 80067a2:	23ff      	movs	r3, #255	@ 0xff
 80067a4:	757b      	strb	r3, [r7, #21]
 80067a6:	e024      	b.n	80067f2 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80067a8:	7d7b      	ldrb	r3, [r7, #21]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d109      	bne.n	80067c2 <dir_find+0x126>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6a1b      	ldr	r3, [r3, #32]
 80067b2:	4618      	mov	r0, r3
 80067b4:	f7ff feaa 	bl	800650c <sum_sfn>
 80067b8:	4603      	mov	r3, r0
 80067ba:	461a      	mov	r2, r3
 80067bc:	7d3b      	ldrb	r3, [r7, #20]
 80067be:	4293      	cmp	r3, r2
 80067c0:	d024      	beq.n	800680c <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80067c8:	f003 0301 	and.w	r3, r3, #1
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d10a      	bne.n	80067e6 <dir_find+0x14a>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6a18      	ldr	r0, [r3, #32]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	3324      	adds	r3, #36	@ 0x24
 80067d8:	220b      	movs	r2, #11
 80067da:	4619      	mov	r1, r3
 80067dc:	f7fe fd16 	bl	800520c <mem_cmp>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d014      	beq.n	8006810 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80067e6:	23ff      	movs	r3, #255	@ 0xff
 80067e8:	757b      	strb	r3, [r7, #21]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f04f 32ff 	mov.w	r2, #4294967295
 80067f0:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80067f2:	2100      	movs	r1, #0
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f7ff fb63 	bl	8005ec0 <dir_next>
 80067fa:	4603      	mov	r3, r0
 80067fc:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80067fe:	7dfb      	ldrb	r3, [r7, #23]
 8006800:	2b00      	cmp	r3, #0
 8006802:	f43f af65 	beq.w	80066d0 <dir_find+0x34>
 8006806:	e004      	b.n	8006812 <dir_find+0x176>
		if (res != FR_OK) break;
 8006808:	bf00      	nop
 800680a:	e002      	b.n	8006812 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800680c:	bf00      	nop
 800680e:	e000      	b.n	8006812 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006810:	bf00      	nop

	return res;
 8006812:	7dfb      	ldrb	r3, [r7, #23]
}
 8006814:	4618      	mov	r0, r3
 8006816:	3718      	adds	r7, #24
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}

0800681c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b08c      	sub	sp, #48	@ 0x30
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006830:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006834:	2b00      	cmp	r3, #0
 8006836:	d001      	beq.n	800683c <dir_register+0x20>
 8006838:	2306      	movs	r3, #6
 800683a:	e0e0      	b.n	80069fe <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800683c:	2300      	movs	r3, #0
 800683e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006840:	e002      	b.n	8006848 <dir_register+0x2c>
 8006842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006844:	3301      	adds	r3, #1
 8006846:	627b      	str	r3, [r7, #36]	@ 0x24
 8006848:	69fb      	ldr	r3, [r7, #28]
 800684a:	691a      	ldr	r2, [r3, #16]
 800684c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684e:	005b      	lsls	r3, r3, #1
 8006850:	4413      	add	r3, r2
 8006852:	881b      	ldrh	r3, [r3, #0]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d1f4      	bne.n	8006842 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800685e:	f107 030c 	add.w	r3, r7, #12
 8006862:	220c      	movs	r2, #12
 8006864:	4618      	mov	r0, r3
 8006866:	f7fe fc95 	bl	8005194 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800686a:	7dfb      	ldrb	r3, [r7, #23]
 800686c:	f003 0301 	and.w	r3, r3, #1
 8006870:	2b00      	cmp	r3, #0
 8006872:	d032      	beq.n	80068da <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2240      	movs	r2, #64	@ 0x40
 8006878:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800687c:	2301      	movs	r3, #1
 800687e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006880:	e016      	b.n	80068b0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8006888:	69fb      	ldr	r3, [r7, #28]
 800688a:	691a      	ldr	r2, [r3, #16]
 800688c:	f107 010c 	add.w	r1, r7, #12
 8006890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006892:	f7ff fdad 	bl	80063f0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f7ff ff00 	bl	800669c <dir_find>
 800689c:	4603      	mov	r3, r0
 800689e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 80068a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d106      	bne.n	80068b8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80068aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ac:	3301      	adds	r3, #1
 80068ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b2:	2b63      	cmp	r3, #99	@ 0x63
 80068b4:	d9e5      	bls.n	8006882 <dir_register+0x66>
 80068b6:	e000      	b.n	80068ba <dir_register+0x9e>
			if (res != FR_OK) break;
 80068b8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80068ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068bc:	2b64      	cmp	r3, #100	@ 0x64
 80068be:	d101      	bne.n	80068c4 <dir_register+0xa8>
 80068c0:	2307      	movs	r3, #7
 80068c2:	e09c      	b.n	80069fe <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80068c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80068c8:	2b04      	cmp	r3, #4
 80068ca:	d002      	beq.n	80068d2 <dir_register+0xb6>
 80068cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80068d0:	e095      	b.n	80069fe <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80068d2:	7dfa      	ldrb	r2, [r7, #23]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80068da:	7dfb      	ldrb	r3, [r7, #23]
 80068dc:	f003 0302 	and.w	r3, r3, #2
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d007      	beq.n	80068f4 <dir_register+0xd8>
 80068e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e6:	330c      	adds	r3, #12
 80068e8:	4a47      	ldr	r2, [pc, #284]	@ (8006a08 <dir_register+0x1ec>)
 80068ea:	fba2 2303 	umull	r2, r3, r2, r3
 80068ee:	089b      	lsrs	r3, r3, #2
 80068f0:	3301      	adds	r3, #1
 80068f2:	e000      	b.n	80068f6 <dir_register+0xda>
 80068f4:	2301      	movs	r3, #1
 80068f6:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80068f8:	6a39      	ldr	r1, [r7, #32]
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f7ff fbb6 	bl	800606c <dir_alloc>
 8006900:	4603      	mov	r3, r0
 8006902:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8006906:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800690a:	2b00      	cmp	r3, #0
 800690c:	d148      	bne.n	80069a0 <dir_register+0x184>
 800690e:	6a3b      	ldr	r3, [r7, #32]
 8006910:	3b01      	subs	r3, #1
 8006912:	623b      	str	r3, [r7, #32]
 8006914:	6a3b      	ldr	r3, [r7, #32]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d042      	beq.n	80069a0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	695a      	ldr	r2, [r3, #20]
 800691e:	6a3b      	ldr	r3, [r7, #32]
 8006920:	015b      	lsls	r3, r3, #5
 8006922:	1ad3      	subs	r3, r2, r3
 8006924:	4619      	mov	r1, r3
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f7ff fa41 	bl	8005dae <dir_sdi>
 800692c:	4603      	mov	r3, r0
 800692e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8006932:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006936:	2b00      	cmp	r3, #0
 8006938:	d132      	bne.n	80069a0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	3324      	adds	r3, #36	@ 0x24
 800693e:	4618      	mov	r0, r3
 8006940:	f7ff fde4 	bl	800650c <sum_sfn>
 8006944:	4603      	mov	r3, r0
 8006946:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	69db      	ldr	r3, [r3, #28]
 800694c:	4619      	mov	r1, r3
 800694e:	69f8      	ldr	r0, [r7, #28]
 8006950:	f7fe fe4e 	bl	80055f0 <move_window>
 8006954:	4603      	mov	r3, r0
 8006956:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800695a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800695e:	2b00      	cmp	r3, #0
 8006960:	d11d      	bne.n	800699e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	6918      	ldr	r0, [r3, #16]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a19      	ldr	r1, [r3, #32]
 800696a:	6a3b      	ldr	r3, [r7, #32]
 800696c:	b2da      	uxtb	r2, r3
 800696e:	7efb      	ldrb	r3, [r7, #27]
 8006970:	f7ff fcd6 	bl	8006320 <put_lfn>
				fs->wflag = 1;
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	2201      	movs	r2, #1
 8006978:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800697a:	2100      	movs	r1, #0
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f7ff fa9f 	bl	8005ec0 <dir_next>
 8006982:	4603      	mov	r3, r0
 8006984:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8006988:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800698c:	2b00      	cmp	r3, #0
 800698e:	d107      	bne.n	80069a0 <dir_register+0x184>
 8006990:	6a3b      	ldr	r3, [r7, #32]
 8006992:	3b01      	subs	r3, #1
 8006994:	623b      	str	r3, [r7, #32]
 8006996:	6a3b      	ldr	r3, [r7, #32]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d1d5      	bne.n	8006948 <dir_register+0x12c>
 800699c:	e000      	b.n	80069a0 <dir_register+0x184>
				if (res != FR_OK) break;
 800699e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80069a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d128      	bne.n	80069fa <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	69db      	ldr	r3, [r3, #28]
 80069ac:	4619      	mov	r1, r3
 80069ae:	69f8      	ldr	r0, [r7, #28]
 80069b0:	f7fe fe1e 	bl	80055f0 <move_window>
 80069b4:	4603      	mov	r3, r0
 80069b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80069ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d11b      	bne.n	80069fa <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6a1b      	ldr	r3, [r3, #32]
 80069c6:	2220      	movs	r2, #32
 80069c8:	2100      	movs	r1, #0
 80069ca:	4618      	mov	r0, r3
 80069cc:	f7fe fc03 	bl	80051d6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6a18      	ldr	r0, [r3, #32]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	3324      	adds	r3, #36	@ 0x24
 80069d8:	220b      	movs	r2, #11
 80069da:	4619      	mov	r1, r3
 80069dc:	f7fe fbda 	bl	8005194 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a1b      	ldr	r3, [r3, #32]
 80069ea:	330c      	adds	r3, #12
 80069ec:	f002 0218 	and.w	r2, r2, #24
 80069f0:	b2d2      	uxtb	r2, r2
 80069f2:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80069f4:	69fb      	ldr	r3, [r7, #28]
 80069f6:	2201      	movs	r2, #1
 80069f8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80069fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3730      	adds	r7, #48	@ 0x30
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
 8006a06:	bf00      	nop
 8006a08:	4ec4ec4f 	.word	0x4ec4ec4f

08006a0c <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b088      	sub	sp, #32
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	69db      	ldr	r3, [r3, #28]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	f000 80ca 	beq.w	8006bc0 <get_fileinfo+0x1b4>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a34:	d032      	beq.n	8006a9c <get_fileinfo+0x90>
			i = j = 0;
 8006a36:	2300      	movs	r3, #0
 8006a38:	61bb      	str	r3, [r7, #24]
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8006a3e:	e01b      	b.n	8006a78 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 8006a40:	89fb      	ldrh	r3, [r7, #14]
 8006a42:	2100      	movs	r1, #0
 8006a44:	4618      	mov	r0, r3
 8006a46:	f001 fbc9 	bl	80081dc <ff_convert>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 8006a4e:	89fb      	ldrh	r3, [r7, #14]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d102      	bne.n	8006a5a <get_fileinfo+0x4e>
 8006a54:	2300      	movs	r3, #0
 8006a56:	61fb      	str	r3, [r7, #28]
 8006a58:	e01a      	b.n	8006a90 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 8006a5a:	69fb      	ldr	r3, [r7, #28]
 8006a5c:	2bfe      	cmp	r3, #254	@ 0xfe
 8006a5e:	d902      	bls.n	8006a66 <get_fileinfo+0x5a>
 8006a60:	2300      	movs	r3, #0
 8006a62:	61fb      	str	r3, [r7, #28]
 8006a64:	e014      	b.n	8006a90 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	1c5a      	adds	r2, r3, #1
 8006a6a:	61fa      	str	r2, [r7, #28]
 8006a6c:	89fa      	ldrh	r2, [r7, #14]
 8006a6e:	b2d1      	uxtb	r1, r2
 8006a70:	683a      	ldr	r2, [r7, #0]
 8006a72:	4413      	add	r3, r2
 8006a74:	460a      	mov	r2, r1
 8006a76:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	691a      	ldr	r2, [r3, #16]
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	1c59      	adds	r1, r3, #1
 8006a80:	61b9      	str	r1, [r7, #24]
 8006a82:	005b      	lsls	r3, r3, #1
 8006a84:	4413      	add	r3, r2
 8006a86:	881b      	ldrh	r3, [r3, #0]
 8006a88:	81fb      	strh	r3, [r7, #14]
 8006a8a:	89fb      	ldrh	r3, [r7, #14]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d1d7      	bne.n	8006a40 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 8006a90:	683a      	ldr	r2, [r7, #0]
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	4413      	add	r3, r2
 8006a96:	3316      	adds	r3, #22
 8006a98:	2200      	movs	r2, #0
 8006a9a:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	61bb      	str	r3, [r7, #24]
 8006aa0:	69bb      	ldr	r3, [r7, #24]
 8006aa2:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 8006aa4:	683a      	ldr	r2, [r7, #0]
 8006aa6:	69fb      	ldr	r3, [r7, #28]
 8006aa8:	4413      	add	r3, r2
 8006aaa:	3316      	adds	r3, #22
 8006aac:	781b      	ldrb	r3, [r3, #0]
 8006aae:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 8006ab0:	e04d      	b.n	8006b4e <get_fileinfo+0x142>
		c = (TCHAR)dp->dir[i++];
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6a1a      	ldr	r2, [r3, #32]
 8006ab6:	69fb      	ldr	r3, [r7, #28]
 8006ab8:	1c59      	adds	r1, r3, #1
 8006aba:	61f9      	str	r1, [r7, #28]
 8006abc:	4413      	add	r3, r2
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 8006ac2:	7dfb      	ldrb	r3, [r7, #23]
 8006ac4:	2b20      	cmp	r3, #32
 8006ac6:	d041      	beq.n	8006b4c <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8006ac8:	7dfb      	ldrb	r3, [r7, #23]
 8006aca:	2b05      	cmp	r3, #5
 8006acc:	d101      	bne.n	8006ad2 <get_fileinfo+0xc6>
 8006ace:	23e5      	movs	r3, #229	@ 0xe5
 8006ad0:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	2b09      	cmp	r3, #9
 8006ad6:	d10f      	bne.n	8006af8 <get_fileinfo+0xec>
			if (!lfv) fno->fname[j] = '.';
 8006ad8:	89bb      	ldrh	r3, [r7, #12]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d105      	bne.n	8006aea <get_fileinfo+0xde>
 8006ade:	683a      	ldr	r2, [r7, #0]
 8006ae0:	69bb      	ldr	r3, [r7, #24]
 8006ae2:	4413      	add	r3, r2
 8006ae4:	3316      	adds	r3, #22
 8006ae6:	222e      	movs	r2, #46	@ 0x2e
 8006ae8:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 8006aea:	69bb      	ldr	r3, [r7, #24]
 8006aec:	1c5a      	adds	r2, r3, #1
 8006aee:	61ba      	str	r2, [r7, #24]
 8006af0:	683a      	ldr	r2, [r7, #0]
 8006af2:	4413      	add	r3, r2
 8006af4:	222e      	movs	r2, #46	@ 0x2e
 8006af6:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 8006af8:	683a      	ldr	r2, [r7, #0]
 8006afa:	69bb      	ldr	r3, [r7, #24]
 8006afc:	4413      	add	r3, r2
 8006afe:	3309      	adds	r3, #9
 8006b00:	7dfa      	ldrb	r2, [r7, #23]
 8006b02:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 8006b04:	89bb      	ldrh	r3, [r7, #12]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d11c      	bne.n	8006b44 <get_fileinfo+0x138>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 8006b0a:	7dfb      	ldrb	r3, [r7, #23]
 8006b0c:	2b40      	cmp	r3, #64	@ 0x40
 8006b0e:	d913      	bls.n	8006b38 <get_fileinfo+0x12c>
 8006b10:	7dfb      	ldrb	r3, [r7, #23]
 8006b12:	2b5a      	cmp	r3, #90	@ 0x5a
 8006b14:	d810      	bhi.n	8006b38 <get_fileinfo+0x12c>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6a1b      	ldr	r3, [r3, #32]
 8006b1a:	330c      	adds	r3, #12
 8006b1c:	781b      	ldrb	r3, [r3, #0]
 8006b1e:	461a      	mov	r2, r3
 8006b20:	69fb      	ldr	r3, [r7, #28]
 8006b22:	2b08      	cmp	r3, #8
 8006b24:	d901      	bls.n	8006b2a <get_fileinfo+0x11e>
 8006b26:	2310      	movs	r3, #16
 8006b28:	e000      	b.n	8006b2c <get_fileinfo+0x120>
 8006b2a:	2308      	movs	r3, #8
 8006b2c:	4013      	ands	r3, r2
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d002      	beq.n	8006b38 <get_fileinfo+0x12c>
				c += 0x20;			/* To lower */
 8006b32:	7dfb      	ldrb	r3, [r7, #23]
 8006b34:	3320      	adds	r3, #32
 8006b36:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 8006b38:	683a      	ldr	r2, [r7, #0]
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	4413      	add	r3, r2
 8006b3e:	3316      	adds	r3, #22
 8006b40:	7dfa      	ldrb	r2, [r7, #23]
 8006b42:	701a      	strb	r2, [r3, #0]
		}
		j++;
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	3301      	adds	r3, #1
 8006b48:	61bb      	str	r3, [r7, #24]
 8006b4a:	e000      	b.n	8006b4e <get_fileinfo+0x142>
		if (c == ' ') continue;				/* Skip padding spaces */
 8006b4c:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	2b0a      	cmp	r3, #10
 8006b52:	d9ae      	bls.n	8006ab2 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 8006b54:	89bb      	ldrh	r3, [r7, #12]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d10d      	bne.n	8006b76 <get_fileinfo+0x16a>
		fno->fname[j] = 0;
 8006b5a:	683a      	ldr	r2, [r7, #0]
 8006b5c:	69bb      	ldr	r3, [r7, #24]
 8006b5e:	4413      	add	r3, r2
 8006b60:	3316      	adds	r3, #22
 8006b62:	2200      	movs	r2, #0
 8006b64:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a1b      	ldr	r3, [r3, #32]
 8006b6a:	330c      	adds	r3, #12
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d101      	bne.n	8006b76 <get_fileinfo+0x16a>
 8006b72:	2300      	movs	r3, #0
 8006b74:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 8006b76:	683a      	ldr	r2, [r7, #0]
 8006b78:	69bb      	ldr	r3, [r7, #24]
 8006b7a:	4413      	add	r3, r2
 8006b7c:	3309      	adds	r3, #9
 8006b7e:	2200      	movs	r2, #0
 8006b80:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a1b      	ldr	r3, [r3, #32]
 8006b86:	7ada      	ldrb	r2, [r3, #11]
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6a1b      	ldr	r3, [r3, #32]
 8006b90:	331c      	adds	r3, #28
 8006b92:	4618      	mov	r0, r3
 8006b94:	f7fe fa94 	bl	80050c0 <ld_dword>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a1b      	ldr	r3, [r3, #32]
 8006ba2:	3316      	adds	r3, #22
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f7fe fa8b 	bl	80050c0 <ld_dword>
 8006baa:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	b29a      	uxth	r2, r3
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	80da      	strh	r2, [r3, #6]
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	0c1b      	lsrs	r3, r3, #16
 8006bb8:	b29a      	uxth	r2, r3
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	809a      	strh	r2, [r3, #4]
 8006bbe:	e000      	b.n	8006bc2 <get_fileinfo+0x1b6>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8006bc0:	bf00      	nop
}
 8006bc2:	3720      	adds	r7, #32
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}

08006bc8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b08a      	sub	sp, #40	@ 0x28
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	613b      	str	r3, [r7, #16]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	60fb      	str	r3, [r7, #12]
 8006be0:	2300      	movs	r3, #0
 8006be2:	617b      	str	r3, [r7, #20]
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8006be8:	69bb      	ldr	r3, [r7, #24]
 8006bea:	1c5a      	adds	r2, r3, #1
 8006bec:	61ba      	str	r2, [r7, #24]
 8006bee:	693a      	ldr	r2, [r7, #16]
 8006bf0:	4413      	add	r3, r2
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8006bf6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006bf8:	2b1f      	cmp	r3, #31
 8006bfa:	d940      	bls.n	8006c7e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8006bfc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006bfe:	2b2f      	cmp	r3, #47	@ 0x2f
 8006c00:	d006      	beq.n	8006c10 <create_name+0x48>
 8006c02:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006c04:	2b5c      	cmp	r3, #92	@ 0x5c
 8006c06:	d110      	bne.n	8006c2a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006c08:	e002      	b.n	8006c10 <create_name+0x48>
 8006c0a:	69bb      	ldr	r3, [r7, #24]
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	61bb      	str	r3, [r7, #24]
 8006c10:	693a      	ldr	r2, [r7, #16]
 8006c12:	69bb      	ldr	r3, [r7, #24]
 8006c14:	4413      	add	r3, r2
 8006c16:	781b      	ldrb	r3, [r3, #0]
 8006c18:	2b2f      	cmp	r3, #47	@ 0x2f
 8006c1a:	d0f6      	beq.n	8006c0a <create_name+0x42>
 8006c1c:	693a      	ldr	r2, [r7, #16]
 8006c1e:	69bb      	ldr	r3, [r7, #24]
 8006c20:	4413      	add	r3, r2
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	2b5c      	cmp	r3, #92	@ 0x5c
 8006c26:	d0f0      	beq.n	8006c0a <create_name+0x42>
			break;
 8006c28:	e02a      	b.n	8006c80 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	2bfe      	cmp	r3, #254	@ 0xfe
 8006c2e:	d901      	bls.n	8006c34 <create_name+0x6c>
 8006c30:	2306      	movs	r3, #6
 8006c32:	e17d      	b.n	8006f30 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8006c34:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8006c3a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006c3c:	2101      	movs	r1, #1
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f001 facc 	bl	80081dc <ff_convert>
 8006c44:	4603      	mov	r3, r0
 8006c46:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8006c48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d101      	bne.n	8006c52 <create_name+0x8a>
 8006c4e:	2306      	movs	r3, #6
 8006c50:	e16e      	b.n	8006f30 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8006c52:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006c54:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c56:	d809      	bhi.n	8006c6c <create_name+0xa4>
 8006c58:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	488d      	ldr	r0, [pc, #564]	@ (8006e94 <create_name+0x2cc>)
 8006c5e:	f7fe fafc 	bl	800525a <chk_chr>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d001      	beq.n	8006c6c <create_name+0xa4>
 8006c68:	2306      	movs	r3, #6
 8006c6a:	e161      	b.n	8006f30 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	1c5a      	adds	r2, r3, #1
 8006c70:	617a      	str	r2, [r7, #20]
 8006c72:	005b      	lsls	r3, r3, #1
 8006c74:	68fa      	ldr	r2, [r7, #12]
 8006c76:	4413      	add	r3, r2
 8006c78:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006c7a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8006c7c:	e7b4      	b.n	8006be8 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8006c7e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006c80:	693a      	ldr	r2, [r7, #16]
 8006c82:	69bb      	ldr	r3, [r7, #24]
 8006c84:	441a      	add	r2, r3
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006c8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006c8c:	2b1f      	cmp	r3, #31
 8006c8e:	d801      	bhi.n	8006c94 <create_name+0xcc>
 8006c90:	2304      	movs	r3, #4
 8006c92:	e000      	b.n	8006c96 <create_name+0xce>
 8006c94:	2300      	movs	r3, #0
 8006c96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006c9a:	e011      	b.n	8006cc0 <create_name+0xf8>
		w = lfn[di - 1];
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	005b      	lsls	r3, r3, #1
 8006ca6:	68fa      	ldr	r2, [r7, #12]
 8006ca8:	4413      	add	r3, r2
 8006caa:	881b      	ldrh	r3, [r3, #0]
 8006cac:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8006cae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006cb0:	2b20      	cmp	r3, #32
 8006cb2:	d002      	beq.n	8006cba <create_name+0xf2>
 8006cb4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006cb6:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cb8:	d106      	bne.n	8006cc8 <create_name+0x100>
		di--;
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	3b01      	subs	r3, #1
 8006cbe:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1ea      	bne.n	8006c9c <create_name+0xd4>
 8006cc6:	e000      	b.n	8006cca <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8006cc8:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	005b      	lsls	r3, r3, #1
 8006cce:	68fa      	ldr	r2, [r7, #12]
 8006cd0:	4413      	add	r3, r2
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d101      	bne.n	8006ce0 <create_name+0x118>
 8006cdc:	2306      	movs	r3, #6
 8006cde:	e127      	b.n	8006f30 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	3324      	adds	r3, #36	@ 0x24
 8006ce4:	220b      	movs	r2, #11
 8006ce6:	2120      	movs	r1, #32
 8006ce8:	4618      	mov	r0, r3
 8006cea:	f7fe fa74 	bl	80051d6 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8006cee:	2300      	movs	r3, #0
 8006cf0:	61bb      	str	r3, [r7, #24]
 8006cf2:	e002      	b.n	8006cfa <create_name+0x132>
 8006cf4:	69bb      	ldr	r3, [r7, #24]
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	61bb      	str	r3, [r7, #24]
 8006cfa:	69bb      	ldr	r3, [r7, #24]
 8006cfc:	005b      	lsls	r3, r3, #1
 8006cfe:	68fa      	ldr	r2, [r7, #12]
 8006d00:	4413      	add	r3, r2
 8006d02:	881b      	ldrh	r3, [r3, #0]
 8006d04:	2b20      	cmp	r3, #32
 8006d06:	d0f5      	beq.n	8006cf4 <create_name+0x12c>
 8006d08:	69bb      	ldr	r3, [r7, #24]
 8006d0a:	005b      	lsls	r3, r3, #1
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	4413      	add	r3, r2
 8006d10:	881b      	ldrh	r3, [r3, #0]
 8006d12:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d14:	d0ee      	beq.n	8006cf4 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8006d16:	69bb      	ldr	r3, [r7, #24]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d009      	beq.n	8006d30 <create_name+0x168>
 8006d1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d20:	f043 0303 	orr.w	r3, r3, #3
 8006d24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8006d28:	e002      	b.n	8006d30 <create_name+0x168>
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	617b      	str	r3, [r7, #20]
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d009      	beq.n	8006d4a <create_name+0x182>
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	005b      	lsls	r3, r3, #1
 8006d40:	68fa      	ldr	r2, [r7, #12]
 8006d42:	4413      	add	r3, r2
 8006d44:	881b      	ldrh	r3, [r3, #0]
 8006d46:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d48:	d1ef      	bne.n	8006d2a <create_name+0x162>

	i = b = 0; ni = 8;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006d50:	2300      	movs	r3, #0
 8006d52:	623b      	str	r3, [r7, #32]
 8006d54:	2308      	movs	r3, #8
 8006d56:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8006d58:	69bb      	ldr	r3, [r7, #24]
 8006d5a:	1c5a      	adds	r2, r3, #1
 8006d5c:	61ba      	str	r2, [r7, #24]
 8006d5e:	005b      	lsls	r3, r3, #1
 8006d60:	68fa      	ldr	r2, [r7, #12]
 8006d62:	4413      	add	r3, r2
 8006d64:	881b      	ldrh	r3, [r3, #0]
 8006d66:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8006d68:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	f000 8090 	beq.w	8006e90 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8006d70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006d72:	2b20      	cmp	r3, #32
 8006d74:	d006      	beq.n	8006d84 <create_name+0x1bc>
 8006d76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006d78:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d7a:	d10a      	bne.n	8006d92 <create_name+0x1ca>
 8006d7c:	69ba      	ldr	r2, [r7, #24]
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d006      	beq.n	8006d92 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8006d84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d88:	f043 0303 	orr.w	r3, r3, #3
 8006d8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006d90:	e07d      	b.n	8006e8e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8006d92:	6a3a      	ldr	r2, [r7, #32]
 8006d94:	69fb      	ldr	r3, [r7, #28]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d203      	bcs.n	8006da2 <create_name+0x1da>
 8006d9a:	69ba      	ldr	r2, [r7, #24]
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d123      	bne.n	8006dea <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8006da2:	69fb      	ldr	r3, [r7, #28]
 8006da4:	2b0b      	cmp	r3, #11
 8006da6:	d106      	bne.n	8006db6 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8006da8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006dac:	f043 0303 	orr.w	r3, r3, #3
 8006db0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006db4:	e075      	b.n	8006ea2 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8006db6:	69ba      	ldr	r2, [r7, #24]
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d005      	beq.n	8006dca <create_name+0x202>
 8006dbe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006dc2:	f043 0303 	orr.w	r3, r3, #3
 8006dc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8006dca:	69ba      	ldr	r2, [r7, #24]
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d866      	bhi.n	8006ea0 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	61bb      	str	r3, [r7, #24]
 8006dd6:	2308      	movs	r3, #8
 8006dd8:	623b      	str	r3, [r7, #32]
 8006dda:	230b      	movs	r3, #11
 8006ddc:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8006dde:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006de2:	009b      	lsls	r3, r3, #2
 8006de4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006de8:	e051      	b.n	8006e8e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8006dea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006dec:	2b7f      	cmp	r3, #127	@ 0x7f
 8006dee:	d914      	bls.n	8006e1a <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8006df0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006df2:	2100      	movs	r1, #0
 8006df4:	4618      	mov	r0, r3
 8006df6:	f001 f9f1 	bl	80081dc <ff_convert>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8006dfe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d004      	beq.n	8006e0e <create_name+0x246>
 8006e04:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e06:	3b80      	subs	r3, #128	@ 0x80
 8006e08:	4a23      	ldr	r2, [pc, #140]	@ (8006e98 <create_name+0x2d0>)
 8006e0a:	5cd3      	ldrb	r3, [r2, r3]
 8006e0c:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8006e0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e12:	f043 0302 	orr.w	r3, r3, #2
 8006e16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8006e1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d007      	beq.n	8006e30 <create_name+0x268>
 8006e20:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e22:	4619      	mov	r1, r3
 8006e24:	481d      	ldr	r0, [pc, #116]	@ (8006e9c <create_name+0x2d4>)
 8006e26:	f7fe fa18 	bl	800525a <chk_chr>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d008      	beq.n	8006e42 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006e30:	235f      	movs	r3, #95	@ 0x5f
 8006e32:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006e34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e38:	f043 0303 	orr.w	r3, r3, #3
 8006e3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006e40:	e01b      	b.n	8006e7a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8006e42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e44:	2b40      	cmp	r3, #64	@ 0x40
 8006e46:	d909      	bls.n	8006e5c <create_name+0x294>
 8006e48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e4a:	2b5a      	cmp	r3, #90	@ 0x5a
 8006e4c:	d806      	bhi.n	8006e5c <create_name+0x294>
					b |= 2;
 8006e4e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006e52:	f043 0302 	orr.w	r3, r3, #2
 8006e56:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006e5a:	e00e      	b.n	8006e7a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8006e5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e5e:	2b60      	cmp	r3, #96	@ 0x60
 8006e60:	d90b      	bls.n	8006e7a <create_name+0x2b2>
 8006e62:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e64:	2b7a      	cmp	r3, #122	@ 0x7a
 8006e66:	d808      	bhi.n	8006e7a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8006e68:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006e6c:	f043 0301 	orr.w	r3, r3, #1
 8006e70:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006e74:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e76:	3b20      	subs	r3, #32
 8006e78:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8006e7a:	6a3b      	ldr	r3, [r7, #32]
 8006e7c:	1c5a      	adds	r2, r3, #1
 8006e7e:	623a      	str	r2, [r7, #32]
 8006e80:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006e82:	b2d1      	uxtb	r1, r2
 8006e84:	687a      	ldr	r2, [r7, #4]
 8006e86:	4413      	add	r3, r2
 8006e88:	460a      	mov	r2, r1
 8006e8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8006e8e:	e763      	b.n	8006d58 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8006e90:	bf00      	nop
 8006e92:	e006      	b.n	8006ea2 <create_name+0x2da>
 8006e94:	08008d94 	.word	0x08008d94
 8006e98:	08008dfc 	.word	0x08008dfc
 8006e9c:	08008da0 	.word	0x08008da0
			if (si > di) break;			/* No extension */
 8006ea0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006ea8:	2be5      	cmp	r3, #229	@ 0xe5
 8006eaa:	d103      	bne.n	8006eb4 <create_name+0x2ec>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2205      	movs	r2, #5
 8006eb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8006eb4:	69fb      	ldr	r3, [r7, #28]
 8006eb6:	2b08      	cmp	r3, #8
 8006eb8:	d104      	bne.n	8006ec4 <create_name+0x2fc>
 8006eba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ebe:	009b      	lsls	r3, r3, #2
 8006ec0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8006ec4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ec8:	f003 030c 	and.w	r3, r3, #12
 8006ecc:	2b0c      	cmp	r3, #12
 8006ece:	d005      	beq.n	8006edc <create_name+0x314>
 8006ed0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ed4:	f003 0303 	and.w	r3, r3, #3
 8006ed8:	2b03      	cmp	r3, #3
 8006eda:	d105      	bne.n	8006ee8 <create_name+0x320>
 8006edc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ee0:	f043 0302 	orr.w	r3, r3, #2
 8006ee4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8006ee8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006eec:	f003 0302 	and.w	r3, r3, #2
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d117      	bne.n	8006f24 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8006ef4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ef8:	f003 0303 	and.w	r3, r3, #3
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	d105      	bne.n	8006f0c <create_name+0x344>
 8006f00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f04:	f043 0310 	orr.w	r3, r3, #16
 8006f08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8006f0c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006f10:	f003 030c 	and.w	r3, r3, #12
 8006f14:	2b04      	cmp	r3, #4
 8006f16:	d105      	bne.n	8006f24 <create_name+0x35c>
 8006f18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f1c:	f043 0308 	orr.w	r3, r3, #8
 8006f20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006f2a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8006f2e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3728      	adds	r7, #40	@ 0x28
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b086      	sub	sp, #24
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006f4c:	e002      	b.n	8006f54 <follow_path+0x1c>
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	3301      	adds	r3, #1
 8006f52:	603b      	str	r3, [r7, #0]
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	781b      	ldrb	r3, [r3, #0]
 8006f58:	2b2f      	cmp	r3, #47	@ 0x2f
 8006f5a:	d0f8      	beq.n	8006f4e <follow_path+0x16>
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	2b5c      	cmp	r3, #92	@ 0x5c
 8006f62:	d0f4      	beq.n	8006f4e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	2200      	movs	r2, #0
 8006f68:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	781b      	ldrb	r3, [r3, #0]
 8006f6e:	2b1f      	cmp	r3, #31
 8006f70:	d80a      	bhi.n	8006f88 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2280      	movs	r2, #128	@ 0x80
 8006f76:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8006f7a:	2100      	movs	r1, #0
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f7fe ff16 	bl	8005dae <dir_sdi>
 8006f82:	4603      	mov	r3, r0
 8006f84:	75fb      	strb	r3, [r7, #23]
 8006f86:	e048      	b.n	800701a <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006f88:	463b      	mov	r3, r7
 8006f8a:	4619      	mov	r1, r3
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f7ff fe1b 	bl	8006bc8 <create_name>
 8006f92:	4603      	mov	r3, r0
 8006f94:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006f96:	7dfb      	ldrb	r3, [r7, #23]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d139      	bne.n	8007010 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f7ff fb7d 	bl	800669c <dir_find>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006fac:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006fae:	7dfb      	ldrb	r3, [r7, #23]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d00a      	beq.n	8006fca <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006fb4:	7dfb      	ldrb	r3, [r7, #23]
 8006fb6:	2b04      	cmp	r3, #4
 8006fb8:	d12c      	bne.n	8007014 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006fba:	7afb      	ldrb	r3, [r7, #11]
 8006fbc:	f003 0304 	and.w	r3, r3, #4
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d127      	bne.n	8007014 <follow_path+0xdc>
 8006fc4:	2305      	movs	r3, #5
 8006fc6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006fc8:	e024      	b.n	8007014 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006fca:	7afb      	ldrb	r3, [r7, #11]
 8006fcc:	f003 0304 	and.w	r3, r3, #4
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d121      	bne.n	8007018 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	799b      	ldrb	r3, [r3, #6]
 8006fd8:	f003 0310 	and.w	r3, r3, #16
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d102      	bne.n	8006fe6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006fe0:	2305      	movs	r3, #5
 8006fe2:	75fb      	strb	r3, [r7, #23]
 8006fe4:	e019      	b.n	800701a <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	695b      	ldr	r3, [r3, #20]
 8006ff0:	68fa      	ldr	r2, [r7, #12]
 8006ff2:	8992      	ldrh	r2, [r2, #12]
 8006ff4:	fbb3 f0f2 	udiv	r0, r3, r2
 8006ff8:	fb00 f202 	mul.w	r2, r0, r2
 8006ffc:	1a9b      	subs	r3, r3, r2
 8006ffe:	440b      	add	r3, r1
 8007000:	4619      	mov	r1, r3
 8007002:	68f8      	ldr	r0, [r7, #12]
 8007004:	f7ff f879 	bl	80060fa <ld_clust>
 8007008:	4602      	mov	r2, r0
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800700e:	e7bb      	b.n	8006f88 <follow_path+0x50>
			if (res != FR_OK) break;
 8007010:	bf00      	nop
 8007012:	e002      	b.n	800701a <follow_path+0xe2>
				break;
 8007014:	bf00      	nop
 8007016:	e000      	b.n	800701a <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007018:	bf00      	nop
			}
		}
	}

	return res;
 800701a:	7dfb      	ldrb	r3, [r7, #23]
}
 800701c:	4618      	mov	r0, r3
 800701e:	3718      	adds	r7, #24
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007024:	b480      	push	{r7}
 8007026:	b087      	sub	sp, #28
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800702c:	f04f 33ff 	mov.w	r3, #4294967295
 8007030:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d031      	beq.n	800709e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	617b      	str	r3, [r7, #20]
 8007040:	e002      	b.n	8007048 <get_ldnumber+0x24>
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	3301      	adds	r3, #1
 8007046:	617b      	str	r3, [r7, #20]
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	781b      	ldrb	r3, [r3, #0]
 800704c:	2b1f      	cmp	r3, #31
 800704e:	d903      	bls.n	8007058 <get_ldnumber+0x34>
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	781b      	ldrb	r3, [r3, #0]
 8007054:	2b3a      	cmp	r3, #58	@ 0x3a
 8007056:	d1f4      	bne.n	8007042 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	781b      	ldrb	r3, [r3, #0]
 800705c:	2b3a      	cmp	r3, #58	@ 0x3a
 800705e:	d11c      	bne.n	800709a <get_ldnumber+0x76>
			tp = *path;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	1c5a      	adds	r2, r3, #1
 800706a:	60fa      	str	r2, [r7, #12]
 800706c:	781b      	ldrb	r3, [r3, #0]
 800706e:	3b30      	subs	r3, #48	@ 0x30
 8007070:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	2b09      	cmp	r3, #9
 8007076:	d80e      	bhi.n	8007096 <get_ldnumber+0x72>
 8007078:	68fa      	ldr	r2, [r7, #12]
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	429a      	cmp	r2, r3
 800707e:	d10a      	bne.n	8007096 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d107      	bne.n	8007096 <get_ldnumber+0x72>
					vol = (int)i;
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	3301      	adds	r3, #1
 800708e:	617b      	str	r3, [r7, #20]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	697a      	ldr	r2, [r7, #20]
 8007094:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	e002      	b.n	80070a0 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800709a:	2300      	movs	r3, #0
 800709c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800709e:	693b      	ldr	r3, [r7, #16]
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	371c      	adds	r7, #28
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b082      	sub	sp, #8
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2200      	movs	r2, #0
 80070ba:	70da      	strb	r2, [r3, #3]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f04f 32ff 	mov.w	r2, #4294967295
 80070c2:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80070c4:	6839      	ldr	r1, [r7, #0]
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f7fe fa92 	bl	80055f0 <move_window>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d001      	beq.n	80070d6 <check_fs+0x2a>
 80070d2:	2304      	movs	r3, #4
 80070d4:	e038      	b.n	8007148 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	3338      	adds	r3, #56	@ 0x38
 80070da:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80070de:	4618      	mov	r0, r3
 80070e0:	f7fd ffd6 	bl	8005090 <ld_word>
 80070e4:	4603      	mov	r3, r0
 80070e6:	461a      	mov	r2, r3
 80070e8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80070ec:	429a      	cmp	r2, r3
 80070ee:	d001      	beq.n	80070f4 <check_fs+0x48>
 80070f0:	2303      	movs	r3, #3
 80070f2:	e029      	b.n	8007148 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80070fa:	2be9      	cmp	r3, #233	@ 0xe9
 80070fc:	d009      	beq.n	8007112 <check_fs+0x66>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007104:	2beb      	cmp	r3, #235	@ 0xeb
 8007106:	d11e      	bne.n	8007146 <check_fs+0x9a>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800710e:	2b90      	cmp	r3, #144	@ 0x90
 8007110:	d119      	bne.n	8007146 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	3338      	adds	r3, #56	@ 0x38
 8007116:	3336      	adds	r3, #54	@ 0x36
 8007118:	4618      	mov	r0, r3
 800711a:	f7fd ffd1 	bl	80050c0 <ld_dword>
 800711e:	4603      	mov	r3, r0
 8007120:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007124:	4a0a      	ldr	r2, [pc, #40]	@ (8007150 <check_fs+0xa4>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d101      	bne.n	800712e <check_fs+0x82>
 800712a:	2300      	movs	r3, #0
 800712c:	e00c      	b.n	8007148 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	3338      	adds	r3, #56	@ 0x38
 8007132:	3352      	adds	r3, #82	@ 0x52
 8007134:	4618      	mov	r0, r3
 8007136:	f7fd ffc3 	bl	80050c0 <ld_dword>
 800713a:	4603      	mov	r3, r0
 800713c:	4a05      	ldr	r2, [pc, #20]	@ (8007154 <check_fs+0xa8>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d101      	bne.n	8007146 <check_fs+0x9a>
 8007142:	2300      	movs	r3, #0
 8007144:	e000      	b.n	8007148 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007146:	2302      	movs	r3, #2
}
 8007148:	4618      	mov	r0, r3
 800714a:	3708      	adds	r7, #8
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}
 8007150:	00544146 	.word	0x00544146
 8007154:	33544146 	.word	0x33544146

08007158 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b096      	sub	sp, #88	@ 0x58
 800715c:	af00      	add	r7, sp, #0
 800715e:	60f8      	str	r0, [r7, #12]
 8007160:	60b9      	str	r1, [r7, #8]
 8007162:	4613      	mov	r3, r2
 8007164:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	2200      	movs	r2, #0
 800716a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800716c:	68f8      	ldr	r0, [r7, #12]
 800716e:	f7ff ff59 	bl	8007024 <get_ldnumber>
 8007172:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007174:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007176:	2b00      	cmp	r3, #0
 8007178:	da01      	bge.n	800717e <find_volume+0x26>
 800717a:	230b      	movs	r3, #11
 800717c:	e265      	b.n	800764a <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800717e:	4a9f      	ldr	r2, [pc, #636]	@ (80073fc <find_volume+0x2a4>)
 8007180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007186:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800718a:	2b00      	cmp	r3, #0
 800718c:	d101      	bne.n	8007192 <find_volume+0x3a>
 800718e:	230c      	movs	r3, #12
 8007190:	e25b      	b.n	800764a <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007196:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007198:	79fb      	ldrb	r3, [r7, #7]
 800719a:	f023 0301 	bic.w	r3, r3, #1
 800719e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80071a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071a2:	781b      	ldrb	r3, [r3, #0]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d01a      	beq.n	80071de <find_volume+0x86>
		stat = disk_status(fs->drv);
 80071a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071aa:	785b      	ldrb	r3, [r3, #1]
 80071ac:	4618      	mov	r0, r3
 80071ae:	f7fd fecf 	bl	8004f50 <disk_status>
 80071b2:	4603      	mov	r3, r0
 80071b4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80071b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80071bc:	f003 0301 	and.w	r3, r3, #1
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d10c      	bne.n	80071de <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80071c4:	79fb      	ldrb	r3, [r7, #7]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d007      	beq.n	80071da <find_volume+0x82>
 80071ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80071ce:	f003 0304 	and.w	r3, r3, #4
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d001      	beq.n	80071da <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80071d6:	230a      	movs	r3, #10
 80071d8:	e237      	b.n	800764a <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 80071da:	2300      	movs	r3, #0
 80071dc:	e235      	b.n	800764a <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80071de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071e0:	2200      	movs	r2, #0
 80071e2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80071e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071e6:	b2da      	uxtb	r2, r3
 80071e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ea:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80071ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ee:	785b      	ldrb	r3, [r3, #1]
 80071f0:	4618      	mov	r0, r3
 80071f2:	f7fd fec7 	bl	8004f84 <disk_initialize>
 80071f6:	4603      	mov	r3, r0
 80071f8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80071fc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007200:	f003 0301 	and.w	r3, r3, #1
 8007204:	2b00      	cmp	r3, #0
 8007206:	d001      	beq.n	800720c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007208:	2303      	movs	r3, #3
 800720a:	e21e      	b.n	800764a <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800720c:	79fb      	ldrb	r3, [r7, #7]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d007      	beq.n	8007222 <find_volume+0xca>
 8007212:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007216:	f003 0304 	and.w	r3, r3, #4
 800721a:	2b00      	cmp	r3, #0
 800721c:	d001      	beq.n	8007222 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800721e:	230a      	movs	r3, #10
 8007220:	e213      	b.n	800764a <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8007222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007224:	7858      	ldrb	r0, [r3, #1]
 8007226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007228:	330c      	adds	r3, #12
 800722a:	461a      	mov	r2, r3
 800722c:	2102      	movs	r1, #2
 800722e:	f7fd ff11 	bl	8005054 <disk_ioctl>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d001      	beq.n	800723c <find_volume+0xe4>
 8007238:	2301      	movs	r3, #1
 800723a:	e206      	b.n	800764a <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800723c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800723e:	899b      	ldrh	r3, [r3, #12]
 8007240:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007244:	d80d      	bhi.n	8007262 <find_volume+0x10a>
 8007246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007248:	899b      	ldrh	r3, [r3, #12]
 800724a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800724e:	d308      	bcc.n	8007262 <find_volume+0x10a>
 8007250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007252:	899b      	ldrh	r3, [r3, #12]
 8007254:	461a      	mov	r2, r3
 8007256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007258:	899b      	ldrh	r3, [r3, #12]
 800725a:	3b01      	subs	r3, #1
 800725c:	4013      	ands	r3, r2
 800725e:	2b00      	cmp	r3, #0
 8007260:	d001      	beq.n	8007266 <find_volume+0x10e>
 8007262:	2301      	movs	r3, #1
 8007264:	e1f1      	b.n	800764a <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8007266:	2300      	movs	r3, #0
 8007268:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800726a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800726c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800726e:	f7ff ff1d 	bl	80070ac <check_fs>
 8007272:	4603      	mov	r3, r0
 8007274:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007278:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800727c:	2b02      	cmp	r3, #2
 800727e:	d149      	bne.n	8007314 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007280:	2300      	movs	r3, #0
 8007282:	643b      	str	r3, [r7, #64]	@ 0x40
 8007284:	e01e      	b.n	80072c4 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8007286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007288:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800728c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800728e:	011b      	lsls	r3, r3, #4
 8007290:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8007294:	4413      	add	r3, r2
 8007296:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800729a:	3304      	adds	r3, #4
 800729c:	781b      	ldrb	r3, [r3, #0]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d006      	beq.n	80072b0 <find_volume+0x158>
 80072a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a4:	3308      	adds	r3, #8
 80072a6:	4618      	mov	r0, r3
 80072a8:	f7fd ff0a 	bl	80050c0 <ld_dword>
 80072ac:	4602      	mov	r2, r0
 80072ae:	e000      	b.n	80072b2 <find_volume+0x15a>
 80072b0:	2200      	movs	r2, #0
 80072b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072b4:	009b      	lsls	r3, r3, #2
 80072b6:	3358      	adds	r3, #88	@ 0x58
 80072b8:	443b      	add	r3, r7
 80072ba:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80072be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072c0:	3301      	adds	r3, #1
 80072c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80072c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072c6:	2b03      	cmp	r3, #3
 80072c8:	d9dd      	bls.n	8007286 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80072ca:	2300      	movs	r3, #0
 80072cc:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80072ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d002      	beq.n	80072da <find_volume+0x182>
 80072d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072d6:	3b01      	subs	r3, #1
 80072d8:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80072da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072dc:	009b      	lsls	r3, r3, #2
 80072de:	3358      	adds	r3, #88	@ 0x58
 80072e0:	443b      	add	r3, r7
 80072e2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80072e6:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80072e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d005      	beq.n	80072fa <find_volume+0x1a2>
 80072ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80072f0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80072f2:	f7ff fedb 	bl	80070ac <check_fs>
 80072f6:	4603      	mov	r3, r0
 80072f8:	e000      	b.n	80072fc <find_volume+0x1a4>
 80072fa:	2303      	movs	r3, #3
 80072fc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007300:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007304:	2b01      	cmp	r3, #1
 8007306:	d905      	bls.n	8007314 <find_volume+0x1bc>
 8007308:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800730a:	3301      	adds	r3, #1
 800730c:	643b      	str	r3, [r7, #64]	@ 0x40
 800730e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007310:	2b03      	cmp	r3, #3
 8007312:	d9e2      	bls.n	80072da <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007314:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007318:	2b04      	cmp	r3, #4
 800731a:	d101      	bne.n	8007320 <find_volume+0x1c8>
 800731c:	2301      	movs	r3, #1
 800731e:	e194      	b.n	800764a <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007320:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007324:	2b01      	cmp	r3, #1
 8007326:	d901      	bls.n	800732c <find_volume+0x1d4>
 8007328:	230d      	movs	r3, #13
 800732a:	e18e      	b.n	800764a <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800732c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800732e:	3338      	adds	r3, #56	@ 0x38
 8007330:	330b      	adds	r3, #11
 8007332:	4618      	mov	r0, r3
 8007334:	f7fd feac 	bl	8005090 <ld_word>
 8007338:	4603      	mov	r3, r0
 800733a:	461a      	mov	r2, r3
 800733c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800733e:	899b      	ldrh	r3, [r3, #12]
 8007340:	429a      	cmp	r2, r3
 8007342:	d001      	beq.n	8007348 <find_volume+0x1f0>
 8007344:	230d      	movs	r3, #13
 8007346:	e180      	b.n	800764a <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800734a:	3338      	adds	r3, #56	@ 0x38
 800734c:	3316      	adds	r3, #22
 800734e:	4618      	mov	r0, r3
 8007350:	f7fd fe9e 	bl	8005090 <ld_word>
 8007354:	4603      	mov	r3, r0
 8007356:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007358:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800735a:	2b00      	cmp	r3, #0
 800735c:	d106      	bne.n	800736c <find_volume+0x214>
 800735e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007360:	3338      	adds	r3, #56	@ 0x38
 8007362:	3324      	adds	r3, #36	@ 0x24
 8007364:	4618      	mov	r0, r3
 8007366:	f7fd feab 	bl	80050c0 <ld_dword>
 800736a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800736c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800736e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007370:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007374:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8007378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800737a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800737c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800737e:	789b      	ldrb	r3, [r3, #2]
 8007380:	2b01      	cmp	r3, #1
 8007382:	d005      	beq.n	8007390 <find_volume+0x238>
 8007384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007386:	789b      	ldrb	r3, [r3, #2]
 8007388:	2b02      	cmp	r3, #2
 800738a:	d001      	beq.n	8007390 <find_volume+0x238>
 800738c:	230d      	movs	r3, #13
 800738e:	e15c      	b.n	800764a <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007392:	789b      	ldrb	r3, [r3, #2]
 8007394:	461a      	mov	r2, r3
 8007396:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007398:	fb02 f303 	mul.w	r3, r2, r3
 800739c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800739e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80073a4:	461a      	mov	r2, r3
 80073a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073a8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80073aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ac:	895b      	ldrh	r3, [r3, #10]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d008      	beq.n	80073c4 <find_volume+0x26c>
 80073b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073b4:	895b      	ldrh	r3, [r3, #10]
 80073b6:	461a      	mov	r2, r3
 80073b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ba:	895b      	ldrh	r3, [r3, #10]
 80073bc:	3b01      	subs	r3, #1
 80073be:	4013      	ands	r3, r2
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d001      	beq.n	80073c8 <find_volume+0x270>
 80073c4:	230d      	movs	r3, #13
 80073c6:	e140      	b.n	800764a <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80073c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ca:	3338      	adds	r3, #56	@ 0x38
 80073cc:	3311      	adds	r3, #17
 80073ce:	4618      	mov	r0, r3
 80073d0:	f7fd fe5e 	bl	8005090 <ld_word>
 80073d4:	4603      	mov	r3, r0
 80073d6:	461a      	mov	r2, r3
 80073d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073da:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80073dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073de:	891b      	ldrh	r3, [r3, #8]
 80073e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80073e2:	8992      	ldrh	r2, [r2, #12]
 80073e4:	0952      	lsrs	r2, r2, #5
 80073e6:	b292      	uxth	r2, r2
 80073e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80073ec:	fb01 f202 	mul.w	r2, r1, r2
 80073f0:	1a9b      	subs	r3, r3, r2
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d003      	beq.n	8007400 <find_volume+0x2a8>
 80073f8:	230d      	movs	r3, #13
 80073fa:	e126      	b.n	800764a <find_volume+0x4f2>
 80073fc:	20002598 	.word	0x20002598

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007402:	3338      	adds	r3, #56	@ 0x38
 8007404:	3313      	adds	r3, #19
 8007406:	4618      	mov	r0, r3
 8007408:	f7fd fe42 	bl	8005090 <ld_word>
 800740c:	4603      	mov	r3, r0
 800740e:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007410:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007412:	2b00      	cmp	r3, #0
 8007414:	d106      	bne.n	8007424 <find_volume+0x2cc>
 8007416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007418:	3338      	adds	r3, #56	@ 0x38
 800741a:	3320      	adds	r3, #32
 800741c:	4618      	mov	r0, r3
 800741e:	f7fd fe4f 	bl	80050c0 <ld_dword>
 8007422:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007426:	3338      	adds	r3, #56	@ 0x38
 8007428:	330e      	adds	r3, #14
 800742a:	4618      	mov	r0, r3
 800742c:	f7fd fe30 	bl	8005090 <ld_word>
 8007430:	4603      	mov	r3, r0
 8007432:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007434:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007436:	2b00      	cmp	r3, #0
 8007438:	d101      	bne.n	800743e <find_volume+0x2e6>
 800743a:	230d      	movs	r3, #13
 800743c:	e105      	b.n	800764a <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800743e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007440:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007442:	4413      	add	r3, r2
 8007444:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007446:	8911      	ldrh	r1, [r2, #8]
 8007448:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800744a:	8992      	ldrh	r2, [r2, #12]
 800744c:	0952      	lsrs	r2, r2, #5
 800744e:	b292      	uxth	r2, r2
 8007450:	fbb1 f2f2 	udiv	r2, r1, r2
 8007454:	b292      	uxth	r2, r2
 8007456:	4413      	add	r3, r2
 8007458:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800745a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800745c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800745e:	429a      	cmp	r2, r3
 8007460:	d201      	bcs.n	8007466 <find_volume+0x30e>
 8007462:	230d      	movs	r3, #13
 8007464:	e0f1      	b.n	800764a <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007466:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800746a:	1ad3      	subs	r3, r2, r3
 800746c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800746e:	8952      	ldrh	r2, [r2, #10]
 8007470:	fbb3 f3f2 	udiv	r3, r3, r2
 8007474:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007478:	2b00      	cmp	r3, #0
 800747a:	d101      	bne.n	8007480 <find_volume+0x328>
 800747c:	230d      	movs	r3, #13
 800747e:	e0e4      	b.n	800764a <find_volume+0x4f2>
		fmt = FS_FAT32;
 8007480:	2303      	movs	r3, #3
 8007482:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007488:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800748c:	4293      	cmp	r3, r2
 800748e:	d802      	bhi.n	8007496 <find_volume+0x33e>
 8007490:	2302      	movs	r3, #2
 8007492:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007498:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800749c:	4293      	cmp	r3, r2
 800749e:	d802      	bhi.n	80074a6 <find_volume+0x34e>
 80074a0:	2301      	movs	r3, #1
 80074a2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80074a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a8:	1c9a      	adds	r2, r3, #2
 80074aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ac:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80074ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074b0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80074b2:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80074b4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80074b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074b8:	441a      	add	r2, r3
 80074ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074bc:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80074be:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80074c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c2:	441a      	add	r2, r3
 80074c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074c6:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 80074c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80074cc:	2b03      	cmp	r3, #3
 80074ce:	d11e      	bne.n	800750e <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80074d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d2:	3338      	adds	r3, #56	@ 0x38
 80074d4:	332a      	adds	r3, #42	@ 0x2a
 80074d6:	4618      	mov	r0, r3
 80074d8:	f7fd fdda 	bl	8005090 <ld_word>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d001      	beq.n	80074e6 <find_volume+0x38e>
 80074e2:	230d      	movs	r3, #13
 80074e4:	e0b1      	b.n	800764a <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80074e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e8:	891b      	ldrh	r3, [r3, #8]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d001      	beq.n	80074f2 <find_volume+0x39a>
 80074ee:	230d      	movs	r3, #13
 80074f0:	e0ab      	b.n	800764a <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80074f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074f4:	3338      	adds	r3, #56	@ 0x38
 80074f6:	332c      	adds	r3, #44	@ 0x2c
 80074f8:	4618      	mov	r0, r3
 80074fa:	f7fd fde1 	bl	80050c0 <ld_dword>
 80074fe:	4602      	mov	r2, r0
 8007500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007502:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007506:	69db      	ldr	r3, [r3, #28]
 8007508:	009b      	lsls	r3, r3, #2
 800750a:	647b      	str	r3, [r7, #68]	@ 0x44
 800750c:	e01f      	b.n	800754e <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800750e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007510:	891b      	ldrh	r3, [r3, #8]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d101      	bne.n	800751a <find_volume+0x3c2>
 8007516:	230d      	movs	r3, #13
 8007518:	e097      	b.n	800764a <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800751a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800751e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007520:	441a      	add	r2, r3
 8007522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007524:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007526:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800752a:	2b02      	cmp	r3, #2
 800752c:	d103      	bne.n	8007536 <find_volume+0x3de>
 800752e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007530:	69db      	ldr	r3, [r3, #28]
 8007532:	005b      	lsls	r3, r3, #1
 8007534:	e00a      	b.n	800754c <find_volume+0x3f4>
 8007536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007538:	69da      	ldr	r2, [r3, #28]
 800753a:	4613      	mov	r3, r2
 800753c:	005b      	lsls	r3, r3, #1
 800753e:	4413      	add	r3, r2
 8007540:	085a      	lsrs	r2, r3, #1
 8007542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007544:	69db      	ldr	r3, [r3, #28]
 8007546:	f003 0301 	and.w	r3, r3, #1
 800754a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800754c:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800754e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007550:	6a1a      	ldr	r2, [r3, #32]
 8007552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007554:	899b      	ldrh	r3, [r3, #12]
 8007556:	4619      	mov	r1, r3
 8007558:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800755a:	440b      	add	r3, r1
 800755c:	3b01      	subs	r3, #1
 800755e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007560:	8989      	ldrh	r1, [r1, #12]
 8007562:	fbb3 f3f1 	udiv	r3, r3, r1
 8007566:	429a      	cmp	r2, r3
 8007568:	d201      	bcs.n	800756e <find_volume+0x416>
 800756a:	230d      	movs	r3, #13
 800756c:	e06d      	b.n	800764a <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800756e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007570:	f04f 32ff 	mov.w	r2, #4294967295
 8007574:	619a      	str	r2, [r3, #24]
 8007576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007578:	699a      	ldr	r2, [r3, #24]
 800757a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800757c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800757e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007580:	2280      	movs	r2, #128	@ 0x80
 8007582:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007584:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007588:	2b03      	cmp	r3, #3
 800758a:	d149      	bne.n	8007620 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800758c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800758e:	3338      	adds	r3, #56	@ 0x38
 8007590:	3330      	adds	r3, #48	@ 0x30
 8007592:	4618      	mov	r0, r3
 8007594:	f7fd fd7c 	bl	8005090 <ld_word>
 8007598:	4603      	mov	r3, r0
 800759a:	2b01      	cmp	r3, #1
 800759c:	d140      	bne.n	8007620 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800759e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075a0:	3301      	adds	r3, #1
 80075a2:	4619      	mov	r1, r3
 80075a4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80075a6:	f7fe f823 	bl	80055f0 <move_window>
 80075aa:	4603      	mov	r3, r0
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d137      	bne.n	8007620 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 80075b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b2:	2200      	movs	r2, #0
 80075b4:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80075b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b8:	3338      	adds	r3, #56	@ 0x38
 80075ba:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80075be:	4618      	mov	r0, r3
 80075c0:	f7fd fd66 	bl	8005090 <ld_word>
 80075c4:	4603      	mov	r3, r0
 80075c6:	461a      	mov	r2, r3
 80075c8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d127      	bne.n	8007620 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80075d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075d2:	3338      	adds	r3, #56	@ 0x38
 80075d4:	4618      	mov	r0, r3
 80075d6:	f7fd fd73 	bl	80050c0 <ld_dword>
 80075da:	4603      	mov	r3, r0
 80075dc:	4a1d      	ldr	r2, [pc, #116]	@ (8007654 <find_volume+0x4fc>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d11e      	bne.n	8007620 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80075e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e4:	3338      	adds	r3, #56	@ 0x38
 80075e6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80075ea:	4618      	mov	r0, r3
 80075ec:	f7fd fd68 	bl	80050c0 <ld_dword>
 80075f0:	4603      	mov	r3, r0
 80075f2:	4a19      	ldr	r2, [pc, #100]	@ (8007658 <find_volume+0x500>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d113      	bne.n	8007620 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80075f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075fa:	3338      	adds	r3, #56	@ 0x38
 80075fc:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8007600:	4618      	mov	r0, r3
 8007602:	f7fd fd5d 	bl	80050c0 <ld_dword>
 8007606:	4602      	mov	r2, r0
 8007608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800760a:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800760c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800760e:	3338      	adds	r3, #56	@ 0x38
 8007610:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8007614:	4618      	mov	r0, r3
 8007616:	f7fd fd53 	bl	80050c0 <ld_dword>
 800761a:	4602      	mov	r2, r0
 800761c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800761e:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007622:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8007626:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007628:	4b0c      	ldr	r3, [pc, #48]	@ (800765c <find_volume+0x504>)
 800762a:	881b      	ldrh	r3, [r3, #0]
 800762c:	3301      	adds	r3, #1
 800762e:	b29a      	uxth	r2, r3
 8007630:	4b0a      	ldr	r3, [pc, #40]	@ (800765c <find_volume+0x504>)
 8007632:	801a      	strh	r2, [r3, #0]
 8007634:	4b09      	ldr	r3, [pc, #36]	@ (800765c <find_volume+0x504>)
 8007636:	881a      	ldrh	r2, [r3, #0]
 8007638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800763a:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800763c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800763e:	4a08      	ldr	r2, [pc, #32]	@ (8007660 <find_volume+0x508>)
 8007640:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007642:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007644:	f7fd ff6c 	bl	8005520 <clear_lock>
#endif
	return FR_OK;
 8007648:	2300      	movs	r3, #0
}
 800764a:	4618      	mov	r0, r3
 800764c:	3758      	adds	r7, #88	@ 0x58
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop
 8007654:	41615252 	.word	0x41615252
 8007658:	61417272 	.word	0x61417272
 800765c:	2000259c 	.word	0x2000259c
 8007660:	200025c0 	.word	0x200025c0

08007664 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b084      	sub	sp, #16
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800766e:	2309      	movs	r3, #9
 8007670:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d01c      	beq.n	80076b2 <validate+0x4e>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d018      	beq.n	80076b2 <validate+0x4e>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d013      	beq.n	80076b2 <validate+0x4e>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	889a      	ldrh	r2, [r3, #4]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	88db      	ldrh	r3, [r3, #6]
 8007694:	429a      	cmp	r2, r3
 8007696:	d10c      	bne.n	80076b2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	785b      	ldrb	r3, [r3, #1]
 800769e:	4618      	mov	r0, r3
 80076a0:	f7fd fc56 	bl	8004f50 <disk_status>
 80076a4:	4603      	mov	r3, r0
 80076a6:	f003 0301 	and.w	r3, r3, #1
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d101      	bne.n	80076b2 <validate+0x4e>
			res = FR_OK;
 80076ae:	2300      	movs	r3, #0
 80076b0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80076b2:	7bfb      	ldrb	r3, [r7, #15]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d102      	bne.n	80076be <validate+0x5a>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	e000      	b.n	80076c0 <validate+0x5c>
 80076be:	2300      	movs	r3, #0
 80076c0:	683a      	ldr	r2, [r7, #0]
 80076c2:	6013      	str	r3, [r2, #0]
	return res;
 80076c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3710      	adds	r7, #16
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
	...

080076d0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b088      	sub	sp, #32
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	60f8      	str	r0, [r7, #12]
 80076d8:	60b9      	str	r1, [r7, #8]
 80076da:	4613      	mov	r3, r2
 80076dc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80076e2:	f107 0310 	add.w	r3, r7, #16
 80076e6:	4618      	mov	r0, r3
 80076e8:	f7ff fc9c 	bl	8007024 <get_ldnumber>
 80076ec:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80076ee:	69fb      	ldr	r3, [r7, #28]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	da01      	bge.n	80076f8 <f_mount+0x28>
 80076f4:	230b      	movs	r3, #11
 80076f6:	e02b      	b.n	8007750 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80076f8:	4a17      	ldr	r2, [pc, #92]	@ (8007758 <f_mount+0x88>)
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007700:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007702:	69bb      	ldr	r3, [r7, #24]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d005      	beq.n	8007714 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007708:	69b8      	ldr	r0, [r7, #24]
 800770a:	f7fd ff09 	bl	8005520 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800770e:	69bb      	ldr	r3, [r7, #24]
 8007710:	2200      	movs	r2, #0
 8007712:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d002      	beq.n	8007720 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	2200      	movs	r2, #0
 800771e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007720:	68fa      	ldr	r2, [r7, #12]
 8007722:	490d      	ldr	r1, [pc, #52]	@ (8007758 <f_mount+0x88>)
 8007724:	69fb      	ldr	r3, [r7, #28]
 8007726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d002      	beq.n	8007736 <f_mount+0x66>
 8007730:	79fb      	ldrb	r3, [r7, #7]
 8007732:	2b01      	cmp	r3, #1
 8007734:	d001      	beq.n	800773a <f_mount+0x6a>
 8007736:	2300      	movs	r3, #0
 8007738:	e00a      	b.n	8007750 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800773a:	f107 010c 	add.w	r1, r7, #12
 800773e:	f107 0308 	add.w	r3, r7, #8
 8007742:	2200      	movs	r2, #0
 8007744:	4618      	mov	r0, r3
 8007746:	f7ff fd07 	bl	8007158 <find_volume>
 800774a:	4603      	mov	r3, r0
 800774c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800774e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007750:	4618      	mov	r0, r3
 8007752:	3720      	adds	r7, #32
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}
 8007758:	20002598 	.word	0x20002598

0800775c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b09a      	sub	sp, #104	@ 0x68
 8007760:	af00      	add	r7, sp, #0
 8007762:	60f8      	str	r0, [r7, #12]
 8007764:	60b9      	str	r1, [r7, #8]
 8007766:	4613      	mov	r3, r2
 8007768:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d101      	bne.n	8007774 <f_open+0x18>
 8007770:	2309      	movs	r3, #9
 8007772:	e1b7      	b.n	8007ae4 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007774:	79fb      	ldrb	r3, [r7, #7]
 8007776:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800777a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800777c:	79fa      	ldrb	r2, [r7, #7]
 800777e:	f107 0114 	add.w	r1, r7, #20
 8007782:	f107 0308 	add.w	r3, r7, #8
 8007786:	4618      	mov	r0, r3
 8007788:	f7ff fce6 	bl	8007158 <find_volume>
 800778c:	4603      	mov	r3, r0
 800778e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8007792:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007796:	2b00      	cmp	r3, #0
 8007798:	f040 819b 	bne.w	8007ad2 <f_open+0x376>
		dj.obj.fs = fs;
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80077a0:	68ba      	ldr	r2, [r7, #8]
 80077a2:	f107 0318 	add.w	r3, r7, #24
 80077a6:	4611      	mov	r1, r2
 80077a8:	4618      	mov	r0, r3
 80077aa:	f7ff fbc5 	bl	8006f38 <follow_path>
 80077ae:	4603      	mov	r3, r0
 80077b0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80077b4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d118      	bne.n	80077ee <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80077bc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80077c0:	b25b      	sxtb	r3, r3
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	da03      	bge.n	80077ce <f_open+0x72>
				res = FR_INVALID_NAME;
 80077c6:	2306      	movs	r3, #6
 80077c8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80077cc:	e00f      	b.n	80077ee <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80077ce:	79fb      	ldrb	r3, [r7, #7]
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	bf8c      	ite	hi
 80077d4:	2301      	movhi	r3, #1
 80077d6:	2300      	movls	r3, #0
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	461a      	mov	r2, r3
 80077dc:	f107 0318 	add.w	r3, r7, #24
 80077e0:	4611      	mov	r1, r2
 80077e2:	4618      	mov	r0, r3
 80077e4:	f7fd fd54 	bl	8005290 <chk_lock>
 80077e8:	4603      	mov	r3, r0
 80077ea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80077ee:	79fb      	ldrb	r3, [r7, #7]
 80077f0:	f003 031c 	and.w	r3, r3, #28
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d07f      	beq.n	80078f8 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 80077f8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d017      	beq.n	8007830 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007800:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007804:	2b04      	cmp	r3, #4
 8007806:	d10e      	bne.n	8007826 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007808:	f7fd fd9e 	bl	8005348 <enq_lock>
 800780c:	4603      	mov	r3, r0
 800780e:	2b00      	cmp	r3, #0
 8007810:	d006      	beq.n	8007820 <f_open+0xc4>
 8007812:	f107 0318 	add.w	r3, r7, #24
 8007816:	4618      	mov	r0, r3
 8007818:	f7ff f800 	bl	800681c <dir_register>
 800781c:	4603      	mov	r3, r0
 800781e:	e000      	b.n	8007822 <f_open+0xc6>
 8007820:	2312      	movs	r3, #18
 8007822:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007826:	79fb      	ldrb	r3, [r7, #7]
 8007828:	f043 0308 	orr.w	r3, r3, #8
 800782c:	71fb      	strb	r3, [r7, #7]
 800782e:	e010      	b.n	8007852 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007830:	7fbb      	ldrb	r3, [r7, #30]
 8007832:	f003 0311 	and.w	r3, r3, #17
 8007836:	2b00      	cmp	r3, #0
 8007838:	d003      	beq.n	8007842 <f_open+0xe6>
					res = FR_DENIED;
 800783a:	2307      	movs	r3, #7
 800783c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007840:	e007      	b.n	8007852 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007842:	79fb      	ldrb	r3, [r7, #7]
 8007844:	f003 0304 	and.w	r3, r3, #4
 8007848:	2b00      	cmp	r3, #0
 800784a:	d002      	beq.n	8007852 <f_open+0xf6>
 800784c:	2308      	movs	r3, #8
 800784e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007852:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007856:	2b00      	cmp	r3, #0
 8007858:	d168      	bne.n	800792c <f_open+0x1d0>
 800785a:	79fb      	ldrb	r3, [r7, #7]
 800785c:	f003 0308 	and.w	r3, r3, #8
 8007860:	2b00      	cmp	r3, #0
 8007862:	d063      	beq.n	800792c <f_open+0x1d0>
				dw = GET_FATTIME();
 8007864:	f7fd fb16 	bl	8004e94 <get_fattime>
 8007868:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800786a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800786c:	330e      	adds	r3, #14
 800786e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007870:	4618      	mov	r0, r3
 8007872:	f7fd fc63 	bl	800513c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007878:	3316      	adds	r3, #22
 800787a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800787c:	4618      	mov	r0, r3
 800787e:	f7fd fc5d 	bl	800513c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007884:	330b      	adds	r3, #11
 8007886:	2220      	movs	r2, #32
 8007888:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800788e:	4611      	mov	r1, r2
 8007890:	4618      	mov	r0, r3
 8007892:	f7fe fc32 	bl	80060fa <ld_clust>
 8007896:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800789c:	2200      	movs	r2, #0
 800789e:	4618      	mov	r0, r3
 80078a0:	f7fe fc4a 	bl	8006138 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80078a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078a6:	331c      	adds	r3, #28
 80078a8:	2100      	movs	r1, #0
 80078aa:	4618      	mov	r0, r3
 80078ac:	f7fd fc46 	bl	800513c <st_dword>
					fs->wflag = 1;
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	2201      	movs	r2, #1
 80078b4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80078b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d037      	beq.n	800792c <f_open+0x1d0>
						dw = fs->winsect;
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078c0:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80078c2:	f107 0318 	add.w	r3, r7, #24
 80078c6:	2200      	movs	r2, #0
 80078c8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80078ca:	4618      	mov	r0, r3
 80078cc:	f7fe f93a 	bl	8005b44 <remove_chain>
 80078d0:	4603      	mov	r3, r0
 80078d2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 80078d6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d126      	bne.n	800792c <f_open+0x1d0>
							res = move_window(fs, dw);
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7fd fe84 	bl	80055f0 <move_window>
 80078e8:	4603      	mov	r3, r0
 80078ea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80078f2:	3a01      	subs	r2, #1
 80078f4:	615a      	str	r2, [r3, #20]
 80078f6:	e019      	b.n	800792c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80078f8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d115      	bne.n	800792c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007900:	7fbb      	ldrb	r3, [r7, #30]
 8007902:	f003 0310 	and.w	r3, r3, #16
 8007906:	2b00      	cmp	r3, #0
 8007908:	d003      	beq.n	8007912 <f_open+0x1b6>
					res = FR_NO_FILE;
 800790a:	2304      	movs	r3, #4
 800790c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007910:	e00c      	b.n	800792c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007912:	79fb      	ldrb	r3, [r7, #7]
 8007914:	f003 0302 	and.w	r3, r3, #2
 8007918:	2b00      	cmp	r3, #0
 800791a:	d007      	beq.n	800792c <f_open+0x1d0>
 800791c:	7fbb      	ldrb	r3, [r7, #30]
 800791e:	f003 0301 	and.w	r3, r3, #1
 8007922:	2b00      	cmp	r3, #0
 8007924:	d002      	beq.n	800792c <f_open+0x1d0>
						res = FR_DENIED;
 8007926:	2307      	movs	r3, #7
 8007928:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800792c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007930:	2b00      	cmp	r3, #0
 8007932:	d126      	bne.n	8007982 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007934:	79fb      	ldrb	r3, [r7, #7]
 8007936:	f003 0308 	and.w	r3, r3, #8
 800793a:	2b00      	cmp	r3, #0
 800793c:	d003      	beq.n	8007946 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800793e:	79fb      	ldrb	r3, [r7, #7]
 8007940:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007944:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800794e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007954:	79fb      	ldrb	r3, [r7, #7]
 8007956:	2b01      	cmp	r3, #1
 8007958:	bf8c      	ite	hi
 800795a:	2301      	movhi	r3, #1
 800795c:	2300      	movls	r3, #0
 800795e:	b2db      	uxtb	r3, r3
 8007960:	461a      	mov	r2, r3
 8007962:	f107 0318 	add.w	r3, r7, #24
 8007966:	4611      	mov	r1, r2
 8007968:	4618      	mov	r0, r3
 800796a:	f7fd fd0f 	bl	800538c <inc_lock>
 800796e:	4602      	mov	r2, r0
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	691b      	ldr	r3, [r3, #16]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d102      	bne.n	8007982 <f_open+0x226>
 800797c:	2302      	movs	r3, #2
 800797e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007982:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007986:	2b00      	cmp	r3, #0
 8007988:	f040 80a3 	bne.w	8007ad2 <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007990:	4611      	mov	r1, r2
 8007992:	4618      	mov	r0, r3
 8007994:	f7fe fbb1 	bl	80060fa <ld_clust>
 8007998:	4602      	mov	r2, r0
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800799e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079a0:	331c      	adds	r3, #28
 80079a2:	4618      	mov	r0, r3
 80079a4:	f7fd fb8c 	bl	80050c0 <ld_dword>
 80079a8:	4602      	mov	r2, r0
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2200      	movs	r2, #0
 80079b2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80079b4:	697a      	ldr	r2, [r7, #20]
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	88da      	ldrh	r2, [r3, #6]
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	79fa      	ldrb	r2, [r7, #7]
 80079c6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2200      	movs	r2, #0
 80079cc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2200      	movs	r2, #0
 80079d2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2200      	movs	r2, #0
 80079d8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	3330      	adds	r3, #48	@ 0x30
 80079de:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80079e2:	2100      	movs	r1, #0
 80079e4:	4618      	mov	r0, r3
 80079e6:	f7fd fbf6 	bl	80051d6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80079ea:	79fb      	ldrb	r3, [r7, #7]
 80079ec:	f003 0320 	and.w	r3, r3, #32
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d06e      	beq.n	8007ad2 <f_open+0x376>
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	68db      	ldr	r3, [r3, #12]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d06a      	beq.n	8007ad2 <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	68da      	ldr	r2, [r3, #12]
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	895b      	ldrh	r3, [r3, #10]
 8007a08:	461a      	mov	r2, r3
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	899b      	ldrh	r3, [r3, #12]
 8007a0e:	fb02 f303 	mul.w	r3, r2, r3
 8007a12:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a20:	e016      	b.n	8007a50 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007a26:	4618      	mov	r0, r3
 8007a28:	f7fd fe9f 	bl	800576a <get_fat>
 8007a2c:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8007a2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a30:	2b01      	cmp	r3, #1
 8007a32:	d802      	bhi.n	8007a3a <f_open+0x2de>
 8007a34:	2302      	movs	r3, #2
 8007a36:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007a3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a40:	d102      	bne.n	8007a48 <f_open+0x2ec>
 8007a42:	2301      	movs	r3, #1
 8007a44:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007a48:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007a4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a4c:	1ad3      	subs	r3, r2, r3
 8007a4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a50:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d103      	bne.n	8007a60 <f_open+0x304>
 8007a58:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007a5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d8e0      	bhi.n	8007a22 <f_open+0x2c6>
				}
				fp->clust = clst;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007a64:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007a66:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d131      	bne.n	8007ad2 <f_open+0x376>
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	899b      	ldrh	r3, [r3, #12]
 8007a72:	461a      	mov	r2, r3
 8007a74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a76:	fbb3 f1f2 	udiv	r1, r3, r2
 8007a7a:	fb01 f202 	mul.w	r2, r1, r2
 8007a7e:	1a9b      	subs	r3, r3, r2
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d026      	beq.n	8007ad2 <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f7fd fe4f 	bl	800572c <clust2sect>
 8007a8e:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8007a90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d103      	bne.n	8007a9e <f_open+0x342>
						res = FR_INT_ERR;
 8007a96:	2302      	movs	r3, #2
 8007a98:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007a9c:	e019      	b.n	8007ad2 <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	899b      	ldrh	r3, [r3, #12]
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007aa6:	fbb3 f2f2 	udiv	r2, r3, r2
 8007aaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007aac:	441a      	add	r2, r3
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	7858      	ldrb	r0, [r3, #1]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6a1a      	ldr	r2, [r3, #32]
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	f7fd fa87 	bl	8004fd4 <disk_read>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d002      	beq.n	8007ad2 <f_open+0x376>
 8007acc:	2301      	movs	r3, #1
 8007ace:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007ad2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d002      	beq.n	8007ae0 <f_open+0x384>
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2200      	movs	r2, #0
 8007ade:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007ae0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3768      	adds	r7, #104	@ 0x68
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}

08007aec <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b08e      	sub	sp, #56	@ 0x38
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	60f8      	str	r0, [r7, #12]
 8007af4:	60b9      	str	r1, [r7, #8]
 8007af6:	607a      	str	r2, [r7, #4]
 8007af8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	2200      	movs	r2, #0
 8007b02:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f107 0214 	add.w	r2, r7, #20
 8007b0a:	4611      	mov	r1, r2
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f7ff fda9 	bl	8007664 <validate>
 8007b12:	4603      	mov	r3, r0
 8007b14:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007b18:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d107      	bne.n	8007b30 <f_read+0x44>
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	7d5b      	ldrb	r3, [r3, #21]
 8007b24:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8007b28:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d002      	beq.n	8007b36 <f_read+0x4a>
 8007b30:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007b34:	e135      	b.n	8007da2 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	7d1b      	ldrb	r3, [r3, #20]
 8007b3a:	f003 0301 	and.w	r3, r3, #1
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d101      	bne.n	8007b46 <f_read+0x5a>
 8007b42:	2307      	movs	r3, #7
 8007b44:	e12d      	b.n	8007da2 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	68da      	ldr	r2, [r3, #12]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	699b      	ldr	r3, [r3, #24]
 8007b4e:	1ad3      	subs	r3, r2, r3
 8007b50:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8007b52:	687a      	ldr	r2, [r7, #4]
 8007b54:	6a3b      	ldr	r3, [r7, #32]
 8007b56:	429a      	cmp	r2, r3
 8007b58:	f240 811e 	bls.w	8007d98 <f_read+0x2ac>
 8007b5c:	6a3b      	ldr	r3, [r7, #32]
 8007b5e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8007b60:	e11a      	b.n	8007d98 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	699b      	ldr	r3, [r3, #24]
 8007b66:	697a      	ldr	r2, [r7, #20]
 8007b68:	8992      	ldrh	r2, [r2, #12]
 8007b6a:	fbb3 f1f2 	udiv	r1, r3, r2
 8007b6e:	fb01 f202 	mul.w	r2, r1, r2
 8007b72:	1a9b      	subs	r3, r3, r2
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	f040 80d5 	bne.w	8007d24 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	699b      	ldr	r3, [r3, #24]
 8007b7e:	697a      	ldr	r2, [r7, #20]
 8007b80:	8992      	ldrh	r2, [r2, #12]
 8007b82:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b86:	697a      	ldr	r2, [r7, #20]
 8007b88:	8952      	ldrh	r2, [r2, #10]
 8007b8a:	3a01      	subs	r2, #1
 8007b8c:	4013      	ands	r3, r2
 8007b8e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d12f      	bne.n	8007bf6 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	699b      	ldr	r3, [r3, #24]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d103      	bne.n	8007ba6 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ba4:	e013      	b.n	8007bce <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d007      	beq.n	8007bbe <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	68f8      	ldr	r0, [r7, #12]
 8007bb6:	f7fe f8c2 	bl	8005d3e <clmt_clust>
 8007bba:	6338      	str	r0, [r7, #48]	@ 0x30
 8007bbc:	e007      	b.n	8007bce <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8007bbe:	68fa      	ldr	r2, [r7, #12]
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	69db      	ldr	r3, [r3, #28]
 8007bc4:	4619      	mov	r1, r3
 8007bc6:	4610      	mov	r0, r2
 8007bc8:	f7fd fdcf 	bl	800576a <get_fat>
 8007bcc:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8007bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d804      	bhi.n	8007bde <f_read+0xf2>
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2202      	movs	r2, #2
 8007bd8:	755a      	strb	r2, [r3, #21]
 8007bda:	2302      	movs	r3, #2
 8007bdc:	e0e1      	b.n	8007da2 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007be4:	d104      	bne.n	8007bf0 <f_read+0x104>
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2201      	movs	r2, #1
 8007bea:	755a      	strb	r2, [r3, #21]
 8007bec:	2301      	movs	r3, #1
 8007bee:	e0d8      	b.n	8007da2 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bf4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007bf6:	697a      	ldr	r2, [r7, #20]
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	69db      	ldr	r3, [r3, #28]
 8007bfc:	4619      	mov	r1, r3
 8007bfe:	4610      	mov	r0, r2
 8007c00:	f7fd fd94 	bl	800572c <clust2sect>
 8007c04:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007c06:	69bb      	ldr	r3, [r7, #24]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d104      	bne.n	8007c16 <f_read+0x12a>
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2202      	movs	r2, #2
 8007c10:	755a      	strb	r2, [r3, #21]
 8007c12:	2302      	movs	r3, #2
 8007c14:	e0c5      	b.n	8007da2 <f_read+0x2b6>
			sect += csect;
 8007c16:	69ba      	ldr	r2, [r7, #24]
 8007c18:	69fb      	ldr	r3, [r7, #28]
 8007c1a:	4413      	add	r3, r2
 8007c1c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	899b      	ldrh	r3, [r3, #12]
 8007c22:	461a      	mov	r2, r3
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d041      	beq.n	8007cb6 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007c32:	69fa      	ldr	r2, [r7, #28]
 8007c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c36:	4413      	add	r3, r2
 8007c38:	697a      	ldr	r2, [r7, #20]
 8007c3a:	8952      	ldrh	r2, [r2, #10]
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d905      	bls.n	8007c4c <f_read+0x160>
					cc = fs->csize - csect;
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	895b      	ldrh	r3, [r3, #10]
 8007c44:	461a      	mov	r2, r3
 8007c46:	69fb      	ldr	r3, [r7, #28]
 8007c48:	1ad3      	subs	r3, r2, r3
 8007c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	7858      	ldrb	r0, [r3, #1]
 8007c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c52:	69ba      	ldr	r2, [r7, #24]
 8007c54:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c56:	f7fd f9bd 	bl	8004fd4 <disk_read>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d004      	beq.n	8007c6a <f_read+0x17e>
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2201      	movs	r2, #1
 8007c64:	755a      	strb	r2, [r3, #21]
 8007c66:	2301      	movs	r3, #1
 8007c68:	e09b      	b.n	8007da2 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	7d1b      	ldrb	r3, [r3, #20]
 8007c6e:	b25b      	sxtb	r3, r3
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	da18      	bge.n	8007ca6 <f_read+0x1ba>
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	6a1a      	ldr	r2, [r3, #32]
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	1ad3      	subs	r3, r2, r3
 8007c7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d911      	bls.n	8007ca6 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	6a1a      	ldr	r2, [r3, #32]
 8007c86:	69bb      	ldr	r3, [r7, #24]
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	697a      	ldr	r2, [r7, #20]
 8007c8c:	8992      	ldrh	r2, [r2, #12]
 8007c8e:	fb02 f303 	mul.w	r3, r2, r3
 8007c92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c94:	18d0      	adds	r0, r2, r3
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	899b      	ldrh	r3, [r3, #12]
 8007ca0:	461a      	mov	r2, r3
 8007ca2:	f7fd fa77 	bl	8005194 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	899b      	ldrh	r3, [r3, #12]
 8007caa:	461a      	mov	r2, r3
 8007cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cae:	fb02 f303 	mul.w	r3, r2, r3
 8007cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8007cb4:	e05c      	b.n	8007d70 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	6a1b      	ldr	r3, [r3, #32]
 8007cba:	69ba      	ldr	r2, [r7, #24]
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d02e      	beq.n	8007d1e <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	7d1b      	ldrb	r3, [r3, #20]
 8007cc4:	b25b      	sxtb	r3, r3
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	da18      	bge.n	8007cfc <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	7858      	ldrb	r0, [r3, #1]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	6a1a      	ldr	r2, [r3, #32]
 8007cd8:	2301      	movs	r3, #1
 8007cda:	f7fd f99b 	bl	8005014 <disk_write>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d004      	beq.n	8007cee <f_read+0x202>
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	755a      	strb	r2, [r3, #21]
 8007cea:	2301      	movs	r3, #1
 8007cec:	e059      	b.n	8007da2 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	7d1b      	ldrb	r3, [r3, #20]
 8007cf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cf6:	b2da      	uxtb	r2, r3
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	7858      	ldrb	r0, [r3, #1]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007d06:	2301      	movs	r3, #1
 8007d08:	69ba      	ldr	r2, [r7, #24]
 8007d0a:	f7fd f963 	bl	8004fd4 <disk_read>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d004      	beq.n	8007d1e <f_read+0x232>
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2201      	movs	r2, #1
 8007d18:	755a      	strb	r2, [r3, #21]
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	e041      	b.n	8007da2 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	69ba      	ldr	r2, [r7, #24]
 8007d22:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	899b      	ldrh	r3, [r3, #12]
 8007d28:	4618      	mov	r0, r3
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	699b      	ldr	r3, [r3, #24]
 8007d2e:	697a      	ldr	r2, [r7, #20]
 8007d30:	8992      	ldrh	r2, [r2, #12]
 8007d32:	fbb3 f1f2 	udiv	r1, r3, r2
 8007d36:	fb01 f202 	mul.w	r2, r1, r2
 8007d3a:	1a9b      	subs	r3, r3, r2
 8007d3c:	1ac3      	subs	r3, r0, r3
 8007d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8007d40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d901      	bls.n	8007d4c <f_read+0x260>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	699b      	ldr	r3, [r3, #24]
 8007d56:	697a      	ldr	r2, [r7, #20]
 8007d58:	8992      	ldrh	r2, [r2, #12]
 8007d5a:	fbb3 f0f2 	udiv	r0, r3, r2
 8007d5e:	fb00 f202 	mul.w	r2, r0, r2
 8007d62:	1a9b      	subs	r3, r3, r2
 8007d64:	440b      	add	r3, r1
 8007d66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d68:	4619      	mov	r1, r3
 8007d6a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007d6c:	f7fd fa12 	bl	8005194 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007d70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d74:	4413      	add	r3, r2
 8007d76:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	699a      	ldr	r2, [r3, #24]
 8007d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d7e:	441a      	add	r2, r3
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	619a      	str	r2, [r3, #24]
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d8a:	441a      	add	r2, r3
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	601a      	str	r2, [r3, #0]
 8007d90:	687a      	ldr	r2, [r7, #4]
 8007d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d94:	1ad3      	subs	r3, r2, r3
 8007d96:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	f47f aee1 	bne.w	8007b62 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8007da0:	2300      	movs	r3, #0
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3738      	adds	r7, #56	@ 0x38
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}

08007daa <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007daa:	b580      	push	{r7, lr}
 8007dac:	b086      	sub	sp, #24
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f107 0208 	add.w	r2, r7, #8
 8007db8:	4611      	mov	r1, r2
 8007dba:	4618      	mov	r0, r3
 8007dbc:	f7ff fc52 	bl	8007664 <validate>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007dc4:	7dfb      	ldrb	r3, [r7, #23]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d168      	bne.n	8007e9c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	7d1b      	ldrb	r3, [r3, #20]
 8007dce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d062      	beq.n	8007e9c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	7d1b      	ldrb	r3, [r3, #20]
 8007dda:	b25b      	sxtb	r3, r3
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	da15      	bge.n	8007e0c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	7858      	ldrb	r0, [r3, #1]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6a1a      	ldr	r2, [r3, #32]
 8007dee:	2301      	movs	r3, #1
 8007df0:	f7fd f910 	bl	8005014 <disk_write>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d001      	beq.n	8007dfe <f_sync+0x54>
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e04f      	b.n	8007e9e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	7d1b      	ldrb	r3, [r3, #20]
 8007e02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e06:	b2da      	uxtb	r2, r3
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007e0c:	f7fd f842 	bl	8004e94 <get_fattime>
 8007e10:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007e12:	68ba      	ldr	r2, [r7, #8]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e18:	4619      	mov	r1, r3
 8007e1a:	4610      	mov	r0, r2
 8007e1c:	f7fd fbe8 	bl	80055f0 <move_window>
 8007e20:	4603      	mov	r3, r0
 8007e22:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007e24:	7dfb      	ldrb	r3, [r7, #23]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d138      	bne.n	8007e9c <f_sync+0xf2>
					dir = fp->dir_ptr;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e2e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	330b      	adds	r3, #11
 8007e34:	781a      	ldrb	r2, [r3, #0]
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	330b      	adds	r3, #11
 8007e3a:	f042 0220 	orr.w	r2, r2, #32
 8007e3e:	b2d2      	uxtb	r2, r2
 8007e40:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6818      	ldr	r0, [r3, #0]
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	461a      	mov	r2, r3
 8007e4c:	68f9      	ldr	r1, [r7, #12]
 8007e4e:	f7fe f973 	bl	8006138 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f103 021c 	add.w	r2, r3, #28
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	68db      	ldr	r3, [r3, #12]
 8007e5c:	4619      	mov	r1, r3
 8007e5e:	4610      	mov	r0, r2
 8007e60:	f7fd f96c 	bl	800513c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	3316      	adds	r3, #22
 8007e68:	6939      	ldr	r1, [r7, #16]
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7fd f966 	bl	800513c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	3312      	adds	r3, #18
 8007e74:	2100      	movs	r1, #0
 8007e76:	4618      	mov	r0, r3
 8007e78:	f7fd f945 	bl	8005106 <st_word>
					fs->wflag = 1;
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	4618      	mov	r0, r3
 8007e86:	f7fd fbe1 	bl	800564c <sync_fs>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	7d1b      	ldrb	r3, [r3, #20]
 8007e92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e96:	b2da      	uxtb	r2, r3
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007e9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3718      	adds	r7, #24
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}

08007ea6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8007ea6:	b580      	push	{r7, lr}
 8007ea8:	b084      	sub	sp, #16
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f7ff ff7b 	bl	8007daa <f_sync>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007eb8:	7bfb      	ldrb	r3, [r7, #15]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d118      	bne.n	8007ef0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f107 0208 	add.w	r2, r7, #8
 8007ec4:	4611      	mov	r1, r2
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f7ff fbcc 	bl	8007664 <validate>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007ed0:	7bfb      	ldrb	r3, [r7, #15]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d10c      	bne.n	8007ef0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	691b      	ldr	r3, [r3, #16]
 8007eda:	4618      	mov	r0, r3
 8007edc:	f7fd fae4 	bl	80054a8 <dec_lock>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007ee4:	7bfb      	ldrb	r3, [r7, #15]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d102      	bne.n	8007ef0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2200      	movs	r2, #0
 8007eee:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3710      	adds	r7, #16
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8007efa:	b580      	push	{r7, lr}
 8007efc:	b086      	sub	sp, #24
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
 8007f02:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d101      	bne.n	8007f0e <f_opendir+0x14>
 8007f0a:	2309      	movs	r3, #9
 8007f0c:	e064      	b.n	8007fd8 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8007f12:	f107 010c 	add.w	r1, r7, #12
 8007f16:	463b      	mov	r3, r7
 8007f18:	2200      	movs	r2, #0
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f7ff f91c 	bl	8007158 <find_volume>
 8007f20:	4603      	mov	r3, r0
 8007f22:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007f24:	7dfb      	ldrb	r3, [r7, #23]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d14f      	bne.n	8007fca <f_opendir+0xd0>
		obj->fs = fs;
 8007f2a:	68fa      	ldr	r2, [r7, #12]
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	4619      	mov	r1, r3
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f7fe ffff 	bl	8006f38 <follow_path>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8007f3e:	7dfb      	ldrb	r3, [r7, #23]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d13d      	bne.n	8007fc0 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007f4a:	b25b      	sxtb	r3, r3
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	db12      	blt.n	8007f76 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	799b      	ldrb	r3, [r3, #6]
 8007f54:	f003 0310 	and.w	r3, r3, #16
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d00a      	beq.n	8007f72 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8007f5c:	68fa      	ldr	r2, [r7, #12]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6a1b      	ldr	r3, [r3, #32]
 8007f62:	4619      	mov	r1, r3
 8007f64:	4610      	mov	r0, r2
 8007f66:	f7fe f8c8 	bl	80060fa <ld_clust>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	609a      	str	r2, [r3, #8]
 8007f70:	e001      	b.n	8007f76 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8007f72:	2305      	movs	r3, #5
 8007f74:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8007f76:	7dfb      	ldrb	r3, [r7, #23]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d121      	bne.n	8007fc0 <f_opendir+0xc6>
				obj->id = fs->id;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	88da      	ldrh	r2, [r3, #6]
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8007f84:	2100      	movs	r1, #0
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f7fd ff11 	bl	8005dae <dir_sdi>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8007f90:	7dfb      	ldrb	r3, [r7, #23]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d114      	bne.n	8007fc0 <f_opendir+0xc6>
					if (obj->sclust) {
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d00d      	beq.n	8007fba <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8007f9e:	2100      	movs	r1, #0
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f7fd f9f3 	bl	800538c <inc_lock>
 8007fa6:	4602      	mov	r2, r0
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	691b      	ldr	r3, [r3, #16]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d105      	bne.n	8007fc0 <f_opendir+0xc6>
 8007fb4:	2312      	movs	r3, #18
 8007fb6:	75fb      	strb	r3, [r7, #23]
 8007fb8:	e002      	b.n	8007fc0 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8007fc0:	7dfb      	ldrb	r3, [r7, #23]
 8007fc2:	2b04      	cmp	r3, #4
 8007fc4:	d101      	bne.n	8007fca <f_opendir+0xd0>
 8007fc6:	2305      	movs	r3, #5
 8007fc8:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8007fca:	7dfb      	ldrb	r3, [r7, #23]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d002      	beq.n	8007fd6 <f_opendir+0xdc>
 8007fd0:	693b      	ldr	r3, [r7, #16]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007fd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3718      	adds	r7, #24
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b084      	sub	sp, #16
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f107 0208 	add.w	r2, r7, #8
 8007fee:	4611      	mov	r1, r2
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f7ff fb37 	bl	8007664 <validate>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007ffa:	7bfb      	ldrb	r3, [r7, #15]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d110      	bne.n	8008022 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	691b      	ldr	r3, [r3, #16]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d006      	beq.n	8008016 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	691b      	ldr	r3, [r3, #16]
 800800c:	4618      	mov	r0, r3
 800800e:	f7fd fa4b 	bl	80054a8 <dec_lock>
 8008012:	4603      	mov	r3, r0
 8008014:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8008016:	7bfb      	ldrb	r3, [r7, #15]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d102      	bne.n	8008022 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2200      	movs	r2, #0
 8008020:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8008022:	7bfb      	ldrb	r3, [r7, #15]
}
 8008024:	4618      	mov	r0, r3
 8008026:	3710      	adds	r7, #16
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}

0800802c <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b084      	sub	sp, #16
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
 8008034:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f107 0208 	add.w	r2, r7, #8
 800803c:	4611      	mov	r1, r2
 800803e:	4618      	mov	r0, r3
 8008040:	f7ff fb10 	bl	8007664 <validate>
 8008044:	4603      	mov	r3, r0
 8008046:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008048:	7bfb      	ldrb	r3, [r7, #15]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d126      	bne.n	800809c <f_readdir+0x70>
		if (!fno) {
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d106      	bne.n	8008062 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8008054:	2100      	movs	r1, #0
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f7fd fea9 	bl	8005dae <dir_sdi>
 800805c:	4603      	mov	r3, r0
 800805e:	73fb      	strb	r3, [r7, #15]
 8008060:	e01c      	b.n	800809c <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8008062:	2100      	movs	r1, #0
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f7fe fa72 	bl	800654e <dir_read>
 800806a:	4603      	mov	r3, r0
 800806c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800806e:	7bfb      	ldrb	r3, [r7, #15]
 8008070:	2b04      	cmp	r3, #4
 8008072:	d101      	bne.n	8008078 <f_readdir+0x4c>
 8008074:	2300      	movs	r3, #0
 8008076:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8008078:	7bfb      	ldrb	r3, [r7, #15]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d10e      	bne.n	800809c <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800807e:	6839      	ldr	r1, [r7, #0]
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f7fe fcc3 	bl	8006a0c <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8008086:	2100      	movs	r1, #0
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f7fd ff19 	bl	8005ec0 <dir_next>
 800808e:	4603      	mov	r3, r0
 8008090:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8008092:	7bfb      	ldrb	r3, [r7, #15]
 8008094:	2b04      	cmp	r3, #4
 8008096:	d101      	bne.n	800809c <f_readdir+0x70>
 8008098:	2300      	movs	r3, #0
 800809a:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800809c:	7bfb      	ldrb	r3, [r7, #15]
}
 800809e:	4618      	mov	r0, r3
 80080a0:	3710      	adds	r7, #16
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}

080080a6 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80080a6:	b580      	push	{r7, lr}
 80080a8:	b088      	sub	sp, #32
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	60f8      	str	r0, [r7, #12]
 80080ae:	60b9      	str	r1, [r7, #8]
 80080b0:	607a      	str	r2, [r7, #4]
	int n = 0;
 80080b2:	2300      	movs	r3, #0
 80080b4:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80080ba:	e01c      	b.n	80080f6 <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80080bc:	f107 0310 	add.w	r3, r7, #16
 80080c0:	f107 0114 	add.w	r1, r7, #20
 80080c4:	2201      	movs	r2, #1
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f7ff fd10 	bl	8007aec <f_read>
		if (rc != 1) break;
 80080cc:	693b      	ldr	r3, [r7, #16]
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d117      	bne.n	8008102 <f_gets+0x5c>
		c = s[0];
 80080d2:	7d3b      	ldrb	r3, [r7, #20]
 80080d4:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 80080d6:	7dfb      	ldrb	r3, [r7, #23]
 80080d8:	2b0d      	cmp	r3, #13
 80080da:	d00b      	beq.n	80080f4 <f_gets+0x4e>
		*p++ = c;
 80080dc:	69bb      	ldr	r3, [r7, #24]
 80080de:	1c5a      	adds	r2, r3, #1
 80080e0:	61ba      	str	r2, [r7, #24]
 80080e2:	7dfa      	ldrb	r2, [r7, #23]
 80080e4:	701a      	strb	r2, [r3, #0]
		n++;
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	3301      	adds	r3, #1
 80080ea:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 80080ec:	7dfb      	ldrb	r3, [r7, #23]
 80080ee:	2b0a      	cmp	r3, #10
 80080f0:	d009      	beq.n	8008106 <f_gets+0x60>
 80080f2:	e000      	b.n	80080f6 <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 80080f4:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	3b01      	subs	r3, #1
 80080fa:	69fa      	ldr	r2, [r7, #28]
 80080fc:	429a      	cmp	r2, r3
 80080fe:	dbdd      	blt.n	80080bc <f_gets+0x16>
 8008100:	e002      	b.n	8008108 <f_gets+0x62>
		if (rc != 1) break;
 8008102:	bf00      	nop
 8008104:	e000      	b.n	8008108 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 8008106:	bf00      	nop
	}
	*p = 0;
 8008108:	69bb      	ldr	r3, [r7, #24]
 800810a:	2200      	movs	r2, #0
 800810c:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800810e:	69fb      	ldr	r3, [r7, #28]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d001      	beq.n	8008118 <f_gets+0x72>
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	e000      	b.n	800811a <f_gets+0x74>
 8008118:	2300      	movs	r3, #0
}
 800811a:	4618      	mov	r0, r3
 800811c:	3720      	adds	r7, #32
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}
	...

08008124 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008124:	b480      	push	{r7}
 8008126:	b087      	sub	sp, #28
 8008128:	af00      	add	r7, sp, #0
 800812a:	60f8      	str	r0, [r7, #12]
 800812c:	60b9      	str	r1, [r7, #8]
 800812e:	4613      	mov	r3, r2
 8008130:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008132:	2301      	movs	r3, #1
 8008134:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008136:	2300      	movs	r3, #0
 8008138:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800813a:	4b1f      	ldr	r3, [pc, #124]	@ (80081b8 <FATFS_LinkDriverEx+0x94>)
 800813c:	7a5b      	ldrb	r3, [r3, #9]
 800813e:	b2db      	uxtb	r3, r3
 8008140:	2b00      	cmp	r3, #0
 8008142:	d131      	bne.n	80081a8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008144:	4b1c      	ldr	r3, [pc, #112]	@ (80081b8 <FATFS_LinkDriverEx+0x94>)
 8008146:	7a5b      	ldrb	r3, [r3, #9]
 8008148:	b2db      	uxtb	r3, r3
 800814a:	461a      	mov	r2, r3
 800814c:	4b1a      	ldr	r3, [pc, #104]	@ (80081b8 <FATFS_LinkDriverEx+0x94>)
 800814e:	2100      	movs	r1, #0
 8008150:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008152:	4b19      	ldr	r3, [pc, #100]	@ (80081b8 <FATFS_LinkDriverEx+0x94>)
 8008154:	7a5b      	ldrb	r3, [r3, #9]
 8008156:	b2db      	uxtb	r3, r3
 8008158:	4a17      	ldr	r2, [pc, #92]	@ (80081b8 <FATFS_LinkDriverEx+0x94>)
 800815a:	009b      	lsls	r3, r3, #2
 800815c:	4413      	add	r3, r2
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008162:	4b15      	ldr	r3, [pc, #84]	@ (80081b8 <FATFS_LinkDriverEx+0x94>)
 8008164:	7a5b      	ldrb	r3, [r3, #9]
 8008166:	b2db      	uxtb	r3, r3
 8008168:	461a      	mov	r2, r3
 800816a:	4b13      	ldr	r3, [pc, #76]	@ (80081b8 <FATFS_LinkDriverEx+0x94>)
 800816c:	4413      	add	r3, r2
 800816e:	79fa      	ldrb	r2, [r7, #7]
 8008170:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008172:	4b11      	ldr	r3, [pc, #68]	@ (80081b8 <FATFS_LinkDriverEx+0x94>)
 8008174:	7a5b      	ldrb	r3, [r3, #9]
 8008176:	b2db      	uxtb	r3, r3
 8008178:	1c5a      	adds	r2, r3, #1
 800817a:	b2d1      	uxtb	r1, r2
 800817c:	4a0e      	ldr	r2, [pc, #56]	@ (80081b8 <FATFS_LinkDriverEx+0x94>)
 800817e:	7251      	strb	r1, [r2, #9]
 8008180:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008182:	7dbb      	ldrb	r3, [r7, #22]
 8008184:	3330      	adds	r3, #48	@ 0x30
 8008186:	b2da      	uxtb	r2, r3
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	3301      	adds	r3, #1
 8008190:	223a      	movs	r2, #58	@ 0x3a
 8008192:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	3302      	adds	r3, #2
 8008198:	222f      	movs	r2, #47	@ 0x2f
 800819a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	3303      	adds	r3, #3
 80081a0:	2200      	movs	r2, #0
 80081a2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80081a4:	2300      	movs	r3, #0
 80081a6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80081a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	371c      	adds	r7, #28
 80081ae:	46bd      	mov	sp, r7
 80081b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b4:	4770      	bx	lr
 80081b6:	bf00      	nop
 80081b8:	200027c0 	.word	0x200027c0

080081bc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b082      	sub	sp, #8
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80081c6:	2200      	movs	r2, #0
 80081c8:	6839      	ldr	r1, [r7, #0]
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f7ff ffaa 	bl	8008124 <FATFS_LinkDriverEx>
 80081d0:	4603      	mov	r3, r0
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3708      	adds	r7, #8
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
	...

080081dc <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	4603      	mov	r3, r0
 80081e4:	6039      	str	r1, [r7, #0]
 80081e6:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80081e8:	88fb      	ldrh	r3, [r7, #6]
 80081ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80081ec:	d802      	bhi.n	80081f4 <ff_convert+0x18>
		c = chr;
 80081ee:	88fb      	ldrh	r3, [r7, #6]
 80081f0:	81fb      	strh	r3, [r7, #14]
 80081f2:	e025      	b.n	8008240 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d00b      	beq.n	8008212 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80081fa:	88fb      	ldrh	r3, [r7, #6]
 80081fc:	2bff      	cmp	r3, #255	@ 0xff
 80081fe:	d805      	bhi.n	800820c <ff_convert+0x30>
 8008200:	88fb      	ldrh	r3, [r7, #6]
 8008202:	3b80      	subs	r3, #128	@ 0x80
 8008204:	4a12      	ldr	r2, [pc, #72]	@ (8008250 <ff_convert+0x74>)
 8008206:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800820a:	e000      	b.n	800820e <ff_convert+0x32>
 800820c:	2300      	movs	r3, #0
 800820e:	81fb      	strh	r3, [r7, #14]
 8008210:	e016      	b.n	8008240 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8008212:	2300      	movs	r3, #0
 8008214:	81fb      	strh	r3, [r7, #14]
 8008216:	e009      	b.n	800822c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8008218:	89fb      	ldrh	r3, [r7, #14]
 800821a:	4a0d      	ldr	r2, [pc, #52]	@ (8008250 <ff_convert+0x74>)
 800821c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008220:	88fa      	ldrh	r2, [r7, #6]
 8008222:	429a      	cmp	r2, r3
 8008224:	d006      	beq.n	8008234 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8008226:	89fb      	ldrh	r3, [r7, #14]
 8008228:	3301      	adds	r3, #1
 800822a:	81fb      	strh	r3, [r7, #14]
 800822c:	89fb      	ldrh	r3, [r7, #14]
 800822e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008230:	d9f2      	bls.n	8008218 <ff_convert+0x3c>
 8008232:	e000      	b.n	8008236 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8008234:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8008236:	89fb      	ldrh	r3, [r7, #14]
 8008238:	3380      	adds	r3, #128	@ 0x80
 800823a:	b29b      	uxth	r3, r3
 800823c:	b2db      	uxtb	r3, r3
 800823e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8008240:	89fb      	ldrh	r3, [r7, #14]
}
 8008242:	4618      	mov	r0, r3
 8008244:	3714      	adds	r7, #20
 8008246:	46bd      	mov	sp, r7
 8008248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824c:	4770      	bx	lr
 800824e:	bf00      	nop
 8008250:	08008e8c 	.word	0x08008e8c

08008254 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8008254:	b480      	push	{r7}
 8008256:	b087      	sub	sp, #28
 8008258:	af00      	add	r7, sp, #0
 800825a:	4603      	mov	r3, r0
 800825c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800825e:	88fb      	ldrh	r3, [r7, #6]
 8008260:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008264:	d201      	bcs.n	800826a <ff_wtoupper+0x16>
 8008266:	4b3e      	ldr	r3, [pc, #248]	@ (8008360 <ff_wtoupper+0x10c>)
 8008268:	e000      	b.n	800826c <ff_wtoupper+0x18>
 800826a:	4b3e      	ldr	r3, [pc, #248]	@ (8008364 <ff_wtoupper+0x110>)
 800826c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	1c9a      	adds	r2, r3, #2
 8008272:	617a      	str	r2, [r7, #20]
 8008274:	881b      	ldrh	r3, [r3, #0]
 8008276:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8008278:	8a7b      	ldrh	r3, [r7, #18]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d068      	beq.n	8008350 <ff_wtoupper+0xfc>
 800827e:	88fa      	ldrh	r2, [r7, #6]
 8008280:	8a7b      	ldrh	r3, [r7, #18]
 8008282:	429a      	cmp	r2, r3
 8008284:	d364      	bcc.n	8008350 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	1c9a      	adds	r2, r3, #2
 800828a:	617a      	str	r2, [r7, #20]
 800828c:	881b      	ldrh	r3, [r3, #0]
 800828e:	823b      	strh	r3, [r7, #16]
 8008290:	8a3b      	ldrh	r3, [r7, #16]
 8008292:	0a1b      	lsrs	r3, r3, #8
 8008294:	81fb      	strh	r3, [r7, #14]
 8008296:	8a3b      	ldrh	r3, [r7, #16]
 8008298:	b2db      	uxtb	r3, r3
 800829a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800829c:	88fa      	ldrh	r2, [r7, #6]
 800829e:	8a79      	ldrh	r1, [r7, #18]
 80082a0:	8a3b      	ldrh	r3, [r7, #16]
 80082a2:	440b      	add	r3, r1
 80082a4:	429a      	cmp	r2, r3
 80082a6:	da49      	bge.n	800833c <ff_wtoupper+0xe8>
			switch (cmd) {
 80082a8:	89fb      	ldrh	r3, [r7, #14]
 80082aa:	2b08      	cmp	r3, #8
 80082ac:	d84f      	bhi.n	800834e <ff_wtoupper+0xfa>
 80082ae:	a201      	add	r2, pc, #4	@ (adr r2, 80082b4 <ff_wtoupper+0x60>)
 80082b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082b4:	080082d9 	.word	0x080082d9
 80082b8:	080082eb 	.word	0x080082eb
 80082bc:	08008301 	.word	0x08008301
 80082c0:	08008309 	.word	0x08008309
 80082c4:	08008311 	.word	0x08008311
 80082c8:	08008319 	.word	0x08008319
 80082cc:	08008321 	.word	0x08008321
 80082d0:	08008329 	.word	0x08008329
 80082d4:	08008331 	.word	0x08008331
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 80082d8:	88fa      	ldrh	r2, [r7, #6]
 80082da:	8a7b      	ldrh	r3, [r7, #18]
 80082dc:	1ad3      	subs	r3, r2, r3
 80082de:	005b      	lsls	r3, r3, #1
 80082e0:	697a      	ldr	r2, [r7, #20]
 80082e2:	4413      	add	r3, r2
 80082e4:	881b      	ldrh	r3, [r3, #0]
 80082e6:	80fb      	strh	r3, [r7, #6]
 80082e8:	e027      	b.n	800833a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80082ea:	88fa      	ldrh	r2, [r7, #6]
 80082ec:	8a7b      	ldrh	r3, [r7, #18]
 80082ee:	1ad3      	subs	r3, r2, r3
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	f003 0301 	and.w	r3, r3, #1
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	88fa      	ldrh	r2, [r7, #6]
 80082fa:	1ad3      	subs	r3, r2, r3
 80082fc:	80fb      	strh	r3, [r7, #6]
 80082fe:	e01c      	b.n	800833a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8008300:	88fb      	ldrh	r3, [r7, #6]
 8008302:	3b10      	subs	r3, #16
 8008304:	80fb      	strh	r3, [r7, #6]
 8008306:	e018      	b.n	800833a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8008308:	88fb      	ldrh	r3, [r7, #6]
 800830a:	3b20      	subs	r3, #32
 800830c:	80fb      	strh	r3, [r7, #6]
 800830e:	e014      	b.n	800833a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8008310:	88fb      	ldrh	r3, [r7, #6]
 8008312:	3b30      	subs	r3, #48	@ 0x30
 8008314:	80fb      	strh	r3, [r7, #6]
 8008316:	e010      	b.n	800833a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8008318:	88fb      	ldrh	r3, [r7, #6]
 800831a:	3b1a      	subs	r3, #26
 800831c:	80fb      	strh	r3, [r7, #6]
 800831e:	e00c      	b.n	800833a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8008320:	88fb      	ldrh	r3, [r7, #6]
 8008322:	3308      	adds	r3, #8
 8008324:	80fb      	strh	r3, [r7, #6]
 8008326:	e008      	b.n	800833a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8008328:	88fb      	ldrh	r3, [r7, #6]
 800832a:	3b50      	subs	r3, #80	@ 0x50
 800832c:	80fb      	strh	r3, [r7, #6]
 800832e:	e004      	b.n	800833a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8008330:	88fb      	ldrh	r3, [r7, #6]
 8008332:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8008336:	80fb      	strh	r3, [r7, #6]
 8008338:	bf00      	nop
			}
			break;
 800833a:	e008      	b.n	800834e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800833c:	89fb      	ldrh	r3, [r7, #14]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d195      	bne.n	800826e <ff_wtoupper+0x1a>
 8008342:	8a3b      	ldrh	r3, [r7, #16]
 8008344:	005b      	lsls	r3, r3, #1
 8008346:	697a      	ldr	r2, [r7, #20]
 8008348:	4413      	add	r3, r2
 800834a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800834c:	e78f      	b.n	800826e <ff_wtoupper+0x1a>
			break;
 800834e:	bf00      	nop
	}

	return chr;
 8008350:	88fb      	ldrh	r3, [r7, #6]
}
 8008352:	4618      	mov	r0, r3
 8008354:	371c      	adds	r7, #28
 8008356:	46bd      	mov	sp, r7
 8008358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop
 8008360:	08008f8c 	.word	0x08008f8c
 8008364:	08009180 	.word	0x08009180

08008368 <sniprintf>:
 8008368:	b40c      	push	{r2, r3}
 800836a:	b530      	push	{r4, r5, lr}
 800836c:	4b17      	ldr	r3, [pc, #92]	@ (80083cc <sniprintf+0x64>)
 800836e:	1e0c      	subs	r4, r1, #0
 8008370:	681d      	ldr	r5, [r3, #0]
 8008372:	b09d      	sub	sp, #116	@ 0x74
 8008374:	da08      	bge.n	8008388 <sniprintf+0x20>
 8008376:	238b      	movs	r3, #139	@ 0x8b
 8008378:	602b      	str	r3, [r5, #0]
 800837a:	f04f 30ff 	mov.w	r0, #4294967295
 800837e:	b01d      	add	sp, #116	@ 0x74
 8008380:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008384:	b002      	add	sp, #8
 8008386:	4770      	bx	lr
 8008388:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800838c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008390:	bf14      	ite	ne
 8008392:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008396:	4623      	moveq	r3, r4
 8008398:	9304      	str	r3, [sp, #16]
 800839a:	9307      	str	r3, [sp, #28]
 800839c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80083a0:	9002      	str	r0, [sp, #8]
 80083a2:	9006      	str	r0, [sp, #24]
 80083a4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80083a8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80083aa:	ab21      	add	r3, sp, #132	@ 0x84
 80083ac:	a902      	add	r1, sp, #8
 80083ae:	4628      	mov	r0, r5
 80083b0:	9301      	str	r3, [sp, #4]
 80083b2:	f000 f9b3 	bl	800871c <_svfiprintf_r>
 80083b6:	1c43      	adds	r3, r0, #1
 80083b8:	bfbc      	itt	lt
 80083ba:	238b      	movlt	r3, #139	@ 0x8b
 80083bc:	602b      	strlt	r3, [r5, #0]
 80083be:	2c00      	cmp	r4, #0
 80083c0:	d0dd      	beq.n	800837e <sniprintf+0x16>
 80083c2:	9b02      	ldr	r3, [sp, #8]
 80083c4:	2200      	movs	r2, #0
 80083c6:	701a      	strb	r2, [r3, #0]
 80083c8:	e7d9      	b.n	800837e <sniprintf+0x16>
 80083ca:	bf00      	nop
 80083cc:	20000028 	.word	0x20000028

080083d0 <memset>:
 80083d0:	4402      	add	r2, r0
 80083d2:	4603      	mov	r3, r0
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d100      	bne.n	80083da <memset+0xa>
 80083d8:	4770      	bx	lr
 80083da:	f803 1b01 	strb.w	r1, [r3], #1
 80083de:	e7f9      	b.n	80083d4 <memset+0x4>

080083e0 <strstr>:
 80083e0:	780a      	ldrb	r2, [r1, #0]
 80083e2:	b570      	push	{r4, r5, r6, lr}
 80083e4:	b96a      	cbnz	r2, 8008402 <strstr+0x22>
 80083e6:	bd70      	pop	{r4, r5, r6, pc}
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d109      	bne.n	8008400 <strstr+0x20>
 80083ec:	460c      	mov	r4, r1
 80083ee:	4605      	mov	r5, r0
 80083f0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d0f6      	beq.n	80083e6 <strstr+0x6>
 80083f8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80083fc:	429e      	cmp	r6, r3
 80083fe:	d0f7      	beq.n	80083f0 <strstr+0x10>
 8008400:	3001      	adds	r0, #1
 8008402:	7803      	ldrb	r3, [r0, #0]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d1ef      	bne.n	80083e8 <strstr+0x8>
 8008408:	4618      	mov	r0, r3
 800840a:	e7ec      	b.n	80083e6 <strstr+0x6>

0800840c <__errno>:
 800840c:	4b01      	ldr	r3, [pc, #4]	@ (8008414 <__errno+0x8>)
 800840e:	6818      	ldr	r0, [r3, #0]
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	20000028 	.word	0x20000028

08008418 <__libc_init_array>:
 8008418:	b570      	push	{r4, r5, r6, lr}
 800841a:	4d0d      	ldr	r5, [pc, #52]	@ (8008450 <__libc_init_array+0x38>)
 800841c:	4c0d      	ldr	r4, [pc, #52]	@ (8008454 <__libc_init_array+0x3c>)
 800841e:	1b64      	subs	r4, r4, r5
 8008420:	10a4      	asrs	r4, r4, #2
 8008422:	2600      	movs	r6, #0
 8008424:	42a6      	cmp	r6, r4
 8008426:	d109      	bne.n	800843c <__libc_init_array+0x24>
 8008428:	4d0b      	ldr	r5, [pc, #44]	@ (8008458 <__libc_init_array+0x40>)
 800842a:	4c0c      	ldr	r4, [pc, #48]	@ (800845c <__libc_init_array+0x44>)
 800842c:	f000 fc6e 	bl	8008d0c <_init>
 8008430:	1b64      	subs	r4, r4, r5
 8008432:	10a4      	asrs	r4, r4, #2
 8008434:	2600      	movs	r6, #0
 8008436:	42a6      	cmp	r6, r4
 8008438:	d105      	bne.n	8008446 <__libc_init_array+0x2e>
 800843a:	bd70      	pop	{r4, r5, r6, pc}
 800843c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008440:	4798      	blx	r3
 8008442:	3601      	adds	r6, #1
 8008444:	e7ee      	b.n	8008424 <__libc_init_array+0xc>
 8008446:	f855 3b04 	ldr.w	r3, [r5], #4
 800844a:	4798      	blx	r3
 800844c:	3601      	adds	r6, #1
 800844e:	e7f2      	b.n	8008436 <__libc_init_array+0x1e>
 8008450:	08009278 	.word	0x08009278
 8008454:	08009278 	.word	0x08009278
 8008458:	08009278 	.word	0x08009278
 800845c:	0800927c 	.word	0x0800927c

08008460 <__retarget_lock_acquire_recursive>:
 8008460:	4770      	bx	lr

08008462 <__retarget_lock_release_recursive>:
 8008462:	4770      	bx	lr

08008464 <strcpy>:
 8008464:	4603      	mov	r3, r0
 8008466:	f811 2b01 	ldrb.w	r2, [r1], #1
 800846a:	f803 2b01 	strb.w	r2, [r3], #1
 800846e:	2a00      	cmp	r2, #0
 8008470:	d1f9      	bne.n	8008466 <strcpy+0x2>
 8008472:	4770      	bx	lr

08008474 <_free_r>:
 8008474:	b538      	push	{r3, r4, r5, lr}
 8008476:	4605      	mov	r5, r0
 8008478:	2900      	cmp	r1, #0
 800847a:	d041      	beq.n	8008500 <_free_r+0x8c>
 800847c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008480:	1f0c      	subs	r4, r1, #4
 8008482:	2b00      	cmp	r3, #0
 8008484:	bfb8      	it	lt
 8008486:	18e4      	addlt	r4, r4, r3
 8008488:	f000 f8e0 	bl	800864c <__malloc_lock>
 800848c:	4a1d      	ldr	r2, [pc, #116]	@ (8008504 <_free_r+0x90>)
 800848e:	6813      	ldr	r3, [r2, #0]
 8008490:	b933      	cbnz	r3, 80084a0 <_free_r+0x2c>
 8008492:	6063      	str	r3, [r4, #4]
 8008494:	6014      	str	r4, [r2, #0]
 8008496:	4628      	mov	r0, r5
 8008498:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800849c:	f000 b8dc 	b.w	8008658 <__malloc_unlock>
 80084a0:	42a3      	cmp	r3, r4
 80084a2:	d908      	bls.n	80084b6 <_free_r+0x42>
 80084a4:	6820      	ldr	r0, [r4, #0]
 80084a6:	1821      	adds	r1, r4, r0
 80084a8:	428b      	cmp	r3, r1
 80084aa:	bf01      	itttt	eq
 80084ac:	6819      	ldreq	r1, [r3, #0]
 80084ae:	685b      	ldreq	r3, [r3, #4]
 80084b0:	1809      	addeq	r1, r1, r0
 80084b2:	6021      	streq	r1, [r4, #0]
 80084b4:	e7ed      	b.n	8008492 <_free_r+0x1e>
 80084b6:	461a      	mov	r2, r3
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	b10b      	cbz	r3, 80084c0 <_free_r+0x4c>
 80084bc:	42a3      	cmp	r3, r4
 80084be:	d9fa      	bls.n	80084b6 <_free_r+0x42>
 80084c0:	6811      	ldr	r1, [r2, #0]
 80084c2:	1850      	adds	r0, r2, r1
 80084c4:	42a0      	cmp	r0, r4
 80084c6:	d10b      	bne.n	80084e0 <_free_r+0x6c>
 80084c8:	6820      	ldr	r0, [r4, #0]
 80084ca:	4401      	add	r1, r0
 80084cc:	1850      	adds	r0, r2, r1
 80084ce:	4283      	cmp	r3, r0
 80084d0:	6011      	str	r1, [r2, #0]
 80084d2:	d1e0      	bne.n	8008496 <_free_r+0x22>
 80084d4:	6818      	ldr	r0, [r3, #0]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	6053      	str	r3, [r2, #4]
 80084da:	4408      	add	r0, r1
 80084dc:	6010      	str	r0, [r2, #0]
 80084de:	e7da      	b.n	8008496 <_free_r+0x22>
 80084e0:	d902      	bls.n	80084e8 <_free_r+0x74>
 80084e2:	230c      	movs	r3, #12
 80084e4:	602b      	str	r3, [r5, #0]
 80084e6:	e7d6      	b.n	8008496 <_free_r+0x22>
 80084e8:	6820      	ldr	r0, [r4, #0]
 80084ea:	1821      	adds	r1, r4, r0
 80084ec:	428b      	cmp	r3, r1
 80084ee:	bf04      	itt	eq
 80084f0:	6819      	ldreq	r1, [r3, #0]
 80084f2:	685b      	ldreq	r3, [r3, #4]
 80084f4:	6063      	str	r3, [r4, #4]
 80084f6:	bf04      	itt	eq
 80084f8:	1809      	addeq	r1, r1, r0
 80084fa:	6021      	streq	r1, [r4, #0]
 80084fc:	6054      	str	r4, [r2, #4]
 80084fe:	e7ca      	b.n	8008496 <_free_r+0x22>
 8008500:	bd38      	pop	{r3, r4, r5, pc}
 8008502:	bf00      	nop
 8008504:	20002910 	.word	0x20002910

08008508 <sbrk_aligned>:
 8008508:	b570      	push	{r4, r5, r6, lr}
 800850a:	4e0f      	ldr	r6, [pc, #60]	@ (8008548 <sbrk_aligned+0x40>)
 800850c:	460c      	mov	r4, r1
 800850e:	6831      	ldr	r1, [r6, #0]
 8008510:	4605      	mov	r5, r0
 8008512:	b911      	cbnz	r1, 800851a <sbrk_aligned+0x12>
 8008514:	f000 fba6 	bl	8008c64 <_sbrk_r>
 8008518:	6030      	str	r0, [r6, #0]
 800851a:	4621      	mov	r1, r4
 800851c:	4628      	mov	r0, r5
 800851e:	f000 fba1 	bl	8008c64 <_sbrk_r>
 8008522:	1c43      	adds	r3, r0, #1
 8008524:	d103      	bne.n	800852e <sbrk_aligned+0x26>
 8008526:	f04f 34ff 	mov.w	r4, #4294967295
 800852a:	4620      	mov	r0, r4
 800852c:	bd70      	pop	{r4, r5, r6, pc}
 800852e:	1cc4      	adds	r4, r0, #3
 8008530:	f024 0403 	bic.w	r4, r4, #3
 8008534:	42a0      	cmp	r0, r4
 8008536:	d0f8      	beq.n	800852a <sbrk_aligned+0x22>
 8008538:	1a21      	subs	r1, r4, r0
 800853a:	4628      	mov	r0, r5
 800853c:	f000 fb92 	bl	8008c64 <_sbrk_r>
 8008540:	3001      	adds	r0, #1
 8008542:	d1f2      	bne.n	800852a <sbrk_aligned+0x22>
 8008544:	e7ef      	b.n	8008526 <sbrk_aligned+0x1e>
 8008546:	bf00      	nop
 8008548:	2000290c 	.word	0x2000290c

0800854c <_malloc_r>:
 800854c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008550:	1ccd      	adds	r5, r1, #3
 8008552:	f025 0503 	bic.w	r5, r5, #3
 8008556:	3508      	adds	r5, #8
 8008558:	2d0c      	cmp	r5, #12
 800855a:	bf38      	it	cc
 800855c:	250c      	movcc	r5, #12
 800855e:	2d00      	cmp	r5, #0
 8008560:	4606      	mov	r6, r0
 8008562:	db01      	blt.n	8008568 <_malloc_r+0x1c>
 8008564:	42a9      	cmp	r1, r5
 8008566:	d904      	bls.n	8008572 <_malloc_r+0x26>
 8008568:	230c      	movs	r3, #12
 800856a:	6033      	str	r3, [r6, #0]
 800856c:	2000      	movs	r0, #0
 800856e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008572:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008648 <_malloc_r+0xfc>
 8008576:	f000 f869 	bl	800864c <__malloc_lock>
 800857a:	f8d8 3000 	ldr.w	r3, [r8]
 800857e:	461c      	mov	r4, r3
 8008580:	bb44      	cbnz	r4, 80085d4 <_malloc_r+0x88>
 8008582:	4629      	mov	r1, r5
 8008584:	4630      	mov	r0, r6
 8008586:	f7ff ffbf 	bl	8008508 <sbrk_aligned>
 800858a:	1c43      	adds	r3, r0, #1
 800858c:	4604      	mov	r4, r0
 800858e:	d158      	bne.n	8008642 <_malloc_r+0xf6>
 8008590:	f8d8 4000 	ldr.w	r4, [r8]
 8008594:	4627      	mov	r7, r4
 8008596:	2f00      	cmp	r7, #0
 8008598:	d143      	bne.n	8008622 <_malloc_r+0xd6>
 800859a:	2c00      	cmp	r4, #0
 800859c:	d04b      	beq.n	8008636 <_malloc_r+0xea>
 800859e:	6823      	ldr	r3, [r4, #0]
 80085a0:	4639      	mov	r1, r7
 80085a2:	4630      	mov	r0, r6
 80085a4:	eb04 0903 	add.w	r9, r4, r3
 80085a8:	f000 fb5c 	bl	8008c64 <_sbrk_r>
 80085ac:	4581      	cmp	r9, r0
 80085ae:	d142      	bne.n	8008636 <_malloc_r+0xea>
 80085b0:	6821      	ldr	r1, [r4, #0]
 80085b2:	1a6d      	subs	r5, r5, r1
 80085b4:	4629      	mov	r1, r5
 80085b6:	4630      	mov	r0, r6
 80085b8:	f7ff ffa6 	bl	8008508 <sbrk_aligned>
 80085bc:	3001      	adds	r0, #1
 80085be:	d03a      	beq.n	8008636 <_malloc_r+0xea>
 80085c0:	6823      	ldr	r3, [r4, #0]
 80085c2:	442b      	add	r3, r5
 80085c4:	6023      	str	r3, [r4, #0]
 80085c6:	f8d8 3000 	ldr.w	r3, [r8]
 80085ca:	685a      	ldr	r2, [r3, #4]
 80085cc:	bb62      	cbnz	r2, 8008628 <_malloc_r+0xdc>
 80085ce:	f8c8 7000 	str.w	r7, [r8]
 80085d2:	e00f      	b.n	80085f4 <_malloc_r+0xa8>
 80085d4:	6822      	ldr	r2, [r4, #0]
 80085d6:	1b52      	subs	r2, r2, r5
 80085d8:	d420      	bmi.n	800861c <_malloc_r+0xd0>
 80085da:	2a0b      	cmp	r2, #11
 80085dc:	d917      	bls.n	800860e <_malloc_r+0xc2>
 80085de:	1961      	adds	r1, r4, r5
 80085e0:	42a3      	cmp	r3, r4
 80085e2:	6025      	str	r5, [r4, #0]
 80085e4:	bf18      	it	ne
 80085e6:	6059      	strne	r1, [r3, #4]
 80085e8:	6863      	ldr	r3, [r4, #4]
 80085ea:	bf08      	it	eq
 80085ec:	f8c8 1000 	streq.w	r1, [r8]
 80085f0:	5162      	str	r2, [r4, r5]
 80085f2:	604b      	str	r3, [r1, #4]
 80085f4:	4630      	mov	r0, r6
 80085f6:	f000 f82f 	bl	8008658 <__malloc_unlock>
 80085fa:	f104 000b 	add.w	r0, r4, #11
 80085fe:	1d23      	adds	r3, r4, #4
 8008600:	f020 0007 	bic.w	r0, r0, #7
 8008604:	1ac2      	subs	r2, r0, r3
 8008606:	bf1c      	itt	ne
 8008608:	1a1b      	subne	r3, r3, r0
 800860a:	50a3      	strne	r3, [r4, r2]
 800860c:	e7af      	b.n	800856e <_malloc_r+0x22>
 800860e:	6862      	ldr	r2, [r4, #4]
 8008610:	42a3      	cmp	r3, r4
 8008612:	bf0c      	ite	eq
 8008614:	f8c8 2000 	streq.w	r2, [r8]
 8008618:	605a      	strne	r2, [r3, #4]
 800861a:	e7eb      	b.n	80085f4 <_malloc_r+0xa8>
 800861c:	4623      	mov	r3, r4
 800861e:	6864      	ldr	r4, [r4, #4]
 8008620:	e7ae      	b.n	8008580 <_malloc_r+0x34>
 8008622:	463c      	mov	r4, r7
 8008624:	687f      	ldr	r7, [r7, #4]
 8008626:	e7b6      	b.n	8008596 <_malloc_r+0x4a>
 8008628:	461a      	mov	r2, r3
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	42a3      	cmp	r3, r4
 800862e:	d1fb      	bne.n	8008628 <_malloc_r+0xdc>
 8008630:	2300      	movs	r3, #0
 8008632:	6053      	str	r3, [r2, #4]
 8008634:	e7de      	b.n	80085f4 <_malloc_r+0xa8>
 8008636:	230c      	movs	r3, #12
 8008638:	6033      	str	r3, [r6, #0]
 800863a:	4630      	mov	r0, r6
 800863c:	f000 f80c 	bl	8008658 <__malloc_unlock>
 8008640:	e794      	b.n	800856c <_malloc_r+0x20>
 8008642:	6005      	str	r5, [r0, #0]
 8008644:	e7d6      	b.n	80085f4 <_malloc_r+0xa8>
 8008646:	bf00      	nop
 8008648:	20002910 	.word	0x20002910

0800864c <__malloc_lock>:
 800864c:	4801      	ldr	r0, [pc, #4]	@ (8008654 <__malloc_lock+0x8>)
 800864e:	f7ff bf07 	b.w	8008460 <__retarget_lock_acquire_recursive>
 8008652:	bf00      	nop
 8008654:	20002908 	.word	0x20002908

08008658 <__malloc_unlock>:
 8008658:	4801      	ldr	r0, [pc, #4]	@ (8008660 <__malloc_unlock+0x8>)
 800865a:	f7ff bf02 	b.w	8008462 <__retarget_lock_release_recursive>
 800865e:	bf00      	nop
 8008660:	20002908 	.word	0x20002908

08008664 <__ssputs_r>:
 8008664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008668:	688e      	ldr	r6, [r1, #8]
 800866a:	461f      	mov	r7, r3
 800866c:	42be      	cmp	r6, r7
 800866e:	680b      	ldr	r3, [r1, #0]
 8008670:	4682      	mov	sl, r0
 8008672:	460c      	mov	r4, r1
 8008674:	4690      	mov	r8, r2
 8008676:	d82d      	bhi.n	80086d4 <__ssputs_r+0x70>
 8008678:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800867c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008680:	d026      	beq.n	80086d0 <__ssputs_r+0x6c>
 8008682:	6965      	ldr	r5, [r4, #20]
 8008684:	6909      	ldr	r1, [r1, #16]
 8008686:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800868a:	eba3 0901 	sub.w	r9, r3, r1
 800868e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008692:	1c7b      	adds	r3, r7, #1
 8008694:	444b      	add	r3, r9
 8008696:	106d      	asrs	r5, r5, #1
 8008698:	429d      	cmp	r5, r3
 800869a:	bf38      	it	cc
 800869c:	461d      	movcc	r5, r3
 800869e:	0553      	lsls	r3, r2, #21
 80086a0:	d527      	bpl.n	80086f2 <__ssputs_r+0x8e>
 80086a2:	4629      	mov	r1, r5
 80086a4:	f7ff ff52 	bl	800854c <_malloc_r>
 80086a8:	4606      	mov	r6, r0
 80086aa:	b360      	cbz	r0, 8008706 <__ssputs_r+0xa2>
 80086ac:	6921      	ldr	r1, [r4, #16]
 80086ae:	464a      	mov	r2, r9
 80086b0:	f000 fae8 	bl	8008c84 <memcpy>
 80086b4:	89a3      	ldrh	r3, [r4, #12]
 80086b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80086ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086be:	81a3      	strh	r3, [r4, #12]
 80086c0:	6126      	str	r6, [r4, #16]
 80086c2:	6165      	str	r5, [r4, #20]
 80086c4:	444e      	add	r6, r9
 80086c6:	eba5 0509 	sub.w	r5, r5, r9
 80086ca:	6026      	str	r6, [r4, #0]
 80086cc:	60a5      	str	r5, [r4, #8]
 80086ce:	463e      	mov	r6, r7
 80086d0:	42be      	cmp	r6, r7
 80086d2:	d900      	bls.n	80086d6 <__ssputs_r+0x72>
 80086d4:	463e      	mov	r6, r7
 80086d6:	6820      	ldr	r0, [r4, #0]
 80086d8:	4632      	mov	r2, r6
 80086da:	4641      	mov	r1, r8
 80086dc:	f000 faa8 	bl	8008c30 <memmove>
 80086e0:	68a3      	ldr	r3, [r4, #8]
 80086e2:	1b9b      	subs	r3, r3, r6
 80086e4:	60a3      	str	r3, [r4, #8]
 80086e6:	6823      	ldr	r3, [r4, #0]
 80086e8:	4433      	add	r3, r6
 80086ea:	6023      	str	r3, [r4, #0]
 80086ec:	2000      	movs	r0, #0
 80086ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086f2:	462a      	mov	r2, r5
 80086f4:	f000 fad4 	bl	8008ca0 <_realloc_r>
 80086f8:	4606      	mov	r6, r0
 80086fa:	2800      	cmp	r0, #0
 80086fc:	d1e0      	bne.n	80086c0 <__ssputs_r+0x5c>
 80086fe:	6921      	ldr	r1, [r4, #16]
 8008700:	4650      	mov	r0, sl
 8008702:	f7ff feb7 	bl	8008474 <_free_r>
 8008706:	230c      	movs	r3, #12
 8008708:	f8ca 3000 	str.w	r3, [sl]
 800870c:	89a3      	ldrh	r3, [r4, #12]
 800870e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008712:	81a3      	strh	r3, [r4, #12]
 8008714:	f04f 30ff 	mov.w	r0, #4294967295
 8008718:	e7e9      	b.n	80086ee <__ssputs_r+0x8a>
	...

0800871c <_svfiprintf_r>:
 800871c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008720:	4698      	mov	r8, r3
 8008722:	898b      	ldrh	r3, [r1, #12]
 8008724:	061b      	lsls	r3, r3, #24
 8008726:	b09d      	sub	sp, #116	@ 0x74
 8008728:	4607      	mov	r7, r0
 800872a:	460d      	mov	r5, r1
 800872c:	4614      	mov	r4, r2
 800872e:	d510      	bpl.n	8008752 <_svfiprintf_r+0x36>
 8008730:	690b      	ldr	r3, [r1, #16]
 8008732:	b973      	cbnz	r3, 8008752 <_svfiprintf_r+0x36>
 8008734:	2140      	movs	r1, #64	@ 0x40
 8008736:	f7ff ff09 	bl	800854c <_malloc_r>
 800873a:	6028      	str	r0, [r5, #0]
 800873c:	6128      	str	r0, [r5, #16]
 800873e:	b930      	cbnz	r0, 800874e <_svfiprintf_r+0x32>
 8008740:	230c      	movs	r3, #12
 8008742:	603b      	str	r3, [r7, #0]
 8008744:	f04f 30ff 	mov.w	r0, #4294967295
 8008748:	b01d      	add	sp, #116	@ 0x74
 800874a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800874e:	2340      	movs	r3, #64	@ 0x40
 8008750:	616b      	str	r3, [r5, #20]
 8008752:	2300      	movs	r3, #0
 8008754:	9309      	str	r3, [sp, #36]	@ 0x24
 8008756:	2320      	movs	r3, #32
 8008758:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800875c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008760:	2330      	movs	r3, #48	@ 0x30
 8008762:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008900 <_svfiprintf_r+0x1e4>
 8008766:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800876a:	f04f 0901 	mov.w	r9, #1
 800876e:	4623      	mov	r3, r4
 8008770:	469a      	mov	sl, r3
 8008772:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008776:	b10a      	cbz	r2, 800877c <_svfiprintf_r+0x60>
 8008778:	2a25      	cmp	r2, #37	@ 0x25
 800877a:	d1f9      	bne.n	8008770 <_svfiprintf_r+0x54>
 800877c:	ebba 0b04 	subs.w	fp, sl, r4
 8008780:	d00b      	beq.n	800879a <_svfiprintf_r+0x7e>
 8008782:	465b      	mov	r3, fp
 8008784:	4622      	mov	r2, r4
 8008786:	4629      	mov	r1, r5
 8008788:	4638      	mov	r0, r7
 800878a:	f7ff ff6b 	bl	8008664 <__ssputs_r>
 800878e:	3001      	adds	r0, #1
 8008790:	f000 80a7 	beq.w	80088e2 <_svfiprintf_r+0x1c6>
 8008794:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008796:	445a      	add	r2, fp
 8008798:	9209      	str	r2, [sp, #36]	@ 0x24
 800879a:	f89a 3000 	ldrb.w	r3, [sl]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	f000 809f 	beq.w	80088e2 <_svfiprintf_r+0x1c6>
 80087a4:	2300      	movs	r3, #0
 80087a6:	f04f 32ff 	mov.w	r2, #4294967295
 80087aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087ae:	f10a 0a01 	add.w	sl, sl, #1
 80087b2:	9304      	str	r3, [sp, #16]
 80087b4:	9307      	str	r3, [sp, #28]
 80087b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80087ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80087bc:	4654      	mov	r4, sl
 80087be:	2205      	movs	r2, #5
 80087c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087c4:	484e      	ldr	r0, [pc, #312]	@ (8008900 <_svfiprintf_r+0x1e4>)
 80087c6:	f7f7 fd2b 	bl	8000220 <memchr>
 80087ca:	9a04      	ldr	r2, [sp, #16]
 80087cc:	b9d8      	cbnz	r0, 8008806 <_svfiprintf_r+0xea>
 80087ce:	06d0      	lsls	r0, r2, #27
 80087d0:	bf44      	itt	mi
 80087d2:	2320      	movmi	r3, #32
 80087d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087d8:	0711      	lsls	r1, r2, #28
 80087da:	bf44      	itt	mi
 80087dc:	232b      	movmi	r3, #43	@ 0x2b
 80087de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087e2:	f89a 3000 	ldrb.w	r3, [sl]
 80087e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80087e8:	d015      	beq.n	8008816 <_svfiprintf_r+0xfa>
 80087ea:	9a07      	ldr	r2, [sp, #28]
 80087ec:	4654      	mov	r4, sl
 80087ee:	2000      	movs	r0, #0
 80087f0:	f04f 0c0a 	mov.w	ip, #10
 80087f4:	4621      	mov	r1, r4
 80087f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087fa:	3b30      	subs	r3, #48	@ 0x30
 80087fc:	2b09      	cmp	r3, #9
 80087fe:	d94b      	bls.n	8008898 <_svfiprintf_r+0x17c>
 8008800:	b1b0      	cbz	r0, 8008830 <_svfiprintf_r+0x114>
 8008802:	9207      	str	r2, [sp, #28]
 8008804:	e014      	b.n	8008830 <_svfiprintf_r+0x114>
 8008806:	eba0 0308 	sub.w	r3, r0, r8
 800880a:	fa09 f303 	lsl.w	r3, r9, r3
 800880e:	4313      	orrs	r3, r2
 8008810:	9304      	str	r3, [sp, #16]
 8008812:	46a2      	mov	sl, r4
 8008814:	e7d2      	b.n	80087bc <_svfiprintf_r+0xa0>
 8008816:	9b03      	ldr	r3, [sp, #12]
 8008818:	1d19      	adds	r1, r3, #4
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	9103      	str	r1, [sp, #12]
 800881e:	2b00      	cmp	r3, #0
 8008820:	bfbb      	ittet	lt
 8008822:	425b      	neglt	r3, r3
 8008824:	f042 0202 	orrlt.w	r2, r2, #2
 8008828:	9307      	strge	r3, [sp, #28]
 800882a:	9307      	strlt	r3, [sp, #28]
 800882c:	bfb8      	it	lt
 800882e:	9204      	strlt	r2, [sp, #16]
 8008830:	7823      	ldrb	r3, [r4, #0]
 8008832:	2b2e      	cmp	r3, #46	@ 0x2e
 8008834:	d10a      	bne.n	800884c <_svfiprintf_r+0x130>
 8008836:	7863      	ldrb	r3, [r4, #1]
 8008838:	2b2a      	cmp	r3, #42	@ 0x2a
 800883a:	d132      	bne.n	80088a2 <_svfiprintf_r+0x186>
 800883c:	9b03      	ldr	r3, [sp, #12]
 800883e:	1d1a      	adds	r2, r3, #4
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	9203      	str	r2, [sp, #12]
 8008844:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008848:	3402      	adds	r4, #2
 800884a:	9305      	str	r3, [sp, #20]
 800884c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008910 <_svfiprintf_r+0x1f4>
 8008850:	7821      	ldrb	r1, [r4, #0]
 8008852:	2203      	movs	r2, #3
 8008854:	4650      	mov	r0, sl
 8008856:	f7f7 fce3 	bl	8000220 <memchr>
 800885a:	b138      	cbz	r0, 800886c <_svfiprintf_r+0x150>
 800885c:	9b04      	ldr	r3, [sp, #16]
 800885e:	eba0 000a 	sub.w	r0, r0, sl
 8008862:	2240      	movs	r2, #64	@ 0x40
 8008864:	4082      	lsls	r2, r0
 8008866:	4313      	orrs	r3, r2
 8008868:	3401      	adds	r4, #1
 800886a:	9304      	str	r3, [sp, #16]
 800886c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008870:	4824      	ldr	r0, [pc, #144]	@ (8008904 <_svfiprintf_r+0x1e8>)
 8008872:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008876:	2206      	movs	r2, #6
 8008878:	f7f7 fcd2 	bl	8000220 <memchr>
 800887c:	2800      	cmp	r0, #0
 800887e:	d036      	beq.n	80088ee <_svfiprintf_r+0x1d2>
 8008880:	4b21      	ldr	r3, [pc, #132]	@ (8008908 <_svfiprintf_r+0x1ec>)
 8008882:	bb1b      	cbnz	r3, 80088cc <_svfiprintf_r+0x1b0>
 8008884:	9b03      	ldr	r3, [sp, #12]
 8008886:	3307      	adds	r3, #7
 8008888:	f023 0307 	bic.w	r3, r3, #7
 800888c:	3308      	adds	r3, #8
 800888e:	9303      	str	r3, [sp, #12]
 8008890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008892:	4433      	add	r3, r6
 8008894:	9309      	str	r3, [sp, #36]	@ 0x24
 8008896:	e76a      	b.n	800876e <_svfiprintf_r+0x52>
 8008898:	fb0c 3202 	mla	r2, ip, r2, r3
 800889c:	460c      	mov	r4, r1
 800889e:	2001      	movs	r0, #1
 80088a0:	e7a8      	b.n	80087f4 <_svfiprintf_r+0xd8>
 80088a2:	2300      	movs	r3, #0
 80088a4:	3401      	adds	r4, #1
 80088a6:	9305      	str	r3, [sp, #20]
 80088a8:	4619      	mov	r1, r3
 80088aa:	f04f 0c0a 	mov.w	ip, #10
 80088ae:	4620      	mov	r0, r4
 80088b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088b4:	3a30      	subs	r2, #48	@ 0x30
 80088b6:	2a09      	cmp	r2, #9
 80088b8:	d903      	bls.n	80088c2 <_svfiprintf_r+0x1a6>
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d0c6      	beq.n	800884c <_svfiprintf_r+0x130>
 80088be:	9105      	str	r1, [sp, #20]
 80088c0:	e7c4      	b.n	800884c <_svfiprintf_r+0x130>
 80088c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80088c6:	4604      	mov	r4, r0
 80088c8:	2301      	movs	r3, #1
 80088ca:	e7f0      	b.n	80088ae <_svfiprintf_r+0x192>
 80088cc:	ab03      	add	r3, sp, #12
 80088ce:	9300      	str	r3, [sp, #0]
 80088d0:	462a      	mov	r2, r5
 80088d2:	4b0e      	ldr	r3, [pc, #56]	@ (800890c <_svfiprintf_r+0x1f0>)
 80088d4:	a904      	add	r1, sp, #16
 80088d6:	4638      	mov	r0, r7
 80088d8:	f3af 8000 	nop.w
 80088dc:	1c42      	adds	r2, r0, #1
 80088de:	4606      	mov	r6, r0
 80088e0:	d1d6      	bne.n	8008890 <_svfiprintf_r+0x174>
 80088e2:	89ab      	ldrh	r3, [r5, #12]
 80088e4:	065b      	lsls	r3, r3, #25
 80088e6:	f53f af2d 	bmi.w	8008744 <_svfiprintf_r+0x28>
 80088ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80088ec:	e72c      	b.n	8008748 <_svfiprintf_r+0x2c>
 80088ee:	ab03      	add	r3, sp, #12
 80088f0:	9300      	str	r3, [sp, #0]
 80088f2:	462a      	mov	r2, r5
 80088f4:	4b05      	ldr	r3, [pc, #20]	@ (800890c <_svfiprintf_r+0x1f0>)
 80088f6:	a904      	add	r1, sp, #16
 80088f8:	4638      	mov	r0, r7
 80088fa:	f000 f879 	bl	80089f0 <_printf_i>
 80088fe:	e7ed      	b.n	80088dc <_svfiprintf_r+0x1c0>
 8008900:	0800923c 	.word	0x0800923c
 8008904:	08009246 	.word	0x08009246
 8008908:	00000000 	.word	0x00000000
 800890c:	08008665 	.word	0x08008665
 8008910:	08009242 	.word	0x08009242

08008914 <_printf_common>:
 8008914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008918:	4616      	mov	r6, r2
 800891a:	4698      	mov	r8, r3
 800891c:	688a      	ldr	r2, [r1, #8]
 800891e:	690b      	ldr	r3, [r1, #16]
 8008920:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008924:	4293      	cmp	r3, r2
 8008926:	bfb8      	it	lt
 8008928:	4613      	movlt	r3, r2
 800892a:	6033      	str	r3, [r6, #0]
 800892c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008930:	4607      	mov	r7, r0
 8008932:	460c      	mov	r4, r1
 8008934:	b10a      	cbz	r2, 800893a <_printf_common+0x26>
 8008936:	3301      	adds	r3, #1
 8008938:	6033      	str	r3, [r6, #0]
 800893a:	6823      	ldr	r3, [r4, #0]
 800893c:	0699      	lsls	r1, r3, #26
 800893e:	bf42      	ittt	mi
 8008940:	6833      	ldrmi	r3, [r6, #0]
 8008942:	3302      	addmi	r3, #2
 8008944:	6033      	strmi	r3, [r6, #0]
 8008946:	6825      	ldr	r5, [r4, #0]
 8008948:	f015 0506 	ands.w	r5, r5, #6
 800894c:	d106      	bne.n	800895c <_printf_common+0x48>
 800894e:	f104 0a19 	add.w	sl, r4, #25
 8008952:	68e3      	ldr	r3, [r4, #12]
 8008954:	6832      	ldr	r2, [r6, #0]
 8008956:	1a9b      	subs	r3, r3, r2
 8008958:	42ab      	cmp	r3, r5
 800895a:	dc26      	bgt.n	80089aa <_printf_common+0x96>
 800895c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008960:	6822      	ldr	r2, [r4, #0]
 8008962:	3b00      	subs	r3, #0
 8008964:	bf18      	it	ne
 8008966:	2301      	movne	r3, #1
 8008968:	0692      	lsls	r2, r2, #26
 800896a:	d42b      	bmi.n	80089c4 <_printf_common+0xb0>
 800896c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008970:	4641      	mov	r1, r8
 8008972:	4638      	mov	r0, r7
 8008974:	47c8      	blx	r9
 8008976:	3001      	adds	r0, #1
 8008978:	d01e      	beq.n	80089b8 <_printf_common+0xa4>
 800897a:	6823      	ldr	r3, [r4, #0]
 800897c:	6922      	ldr	r2, [r4, #16]
 800897e:	f003 0306 	and.w	r3, r3, #6
 8008982:	2b04      	cmp	r3, #4
 8008984:	bf02      	ittt	eq
 8008986:	68e5      	ldreq	r5, [r4, #12]
 8008988:	6833      	ldreq	r3, [r6, #0]
 800898a:	1aed      	subeq	r5, r5, r3
 800898c:	68a3      	ldr	r3, [r4, #8]
 800898e:	bf0c      	ite	eq
 8008990:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008994:	2500      	movne	r5, #0
 8008996:	4293      	cmp	r3, r2
 8008998:	bfc4      	itt	gt
 800899a:	1a9b      	subgt	r3, r3, r2
 800899c:	18ed      	addgt	r5, r5, r3
 800899e:	2600      	movs	r6, #0
 80089a0:	341a      	adds	r4, #26
 80089a2:	42b5      	cmp	r5, r6
 80089a4:	d11a      	bne.n	80089dc <_printf_common+0xc8>
 80089a6:	2000      	movs	r0, #0
 80089a8:	e008      	b.n	80089bc <_printf_common+0xa8>
 80089aa:	2301      	movs	r3, #1
 80089ac:	4652      	mov	r2, sl
 80089ae:	4641      	mov	r1, r8
 80089b0:	4638      	mov	r0, r7
 80089b2:	47c8      	blx	r9
 80089b4:	3001      	adds	r0, #1
 80089b6:	d103      	bne.n	80089c0 <_printf_common+0xac>
 80089b8:	f04f 30ff 	mov.w	r0, #4294967295
 80089bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089c0:	3501      	adds	r5, #1
 80089c2:	e7c6      	b.n	8008952 <_printf_common+0x3e>
 80089c4:	18e1      	adds	r1, r4, r3
 80089c6:	1c5a      	adds	r2, r3, #1
 80089c8:	2030      	movs	r0, #48	@ 0x30
 80089ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80089ce:	4422      	add	r2, r4
 80089d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80089d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80089d8:	3302      	adds	r3, #2
 80089da:	e7c7      	b.n	800896c <_printf_common+0x58>
 80089dc:	2301      	movs	r3, #1
 80089de:	4622      	mov	r2, r4
 80089e0:	4641      	mov	r1, r8
 80089e2:	4638      	mov	r0, r7
 80089e4:	47c8      	blx	r9
 80089e6:	3001      	adds	r0, #1
 80089e8:	d0e6      	beq.n	80089b8 <_printf_common+0xa4>
 80089ea:	3601      	adds	r6, #1
 80089ec:	e7d9      	b.n	80089a2 <_printf_common+0x8e>
	...

080089f0 <_printf_i>:
 80089f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089f4:	7e0f      	ldrb	r7, [r1, #24]
 80089f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80089f8:	2f78      	cmp	r7, #120	@ 0x78
 80089fa:	4691      	mov	r9, r2
 80089fc:	4680      	mov	r8, r0
 80089fe:	460c      	mov	r4, r1
 8008a00:	469a      	mov	sl, r3
 8008a02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008a06:	d807      	bhi.n	8008a18 <_printf_i+0x28>
 8008a08:	2f62      	cmp	r7, #98	@ 0x62
 8008a0a:	d80a      	bhi.n	8008a22 <_printf_i+0x32>
 8008a0c:	2f00      	cmp	r7, #0
 8008a0e:	f000 80d2 	beq.w	8008bb6 <_printf_i+0x1c6>
 8008a12:	2f58      	cmp	r7, #88	@ 0x58
 8008a14:	f000 80b9 	beq.w	8008b8a <_printf_i+0x19a>
 8008a18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008a20:	e03a      	b.n	8008a98 <_printf_i+0xa8>
 8008a22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008a26:	2b15      	cmp	r3, #21
 8008a28:	d8f6      	bhi.n	8008a18 <_printf_i+0x28>
 8008a2a:	a101      	add	r1, pc, #4	@ (adr r1, 8008a30 <_printf_i+0x40>)
 8008a2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a30:	08008a89 	.word	0x08008a89
 8008a34:	08008a9d 	.word	0x08008a9d
 8008a38:	08008a19 	.word	0x08008a19
 8008a3c:	08008a19 	.word	0x08008a19
 8008a40:	08008a19 	.word	0x08008a19
 8008a44:	08008a19 	.word	0x08008a19
 8008a48:	08008a9d 	.word	0x08008a9d
 8008a4c:	08008a19 	.word	0x08008a19
 8008a50:	08008a19 	.word	0x08008a19
 8008a54:	08008a19 	.word	0x08008a19
 8008a58:	08008a19 	.word	0x08008a19
 8008a5c:	08008b9d 	.word	0x08008b9d
 8008a60:	08008ac7 	.word	0x08008ac7
 8008a64:	08008b57 	.word	0x08008b57
 8008a68:	08008a19 	.word	0x08008a19
 8008a6c:	08008a19 	.word	0x08008a19
 8008a70:	08008bbf 	.word	0x08008bbf
 8008a74:	08008a19 	.word	0x08008a19
 8008a78:	08008ac7 	.word	0x08008ac7
 8008a7c:	08008a19 	.word	0x08008a19
 8008a80:	08008a19 	.word	0x08008a19
 8008a84:	08008b5f 	.word	0x08008b5f
 8008a88:	6833      	ldr	r3, [r6, #0]
 8008a8a:	1d1a      	adds	r2, r3, #4
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	6032      	str	r2, [r6, #0]
 8008a90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a98:	2301      	movs	r3, #1
 8008a9a:	e09d      	b.n	8008bd8 <_printf_i+0x1e8>
 8008a9c:	6833      	ldr	r3, [r6, #0]
 8008a9e:	6820      	ldr	r0, [r4, #0]
 8008aa0:	1d19      	adds	r1, r3, #4
 8008aa2:	6031      	str	r1, [r6, #0]
 8008aa4:	0606      	lsls	r6, r0, #24
 8008aa6:	d501      	bpl.n	8008aac <_printf_i+0xbc>
 8008aa8:	681d      	ldr	r5, [r3, #0]
 8008aaa:	e003      	b.n	8008ab4 <_printf_i+0xc4>
 8008aac:	0645      	lsls	r5, r0, #25
 8008aae:	d5fb      	bpl.n	8008aa8 <_printf_i+0xb8>
 8008ab0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008ab4:	2d00      	cmp	r5, #0
 8008ab6:	da03      	bge.n	8008ac0 <_printf_i+0xd0>
 8008ab8:	232d      	movs	r3, #45	@ 0x2d
 8008aba:	426d      	negs	r5, r5
 8008abc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ac0:	4859      	ldr	r0, [pc, #356]	@ (8008c28 <_printf_i+0x238>)
 8008ac2:	230a      	movs	r3, #10
 8008ac4:	e011      	b.n	8008aea <_printf_i+0xfa>
 8008ac6:	6821      	ldr	r1, [r4, #0]
 8008ac8:	6833      	ldr	r3, [r6, #0]
 8008aca:	0608      	lsls	r0, r1, #24
 8008acc:	f853 5b04 	ldr.w	r5, [r3], #4
 8008ad0:	d402      	bmi.n	8008ad8 <_printf_i+0xe8>
 8008ad2:	0649      	lsls	r1, r1, #25
 8008ad4:	bf48      	it	mi
 8008ad6:	b2ad      	uxthmi	r5, r5
 8008ad8:	2f6f      	cmp	r7, #111	@ 0x6f
 8008ada:	4853      	ldr	r0, [pc, #332]	@ (8008c28 <_printf_i+0x238>)
 8008adc:	6033      	str	r3, [r6, #0]
 8008ade:	bf14      	ite	ne
 8008ae0:	230a      	movne	r3, #10
 8008ae2:	2308      	moveq	r3, #8
 8008ae4:	2100      	movs	r1, #0
 8008ae6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008aea:	6866      	ldr	r6, [r4, #4]
 8008aec:	60a6      	str	r6, [r4, #8]
 8008aee:	2e00      	cmp	r6, #0
 8008af0:	bfa2      	ittt	ge
 8008af2:	6821      	ldrge	r1, [r4, #0]
 8008af4:	f021 0104 	bicge.w	r1, r1, #4
 8008af8:	6021      	strge	r1, [r4, #0]
 8008afa:	b90d      	cbnz	r5, 8008b00 <_printf_i+0x110>
 8008afc:	2e00      	cmp	r6, #0
 8008afe:	d04b      	beq.n	8008b98 <_printf_i+0x1a8>
 8008b00:	4616      	mov	r6, r2
 8008b02:	fbb5 f1f3 	udiv	r1, r5, r3
 8008b06:	fb03 5711 	mls	r7, r3, r1, r5
 8008b0a:	5dc7      	ldrb	r7, [r0, r7]
 8008b0c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008b10:	462f      	mov	r7, r5
 8008b12:	42bb      	cmp	r3, r7
 8008b14:	460d      	mov	r5, r1
 8008b16:	d9f4      	bls.n	8008b02 <_printf_i+0x112>
 8008b18:	2b08      	cmp	r3, #8
 8008b1a:	d10b      	bne.n	8008b34 <_printf_i+0x144>
 8008b1c:	6823      	ldr	r3, [r4, #0]
 8008b1e:	07df      	lsls	r7, r3, #31
 8008b20:	d508      	bpl.n	8008b34 <_printf_i+0x144>
 8008b22:	6923      	ldr	r3, [r4, #16]
 8008b24:	6861      	ldr	r1, [r4, #4]
 8008b26:	4299      	cmp	r1, r3
 8008b28:	bfde      	ittt	le
 8008b2a:	2330      	movle	r3, #48	@ 0x30
 8008b2c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b30:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008b34:	1b92      	subs	r2, r2, r6
 8008b36:	6122      	str	r2, [r4, #16]
 8008b38:	f8cd a000 	str.w	sl, [sp]
 8008b3c:	464b      	mov	r3, r9
 8008b3e:	aa03      	add	r2, sp, #12
 8008b40:	4621      	mov	r1, r4
 8008b42:	4640      	mov	r0, r8
 8008b44:	f7ff fee6 	bl	8008914 <_printf_common>
 8008b48:	3001      	adds	r0, #1
 8008b4a:	d14a      	bne.n	8008be2 <_printf_i+0x1f2>
 8008b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b50:	b004      	add	sp, #16
 8008b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b56:	6823      	ldr	r3, [r4, #0]
 8008b58:	f043 0320 	orr.w	r3, r3, #32
 8008b5c:	6023      	str	r3, [r4, #0]
 8008b5e:	4833      	ldr	r0, [pc, #204]	@ (8008c2c <_printf_i+0x23c>)
 8008b60:	2778      	movs	r7, #120	@ 0x78
 8008b62:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008b66:	6823      	ldr	r3, [r4, #0]
 8008b68:	6831      	ldr	r1, [r6, #0]
 8008b6a:	061f      	lsls	r7, r3, #24
 8008b6c:	f851 5b04 	ldr.w	r5, [r1], #4
 8008b70:	d402      	bmi.n	8008b78 <_printf_i+0x188>
 8008b72:	065f      	lsls	r7, r3, #25
 8008b74:	bf48      	it	mi
 8008b76:	b2ad      	uxthmi	r5, r5
 8008b78:	6031      	str	r1, [r6, #0]
 8008b7a:	07d9      	lsls	r1, r3, #31
 8008b7c:	bf44      	itt	mi
 8008b7e:	f043 0320 	orrmi.w	r3, r3, #32
 8008b82:	6023      	strmi	r3, [r4, #0]
 8008b84:	b11d      	cbz	r5, 8008b8e <_printf_i+0x19e>
 8008b86:	2310      	movs	r3, #16
 8008b88:	e7ac      	b.n	8008ae4 <_printf_i+0xf4>
 8008b8a:	4827      	ldr	r0, [pc, #156]	@ (8008c28 <_printf_i+0x238>)
 8008b8c:	e7e9      	b.n	8008b62 <_printf_i+0x172>
 8008b8e:	6823      	ldr	r3, [r4, #0]
 8008b90:	f023 0320 	bic.w	r3, r3, #32
 8008b94:	6023      	str	r3, [r4, #0]
 8008b96:	e7f6      	b.n	8008b86 <_printf_i+0x196>
 8008b98:	4616      	mov	r6, r2
 8008b9a:	e7bd      	b.n	8008b18 <_printf_i+0x128>
 8008b9c:	6833      	ldr	r3, [r6, #0]
 8008b9e:	6825      	ldr	r5, [r4, #0]
 8008ba0:	6961      	ldr	r1, [r4, #20]
 8008ba2:	1d18      	adds	r0, r3, #4
 8008ba4:	6030      	str	r0, [r6, #0]
 8008ba6:	062e      	lsls	r6, r5, #24
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	d501      	bpl.n	8008bb0 <_printf_i+0x1c0>
 8008bac:	6019      	str	r1, [r3, #0]
 8008bae:	e002      	b.n	8008bb6 <_printf_i+0x1c6>
 8008bb0:	0668      	lsls	r0, r5, #25
 8008bb2:	d5fb      	bpl.n	8008bac <_printf_i+0x1bc>
 8008bb4:	8019      	strh	r1, [r3, #0]
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	6123      	str	r3, [r4, #16]
 8008bba:	4616      	mov	r6, r2
 8008bbc:	e7bc      	b.n	8008b38 <_printf_i+0x148>
 8008bbe:	6833      	ldr	r3, [r6, #0]
 8008bc0:	1d1a      	adds	r2, r3, #4
 8008bc2:	6032      	str	r2, [r6, #0]
 8008bc4:	681e      	ldr	r6, [r3, #0]
 8008bc6:	6862      	ldr	r2, [r4, #4]
 8008bc8:	2100      	movs	r1, #0
 8008bca:	4630      	mov	r0, r6
 8008bcc:	f7f7 fb28 	bl	8000220 <memchr>
 8008bd0:	b108      	cbz	r0, 8008bd6 <_printf_i+0x1e6>
 8008bd2:	1b80      	subs	r0, r0, r6
 8008bd4:	6060      	str	r0, [r4, #4]
 8008bd6:	6863      	ldr	r3, [r4, #4]
 8008bd8:	6123      	str	r3, [r4, #16]
 8008bda:	2300      	movs	r3, #0
 8008bdc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008be0:	e7aa      	b.n	8008b38 <_printf_i+0x148>
 8008be2:	6923      	ldr	r3, [r4, #16]
 8008be4:	4632      	mov	r2, r6
 8008be6:	4649      	mov	r1, r9
 8008be8:	4640      	mov	r0, r8
 8008bea:	47d0      	blx	sl
 8008bec:	3001      	adds	r0, #1
 8008bee:	d0ad      	beq.n	8008b4c <_printf_i+0x15c>
 8008bf0:	6823      	ldr	r3, [r4, #0]
 8008bf2:	079b      	lsls	r3, r3, #30
 8008bf4:	d413      	bmi.n	8008c1e <_printf_i+0x22e>
 8008bf6:	68e0      	ldr	r0, [r4, #12]
 8008bf8:	9b03      	ldr	r3, [sp, #12]
 8008bfa:	4298      	cmp	r0, r3
 8008bfc:	bfb8      	it	lt
 8008bfe:	4618      	movlt	r0, r3
 8008c00:	e7a6      	b.n	8008b50 <_printf_i+0x160>
 8008c02:	2301      	movs	r3, #1
 8008c04:	4632      	mov	r2, r6
 8008c06:	4649      	mov	r1, r9
 8008c08:	4640      	mov	r0, r8
 8008c0a:	47d0      	blx	sl
 8008c0c:	3001      	adds	r0, #1
 8008c0e:	d09d      	beq.n	8008b4c <_printf_i+0x15c>
 8008c10:	3501      	adds	r5, #1
 8008c12:	68e3      	ldr	r3, [r4, #12]
 8008c14:	9903      	ldr	r1, [sp, #12]
 8008c16:	1a5b      	subs	r3, r3, r1
 8008c18:	42ab      	cmp	r3, r5
 8008c1a:	dcf2      	bgt.n	8008c02 <_printf_i+0x212>
 8008c1c:	e7eb      	b.n	8008bf6 <_printf_i+0x206>
 8008c1e:	2500      	movs	r5, #0
 8008c20:	f104 0619 	add.w	r6, r4, #25
 8008c24:	e7f5      	b.n	8008c12 <_printf_i+0x222>
 8008c26:	bf00      	nop
 8008c28:	0800924d 	.word	0x0800924d
 8008c2c:	0800925e 	.word	0x0800925e

08008c30 <memmove>:
 8008c30:	4288      	cmp	r0, r1
 8008c32:	b510      	push	{r4, lr}
 8008c34:	eb01 0402 	add.w	r4, r1, r2
 8008c38:	d902      	bls.n	8008c40 <memmove+0x10>
 8008c3a:	4284      	cmp	r4, r0
 8008c3c:	4623      	mov	r3, r4
 8008c3e:	d807      	bhi.n	8008c50 <memmove+0x20>
 8008c40:	1e43      	subs	r3, r0, #1
 8008c42:	42a1      	cmp	r1, r4
 8008c44:	d008      	beq.n	8008c58 <memmove+0x28>
 8008c46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008c4e:	e7f8      	b.n	8008c42 <memmove+0x12>
 8008c50:	4402      	add	r2, r0
 8008c52:	4601      	mov	r1, r0
 8008c54:	428a      	cmp	r2, r1
 8008c56:	d100      	bne.n	8008c5a <memmove+0x2a>
 8008c58:	bd10      	pop	{r4, pc}
 8008c5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008c62:	e7f7      	b.n	8008c54 <memmove+0x24>

08008c64 <_sbrk_r>:
 8008c64:	b538      	push	{r3, r4, r5, lr}
 8008c66:	4d06      	ldr	r5, [pc, #24]	@ (8008c80 <_sbrk_r+0x1c>)
 8008c68:	2300      	movs	r3, #0
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	4608      	mov	r0, r1
 8008c6e:	602b      	str	r3, [r5, #0]
 8008c70:	f7f8 fd8c 	bl	800178c <_sbrk>
 8008c74:	1c43      	adds	r3, r0, #1
 8008c76:	d102      	bne.n	8008c7e <_sbrk_r+0x1a>
 8008c78:	682b      	ldr	r3, [r5, #0]
 8008c7a:	b103      	cbz	r3, 8008c7e <_sbrk_r+0x1a>
 8008c7c:	6023      	str	r3, [r4, #0]
 8008c7e:	bd38      	pop	{r3, r4, r5, pc}
 8008c80:	20002904 	.word	0x20002904

08008c84 <memcpy>:
 8008c84:	440a      	add	r2, r1
 8008c86:	4291      	cmp	r1, r2
 8008c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c8c:	d100      	bne.n	8008c90 <memcpy+0xc>
 8008c8e:	4770      	bx	lr
 8008c90:	b510      	push	{r4, lr}
 8008c92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c9a:	4291      	cmp	r1, r2
 8008c9c:	d1f9      	bne.n	8008c92 <memcpy+0xe>
 8008c9e:	bd10      	pop	{r4, pc}

08008ca0 <_realloc_r>:
 8008ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ca4:	4680      	mov	r8, r0
 8008ca6:	4615      	mov	r5, r2
 8008ca8:	460c      	mov	r4, r1
 8008caa:	b921      	cbnz	r1, 8008cb6 <_realloc_r+0x16>
 8008cac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008cb0:	4611      	mov	r1, r2
 8008cb2:	f7ff bc4b 	b.w	800854c <_malloc_r>
 8008cb6:	b92a      	cbnz	r2, 8008cc4 <_realloc_r+0x24>
 8008cb8:	f7ff fbdc 	bl	8008474 <_free_r>
 8008cbc:	2400      	movs	r4, #0
 8008cbe:	4620      	mov	r0, r4
 8008cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cc4:	f000 f81a 	bl	8008cfc <_malloc_usable_size_r>
 8008cc8:	4285      	cmp	r5, r0
 8008cca:	4606      	mov	r6, r0
 8008ccc:	d802      	bhi.n	8008cd4 <_realloc_r+0x34>
 8008cce:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008cd2:	d8f4      	bhi.n	8008cbe <_realloc_r+0x1e>
 8008cd4:	4629      	mov	r1, r5
 8008cd6:	4640      	mov	r0, r8
 8008cd8:	f7ff fc38 	bl	800854c <_malloc_r>
 8008cdc:	4607      	mov	r7, r0
 8008cde:	2800      	cmp	r0, #0
 8008ce0:	d0ec      	beq.n	8008cbc <_realloc_r+0x1c>
 8008ce2:	42b5      	cmp	r5, r6
 8008ce4:	462a      	mov	r2, r5
 8008ce6:	4621      	mov	r1, r4
 8008ce8:	bf28      	it	cs
 8008cea:	4632      	movcs	r2, r6
 8008cec:	f7ff ffca 	bl	8008c84 <memcpy>
 8008cf0:	4621      	mov	r1, r4
 8008cf2:	4640      	mov	r0, r8
 8008cf4:	f7ff fbbe 	bl	8008474 <_free_r>
 8008cf8:	463c      	mov	r4, r7
 8008cfa:	e7e0      	b.n	8008cbe <_realloc_r+0x1e>

08008cfc <_malloc_usable_size_r>:
 8008cfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d00:	1f18      	subs	r0, r3, #4
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	bfbc      	itt	lt
 8008d06:	580b      	ldrlt	r3, [r1, r0]
 8008d08:	18c0      	addlt	r0, r0, r3
 8008d0a:	4770      	bx	lr

08008d0c <_init>:
 8008d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d0e:	bf00      	nop
 8008d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d12:	bc08      	pop	{r3}
 8008d14:	469e      	mov	lr, r3
 8008d16:	4770      	bx	lr

08008d18 <_fini>:
 8008d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d1a:	bf00      	nop
 8008d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d1e:	bc08      	pop	{r3}
 8008d20:	469e      	mov	lr, r3
 8008d22:	4770      	bx	lr
