# compile verilog/system verilog design source files
verilog xil_defaultlib  "testbench_time_synth.v" --include "../../../../project_1.srcs/sources_1/imports/new"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/new/testbench.v" --include "../../../../project_1.srcs/sources_1/imports/new"

# Do not sort compile order
nosort
