#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 14 21:53:14 2021
# Process ID: 13664
# Current directory: C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10916 C:\Users\raimo\Desktop\Progetti_Tesina\esercizio1\esercizio1.xpr
# Log file: C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/vivado.log
# Journal file: C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1005.254 ; gain = 0.000
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sim_1/new/TB_16_1.vhd]
set_property is_enabled true [get_files  C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sim_1/new/TB_rete_16_4.vhd]
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sources_1/new/rete_16_4.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_rete_16_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_rete_16_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sources_1/new/rete_16_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rete_16_4'
ERROR: [VRFC 10-2935] 'ing' is already declared in this region [C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sources_1/new/rete_16_4.vhd:46]
ERROR: [VRFC 10-3782] unit 'structural' ignored due to previous errors [C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sources_1/new/rete_16_4.vhd:43]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sources_1/new/rete_16_4.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.254 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_rete_16_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_rete_16_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sources_1/new/rete_16_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rete_16_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sim_1/new/TB_rete_16_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_rete_16_4'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim'
"xelab -wto 4c4b7178d1374e11856cf6135645a6f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_rete_16_4_behav xil_defaultlib.TB_rete_16_4 -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4c4b7178d1374e11856cf6135645a6f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_rete_16_4_behav xil_defaultlib.TB_rete_16_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux_4_1 [mux_4_1_default]
Compiling architecture structural of entity xil_defaultlib.mux_16_1 [mux_16_1_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_1_4 [demux_1_4_default]
Compiling architecture structural of entity xil_defaultlib.rete_16_4 [rete_16_4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_rete_16_4
Built simulation snapshot TB_rete_16_4_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim/xsim.dir/TB_rete_16_4_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim/xsim.dir/TB_rete_16_4_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 14 23:44:40 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 14 23:44:40 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1005.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_rete_16_4_behav -key {Behavioral:sim_1:Functional:TB_rete_16_4} -tclbatch {TB_rete_16_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_rete_16_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
Failure: errore0
Time: 20 ns  Iteration: 0  Process: /TB_rete_16_4/stim_proc  File: C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sim_1/new/TB_rete_16_4.vhd
$finish called at time : 20 ns : File "C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sim_1/new/TB_rete_16_4.vhd" Line 73
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.254 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_rete_16_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1005.254 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1005.254 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_rete_16_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_rete_16_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sim_1/new/TB_rete_16_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_rete_16_4'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim'
"xelab -wto 4c4b7178d1374e11856cf6135645a6f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_rete_16_4_behav xil_defaultlib.TB_rete_16_4 -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4c4b7178d1374e11856cf6135645a6f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_rete_16_4_behav xil_defaultlib.TB_rete_16_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux_4_1 [mux_4_1_default]
Compiling architecture structural of entity xil_defaultlib.mux_16_1 [mux_16_1_default]
Compiling architecture behavioral of entity xil_defaultlib.demux_1_4 [demux_1_4_default]
Compiling architecture structural of entity xil_defaultlib.rete_16_4 [rete_16_4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_rete_16_4
Built simulation snapshot TB_rete_16_4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_rete_16_4_behav -key {Behavioral:sim_1:Functional:TB_rete_16_4} -tclbatch {TB_rete_16_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_rete_16_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.254 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_rete_16_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1005.254 ; gain = 0.000
set_property is_enabled false [get_files  C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sim_1/new/TB_rete_16_4.vhd]
set_property is_enabled false [get_files  C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sources_1/new/rete_16_4.vhd]
set_property is_enabled false [get_files  C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sources_1/new/mux_16_1.vhd]
set_property is_enabled false [get_files  C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sources_1/new/mux_4_1.vhd]
set_property is_enabled true [get_files  C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.srcs/sim_1/new/TB_demux_1_4.vhd]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/raimo/Desktop/Progetti_Tesina/esercizio1/esercizio1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 14 23:55:59 2021...
