|skeleton
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => CLOCK2_50.IN1
reset => ~NO_FANOUT~
ps2_clock <> PS2_Interface:myps2.port2
ps2_data <> PS2_Interface:myps2.port3
debug_word[0] <= processor:myprocessor.debug_data
debug_word[1] <= processor:myprocessor.debug_data
debug_word[2] <= processor:myprocessor.debug_data
debug_word[3] <= processor:myprocessor.debug_data
debug_word[4] <= processor:myprocessor.debug_data
debug_word[5] <= processor:myprocessor.debug_data
debug_word[6] <= processor:myprocessor.debug_data
debug_word[7] <= processor:myprocessor.debug_data
debug_word[8] <= processor:myprocessor.debug_data
debug_word[9] <= processor:myprocessor.debug_data
debug_word[10] <= processor:myprocessor.debug_data
debug_word[11] <= processor:myprocessor.debug_data
debug_word[12] <= processor:myprocessor.debug_data
debug_word[13] <= processor:myprocessor.debug_data
debug_word[14] <= processor:myprocessor.debug_data
debug_word[15] <= processor:myprocessor.debug_data
debug_word[16] <= processor:myprocessor.debug_data
debug_word[17] <= processor:myprocessor.debug_data
debug_word[18] <= processor:myprocessor.debug_data
debug_word[19] <= processor:myprocessor.debug_data
debug_word[20] <= processor:myprocessor.debug_data
debug_word[21] <= processor:myprocessor.debug_data
debug_word[22] <= processor:myprocessor.debug_data
debug_word[23] <= processor:myprocessor.debug_data
debug_word[24] <= processor:myprocessor.debug_data
debug_word[25] <= processor:myprocessor.debug_data
debug_word[26] <= processor:myprocessor.debug_data
debug_word[27] <= processor:myprocessor.debug_data
debug_word[28] <= processor:myprocessor.debug_data
debug_word[29] <= processor:myprocessor.debug_data
debug_word[30] <= processor:myprocessor.debug_data
debug_word[31] <= processor:myprocessor.debug_data
debug_addr[0] <= processor:myprocessor.debug_addr
debug_addr[1] <= processor:myprocessor.debug_addr
debug_addr[2] <= processor:myprocessor.debug_addr
debug_addr[3] <= processor:myprocessor.debug_addr
debug_addr[4] <= processor:myprocessor.debug_addr
debug_addr[5] <= processor:myprocessor.debug_addr
debug_addr[6] <= processor:myprocessor.debug_addr
debug_addr[7] <= processor:myprocessor.debug_addr
debug_addr[8] <= processor:myprocessor.debug_addr
debug_addr[9] <= processor:myprocessor.debug_addr
debug_addr[10] <= processor:myprocessor.debug_addr
debug_addr[11] <= processor:myprocessor.debug_addr
leds[0] <= <GND>
leds[1] <= <GND>
leds[2] <= <GND>
leds[3] <= <GND>
leds[4] <= <GND>
leds[5] <= <GND>
leds[6] <= <GND>
leds[7] <= <GND>
lcd_data[0] <= <GND>
lcd_data[1] <= <GND>
lcd_data[2] <= <GND>
lcd_data[3] <= <GND>
lcd_data[4] <= <GND>
lcd_data[5] <= <GND>
lcd_data[6] <= <GND>
lcd_data[7] <= <GND>
lcd_rw <= lcd:mylcd.port5
lcd_en <= <GND>
lcd_rs <= lcd:mylcd.port7
lcd_on <= lcd:mylcd.port8
lcd_blon <= lcd:mylcd.port9
HEX0[0] <= Hexadecimal_To_Seven_Segment:hex1.port1
HEX0[1] <= Hexadecimal_To_Seven_Segment:hex1.port1
HEX0[2] <= Hexadecimal_To_Seven_Segment:hex1.port1
HEX0[3] <= Hexadecimal_To_Seven_Segment:hex1.port1
HEX0[4] <= Hexadecimal_To_Seven_Segment:hex1.port1
HEX0[5] <= Hexadecimal_To_Seven_Segment:hex1.port1
HEX0[6] <= Hexadecimal_To_Seven_Segment:hex1.port1
HEX1[0] <= Hexadecimal_To_Seven_Segment:hex2.port1
HEX1[1] <= Hexadecimal_To_Seven_Segment:hex2.port1
HEX1[2] <= Hexadecimal_To_Seven_Segment:hex2.port1
HEX1[3] <= Hexadecimal_To_Seven_Segment:hex2.port1
HEX1[4] <= Hexadecimal_To_Seven_Segment:hex2.port1
HEX1[5] <= Hexadecimal_To_Seven_Segment:hex2.port1
HEX1[6] <= Hexadecimal_To_Seven_Segment:hex2.port1
HEX2[0] <= Hexadecimal_To_Seven_Segment:hex3.port1
HEX2[1] <= Hexadecimal_To_Seven_Segment:hex3.port1
HEX2[2] <= Hexadecimal_To_Seven_Segment:hex3.port1
HEX2[3] <= Hexadecimal_To_Seven_Segment:hex3.port1
HEX2[4] <= Hexadecimal_To_Seven_Segment:hex3.port1
HEX2[5] <= Hexadecimal_To_Seven_Segment:hex3.port1
HEX2[6] <= Hexadecimal_To_Seven_Segment:hex3.port1
HEX3[0] <= Hexadecimal_To_Seven_Segment:hex4.port1
HEX3[1] <= Hexadecimal_To_Seven_Segment:hex4.port1
HEX3[2] <= Hexadecimal_To_Seven_Segment:hex4.port1
HEX3[3] <= Hexadecimal_To_Seven_Segment:hex4.port1
HEX3[4] <= Hexadecimal_To_Seven_Segment:hex4.port1
HEX3[5] <= Hexadecimal_To_Seven_Segment:hex4.port1
HEX3[6] <= Hexadecimal_To_Seven_Segment:hex4.port1
HEX4[0] <= Hexadecimal_To_Seven_Segment:hex5.port1
HEX4[1] <= Hexadecimal_To_Seven_Segment:hex5.port1
HEX4[2] <= Hexadecimal_To_Seven_Segment:hex5.port1
HEX4[3] <= Hexadecimal_To_Seven_Segment:hex5.port1
HEX4[4] <= Hexadecimal_To_Seven_Segment:hex5.port1
HEX4[5] <= Hexadecimal_To_Seven_Segment:hex5.port1
HEX4[6] <= Hexadecimal_To_Seven_Segment:hex5.port1
HEX5[0] <= Hexadecimal_To_Seven_Segment:hex6.port1
HEX5[1] <= Hexadecimal_To_Seven_Segment:hex6.port1
HEX5[2] <= Hexadecimal_To_Seven_Segment:hex6.port1
HEX5[3] <= Hexadecimal_To_Seven_Segment:hex6.port1
HEX5[4] <= Hexadecimal_To_Seven_Segment:hex6.port1
HEX5[5] <= Hexadecimal_To_Seven_Segment:hex6.port1
HEX5[6] <= Hexadecimal_To_Seven_Segment:hex6.port1
HEX6[0] <= Hexadecimal_To_Seven_Segment:hex7.port1
HEX6[1] <= Hexadecimal_To_Seven_Segment:hex7.port1
HEX6[2] <= Hexadecimal_To_Seven_Segment:hex7.port1
HEX6[3] <= Hexadecimal_To_Seven_Segment:hex7.port1
HEX6[4] <= Hexadecimal_To_Seven_Segment:hex7.port1
HEX6[5] <= Hexadecimal_To_Seven_Segment:hex7.port1
HEX6[6] <= Hexadecimal_To_Seven_Segment:hex7.port1
HEX7[0] <= Hexadecimal_To_Seven_Segment:hex8.port1
HEX7[1] <= Hexadecimal_To_Seven_Segment:hex8.port1
HEX7[2] <= Hexadecimal_To_Seven_Segment:hex8.port1
HEX7[3] <= Hexadecimal_To_Seven_Segment:hex8.port1
HEX7[4] <= Hexadecimal_To_Seven_Segment:hex8.port1
HEX7[5] <= Hexadecimal_To_Seven_Segment:hex8.port1
HEX7[6] <= Hexadecimal_To_Seven_Segment:hex8.port1
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LCD_DATA[0] <= lcd:mylcd.port4
LCD_DATA[1] <= lcd:mylcd.port4
LCD_DATA[2] <= lcd:mylcd.port4
LCD_DATA[3] <= lcd:mylcd.port4
LCD_DATA[4] <= lcd:mylcd.port4
LCD_DATA[5] <= lcd:mylcd.port4
LCD_DATA[6] <= lcd:mylcd.port4
LCD_DATA[7] <= lcd:mylcd.port4
LCD_EN <= lcd:mylcd.port6
VGA_B[0] <= vga_controller:vga_ins.b_data
VGA_B[1] <= vga_controller:vga_ins.b_data
VGA_B[2] <= vga_controller:vga_ins.b_data
VGA_B[3] <= vga_controller:vga_ins.b_data
VGA_B[4] <= vga_controller:vga_ins.b_data
VGA_B[5] <= vga_controller:vga_ins.b_data
VGA_B[6] <= vga_controller:vga_ins.b_data
VGA_B[7] <= vga_controller:vga_ins.b_data
VGA_BLANK_N <= vga_controller:vga_ins.oBLANK_n
VGA_CLK <= VGA_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= vga_controller:vga_ins.g_data
VGA_G[1] <= vga_controller:vga_ins.g_data
VGA_G[2] <= vga_controller:vga_ins.g_data
VGA_G[3] <= vga_controller:vga_ins.g_data
VGA_G[4] <= vga_controller:vga_ins.g_data
VGA_G[5] <= vga_controller:vga_ins.g_data
VGA_G[6] <= vga_controller:vga_ins.g_data
VGA_G[7] <= vga_controller:vga_ins.g_data
VGA_R[0] <= vga_controller:vga_ins.r_data
VGA_R[1] <= vga_controller:vga_ins.r_data
VGA_R[2] <= vga_controller:vga_ins.r_data
VGA_R[3] <= vga_controller:vga_ins.r_data
VGA_R[4] <= vga_controller:vga_ins.r_data
VGA_R[5] <= vga_controller:vga_ins.r_data
VGA_R[6] <= vga_controller:vga_ins.r_data
VGA_R[7] <= vga_controller:vga_ins.r_data
VGA_HS <= vga_controller:vga_ins.oHS
VGA_VS <= vga_controller:vga_ins.oVS
VGA_SYNC_N <= <GND>
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => but_right1.IN1
KEY[3] => but_left1.IN1


|skeleton|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|VGA_Audio_PLL:p1
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|skeleton|VGA_Audio_PLL:p1|altpll:altpll_component
inclk[0] => altpll_55j2:auto_generated.inclk[0]
inclk[1] => altpll_55j2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_55j2:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|skeleton|VGA_Audio_PLL:p1|altpll:altpll_component|altpll_55j2:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|skeleton|vga_controller:vga_ins
KEY0 => ~NO_FANOUT~
KEY1 => ~NO_FANOUT~
iRST_n => rst.IN1
iRST_n => ADDR[0].ACLR
iRST_n => ADDR[1].ACLR
iRST_n => ADDR[2].ACLR
iRST_n => ADDR[3].ACLR
iRST_n => ADDR[4].ACLR
iRST_n => ADDR[5].ACLR
iRST_n => ADDR[6].ACLR
iRST_n => ADDR[7].ACLR
iRST_n => ADDR[8].ACLR
iRST_n => ADDR[9].ACLR
iRST_n => ADDR[10].ACLR
iRST_n => ADDR[11].ACLR
iRST_n => ADDR[12].ACLR
iRST_n => ADDR[13].ACLR
iRST_n => ADDR[14].ACLR
iRST_n => ADDR[15].ACLR
iRST_n => ADDR[16].ACLR
iRST_n => ADDR[17].ACLR
iRST_n => ADDR[18].ACLR
iVGA_CLK => iVGA_CLK.IN2
oBLANK_n <= oBLANK_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHS <= oHS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVS <= oVS~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[0] <= ColorData:AccessColor.q
b_data[1] <= ColorData:AccessColor.q
b_data[2] <= ColorData:AccessColor.q
b_data[3] <= ColorData:AccessColor.q
b_data[4] <= ColorData:AccessColor.q
b_data[5] <= ColorData:AccessColor.q
b_data[6] <= ColorData:AccessColor.q
b_data[7] <= ColorData:AccessColor.q
g_data[0] <= ColorData:AccessColor.q
g_data[1] <= ColorData:AccessColor.q
g_data[2] <= ColorData:AccessColor.q
g_data[3] <= ColorData:AccessColor.q
g_data[4] <= ColorData:AccessColor.q
g_data[5] <= ColorData:AccessColor.q
g_data[6] <= ColorData:AccessColor.q
g_data[7] <= ColorData:AccessColor.q
r_data[0] <= ColorData:AccessColor.q
r_data[1] <= ColorData:AccessColor.q
r_data[2] <= ColorData:AccessColor.q
r_data[3] <= ColorData:AccessColor.q
r_data[4] <= ColorData:AccessColor.q
r_data[5] <= ColorData:AccessColor.q
r_data[6] <= ColorData:AccessColor.q
r_data[7] <= ColorData:AccessColor.q
wren_gridData => wren_gridData.IN1
data_gridData[0] => data_gridData[0].IN1
data_gridData[1] => data_gridData[1].IN1
data_gridData[2] => data_gridData[2].IN1
data_gridData[3] => data_gridData[3].IN1
wraddress_gridData[0] => wraddress_gridData[0].IN2
wraddress_gridData[1] => wraddress_gridData[1].IN2
wraddress_gridData[2] => wraddress_gridData[2].IN2
wraddress_gridData[3] => wraddress_gridData[3].IN2
wraddress_gridData[4] => wraddress_gridData[4].IN2
wraddress_gridData[5] => wraddress_gridData[5].IN2
wraddress_gridData[6] => wraddress_gridData[6].IN2
wraddress_gridData[7] => wraddress_gridData[7].IN2
wraddress_gridData[8] => wraddress_gridData[8].IN2
wraddress_gridData[9] => wraddress_gridData[9].IN2
wraddress_gridData[10] => wraddress_gridData[10].IN2
wraddress_gridData[11] => wraddress_gridData[11].IN2
debug_vga_addr[0] <= ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[1] <= ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[2] <= ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[3] <= ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[4] <= ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[5] <= ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[6] <= ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[7] <= ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[8] <= ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[9] <= ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[10] <= ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[11] <= ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[12] <= ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[13] <= ADDR[13].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[14] <= ADDR[14].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[15] <= ADDR[15].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[16] <= ADDR[16].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[17] <= ADDR[17].DB_MAX_OUTPUT_PORT_TYPE
debug_vga_addr[18] <= ADDR[18].DB_MAX_OUTPUT_PORT_TYPE
color_data[0] <= color_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
color_data[1] <= color_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
color_data[2] <= color_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
color_data[3] <= color_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
color_data_in[0] <= GridData:AccessGrid.qb
color_data_in[1] <= GridData:AccessGrid.qb
color_data_in[2] <= GridData:AccessGrid.qb
color_data_in[3] <= GridData:AccessGrid.qb
clock_in => ~NO_FANOUT~


|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins
reset => v_cnt[0].ACLR
reset => v_cnt[1].ACLR
reset => v_cnt[2].ACLR
reset => v_cnt[3].ACLR
reset => v_cnt[4].ACLR
reset => v_cnt[5].ACLR
reset => v_cnt[6].ACLR
reset => v_cnt[7].ACLR
reset => v_cnt[8].ACLR
reset => v_cnt[9].ACLR
reset => h_cnt[0].ACLR
reset => h_cnt[1].ACLR
reset => h_cnt[2].ACLR
reset => h_cnt[3].ACLR
reset => h_cnt[4].ACLR
reset => h_cnt[5].ACLR
reset => h_cnt[6].ACLR
reset => h_cnt[7].ACLR
reset => h_cnt[8].ACLR
reset => h_cnt[9].ACLR
reset => h_cnt[10].ACLR
vga_clk => v_cnt[0].CLK
vga_clk => v_cnt[1].CLK
vga_clk => v_cnt[2].CLK
vga_clk => v_cnt[3].CLK
vga_clk => v_cnt[4].CLK
vga_clk => v_cnt[5].CLK
vga_clk => v_cnt[6].CLK
vga_clk => v_cnt[7].CLK
vga_clk => v_cnt[8].CLK
vga_clk => v_cnt[9].CLK
vga_clk => h_cnt[0].CLK
vga_clk => h_cnt[1].CLK
vga_clk => h_cnt[2].CLK
vga_clk => h_cnt[3].CLK
vga_clk => h_cnt[4].CLK
vga_clk => h_cnt[5].CLK
vga_clk => h_cnt[6].CLK
vga_clk => h_cnt[7].CLK
vga_clk => h_cnt[8].CLK
vga_clk => h_cnt[9].CLK
vga_clk => h_cnt[10].CLK
vga_clk => blank_n~reg0.CLK
vga_clk => VS~reg0.CLK
vga_clk => HS~reg0.CLK
blank_n <= blank_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HS <= HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|GridData:AccessGrid
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
rdaddress_a[0] => rdaddress_a[0].IN1
rdaddress_a[1] => rdaddress_a[1].IN1
rdaddress_a[2] => rdaddress_a[2].IN1
rdaddress_a[3] => rdaddress_a[3].IN1
rdaddress_a[4] => rdaddress_a[4].IN1
rdaddress_a[5] => rdaddress_a[5].IN1
rdaddress_a[6] => rdaddress_a[6].IN1
rdaddress_a[7] => rdaddress_a[7].IN1
rdaddress_a[8] => rdaddress_a[8].IN1
rdaddress_a[9] => rdaddress_a[9].IN1
rdaddress_a[10] => rdaddress_a[10].IN1
rdaddress_a[11] => rdaddress_a[11].IN1
rdaddress_b[0] => rdaddress_b[0].IN1
rdaddress_b[1] => rdaddress_b[1].IN1
rdaddress_b[2] => rdaddress_b[2].IN1
rdaddress_b[3] => rdaddress_b[3].IN1
rdaddress_b[4] => rdaddress_b[4].IN1
rdaddress_b[5] => rdaddress_b[5].IN1
rdaddress_b[6] => rdaddress_b[6].IN1
rdaddress_b[7] => rdaddress_b[7].IN1
rdaddress_b[8] => rdaddress_b[8].IN1
rdaddress_b[9] => rdaddress_b[9].IN1
rdaddress_b[10] => rdaddress_b[10].IN1
rdaddress_b[11] => rdaddress_b[11].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wren => wren.IN1
qa[0] <= alt3pram:alt3pram_component.qa
qa[1] <= alt3pram:alt3pram_component.qa
qa[2] <= alt3pram:alt3pram_component.qa
qa[3] <= alt3pram:alt3pram_component.qa
qb[0] <= alt3pram:alt3pram_component.qb
qb[1] <= alt3pram:alt3pram_component.qb
qb[2] <= alt3pram:alt3pram_component.qb
qb[3] <= alt3pram:alt3pram_component.qb


|skeleton|vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component
wren => altdpram:altdpram_component1.wren
wren => altdpram:altdpram_component2.wren
data[0] => altdpram:altdpram_component1.data[0]
data[0] => altdpram:altdpram_component2.data[0]
data[1] => altdpram:altdpram_component1.data[1]
data[1] => altdpram:altdpram_component2.data[1]
data[2] => altdpram:altdpram_component1.data[2]
data[2] => altdpram:altdpram_component2.data[2]
data[3] => altdpram:altdpram_component1.data[3]
data[3] => altdpram:altdpram_component2.data[3]
wraddress[0] => altdpram:altdpram_component1.wraddress[0]
wraddress[0] => altdpram:altdpram_component2.wraddress[0]
wraddress[1] => altdpram:altdpram_component1.wraddress[1]
wraddress[1] => altdpram:altdpram_component2.wraddress[1]
wraddress[2] => altdpram:altdpram_component1.wraddress[2]
wraddress[2] => altdpram:altdpram_component2.wraddress[2]
wraddress[3] => altdpram:altdpram_component1.wraddress[3]
wraddress[3] => altdpram:altdpram_component2.wraddress[3]
wraddress[4] => altdpram:altdpram_component1.wraddress[4]
wraddress[4] => altdpram:altdpram_component2.wraddress[4]
wraddress[5] => altdpram:altdpram_component1.wraddress[5]
wraddress[5] => altdpram:altdpram_component2.wraddress[5]
wraddress[6] => altdpram:altdpram_component1.wraddress[6]
wraddress[6] => altdpram:altdpram_component2.wraddress[6]
wraddress[7] => altdpram:altdpram_component1.wraddress[7]
wraddress[7] => altdpram:altdpram_component2.wraddress[7]
wraddress[8] => altdpram:altdpram_component1.wraddress[8]
wraddress[8] => altdpram:altdpram_component2.wraddress[8]
wraddress[9] => altdpram:altdpram_component1.wraddress[9]
wraddress[9] => altdpram:altdpram_component2.wraddress[9]
wraddress[10] => altdpram:altdpram_component1.wraddress[10]
wraddress[10] => altdpram:altdpram_component2.wraddress[10]
wraddress[11] => altdpram:altdpram_component1.wraddress[11]
wraddress[11] => altdpram:altdpram_component2.wraddress[11]
inclock => altdpram:altdpram_component1.inclock
inclock => altdpram:altdpram_component2.inclock
inclocken => ~NO_FANOUT~
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
rdaddress_a[0] => altdpram:altdpram_component1.rdaddress[0]
rdaddress_a[1] => altdpram:altdpram_component1.rdaddress[1]
rdaddress_a[2] => altdpram:altdpram_component1.rdaddress[2]
rdaddress_a[3] => altdpram:altdpram_component1.rdaddress[3]
rdaddress_a[4] => altdpram:altdpram_component1.rdaddress[4]
rdaddress_a[5] => altdpram:altdpram_component1.rdaddress[5]
rdaddress_a[6] => altdpram:altdpram_component1.rdaddress[6]
rdaddress_a[7] => altdpram:altdpram_component1.rdaddress[7]
rdaddress_a[8] => altdpram:altdpram_component1.rdaddress[8]
rdaddress_a[9] => altdpram:altdpram_component1.rdaddress[9]
rdaddress_a[10] => altdpram:altdpram_component1.rdaddress[10]
rdaddress_a[11] => altdpram:altdpram_component1.rdaddress[11]
rdaddress_b[0] => altdpram:altdpram_component2.rdaddress[0]
rdaddress_b[1] => altdpram:altdpram_component2.rdaddress[1]
rdaddress_b[2] => altdpram:altdpram_component2.rdaddress[2]
rdaddress_b[3] => altdpram:altdpram_component2.rdaddress[3]
rdaddress_b[4] => altdpram:altdpram_component2.rdaddress[4]
rdaddress_b[5] => altdpram:altdpram_component2.rdaddress[5]
rdaddress_b[6] => altdpram:altdpram_component2.rdaddress[6]
rdaddress_b[7] => altdpram:altdpram_component2.rdaddress[7]
rdaddress_b[8] => altdpram:altdpram_component2.rdaddress[8]
rdaddress_b[9] => altdpram:altdpram_component2.rdaddress[9]
rdaddress_b[10] => altdpram:altdpram_component2.rdaddress[10]
rdaddress_b[11] => altdpram:altdpram_component2.rdaddress[11]
qa[0] <= altdpram:altdpram_component1.q[0]
qa[1] <= altdpram:altdpram_component1.q[1]
qa[2] <= altdpram:altdpram_component1.q[2]
qa[3] <= altdpram:altdpram_component1.q[3]
qb[0] <= altdpram:altdpram_component2.q[0]
qb[1] <= altdpram:altdpram_component2.q[1]
qb[2] <= altdpram:altdpram_component2.q[2]
qb[3] <= altdpram:altdpram_component2.q[3]


|skeleton|vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component|altdpram:altdpram_component1
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
wraddress[5] => altsyncram:ram_block.address_a[5]
wraddress[6] => altsyncram:ram_block.address_a[6]
wraddress[7] => altsyncram:ram_block.address_a[7]
wraddress[8] => altsyncram:ram_block.address_a[8]
wraddress[9] => altsyncram:ram_block.address_a[9]
wraddress[10] => altsyncram:ram_block.address_a[10]
wraddress[11] => altsyncram:ram_block.address_a[11]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
rdaddress[5] => altsyncram:ram_block.address_b[5]
rdaddress[6] => altsyncram:ram_block.address_b[6]
rdaddress[7] => altsyncram:ram_block.address_b[7]
rdaddress[8] => altsyncram:ram_block.address_b[8]
rdaddress[9] => altsyncram:ram_block.address_b[9]
rdaddress[10] => altsyncram:ram_block.address_b[10]
rdaddress[11] => altsyncram:ram_block.address_b[11]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]


|skeleton|vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block
wren_a => altsyncram_n5s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n5s1:auto_generated.data_a[0]
data_a[1] => altsyncram_n5s1:auto_generated.data_a[1]
data_a[2] => altsyncram_n5s1:auto_generated.data_a[2]
data_a[3] => altsyncram_n5s1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
address_a[0] => altsyncram_n5s1:auto_generated.address_a[0]
address_a[1] => altsyncram_n5s1:auto_generated.address_a[1]
address_a[2] => altsyncram_n5s1:auto_generated.address_a[2]
address_a[3] => altsyncram_n5s1:auto_generated.address_a[3]
address_a[4] => altsyncram_n5s1:auto_generated.address_a[4]
address_a[5] => altsyncram_n5s1:auto_generated.address_a[5]
address_a[6] => altsyncram_n5s1:auto_generated.address_a[6]
address_a[7] => altsyncram_n5s1:auto_generated.address_a[7]
address_a[8] => altsyncram_n5s1:auto_generated.address_a[8]
address_a[9] => altsyncram_n5s1:auto_generated.address_a[9]
address_a[10] => altsyncram_n5s1:auto_generated.address_a[10]
address_a[11] => altsyncram_n5s1:auto_generated.address_a[11]
address_b[0] => altsyncram_n5s1:auto_generated.address_b[0]
address_b[1] => altsyncram_n5s1:auto_generated.address_b[1]
address_b[2] => altsyncram_n5s1:auto_generated.address_b[2]
address_b[3] => altsyncram_n5s1:auto_generated.address_b[3]
address_b[4] => altsyncram_n5s1:auto_generated.address_b[4]
address_b[5] => altsyncram_n5s1:auto_generated.address_b[5]
address_b[6] => altsyncram_n5s1:auto_generated.address_b[6]
address_b[7] => altsyncram_n5s1:auto_generated.address_b[7]
address_b[8] => altsyncram_n5s1:auto_generated.address_b[8]
address_b[9] => altsyncram_n5s1:auto_generated.address_b[9]
address_b[10] => altsyncram_n5s1:auto_generated.address_b[10]
address_b[11] => altsyncram_n5s1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n5s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_b[0] <= altsyncram_n5s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_n5s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_n5s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_n5s1:auto_generated.q_b[3]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_n5s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|skeleton|vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component|altdpram:altdpram_component2
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
wraddress[5] => altsyncram:ram_block.address_a[5]
wraddress[6] => altsyncram:ram_block.address_a[6]
wraddress[7] => altsyncram:ram_block.address_a[7]
wraddress[8] => altsyncram:ram_block.address_a[8]
wraddress[9] => altsyncram:ram_block.address_a[9]
wraddress[10] => altsyncram:ram_block.address_a[10]
wraddress[11] => altsyncram:ram_block.address_a[11]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
rdaddress[5] => altsyncram:ram_block.address_b[5]
rdaddress[6] => altsyncram:ram_block.address_b[6]
rdaddress[7] => altsyncram:ram_block.address_b[7]
rdaddress[8] => altsyncram:ram_block.address_b[8]
rdaddress[9] => altsyncram:ram_block.address_b[9]
rdaddress[10] => altsyncram:ram_block.address_b[10]
rdaddress[11] => altsyncram:ram_block.address_b[11]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]


|skeleton|vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block
wren_a => altsyncram_n5s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n5s1:auto_generated.data_a[0]
data_a[1] => altsyncram_n5s1:auto_generated.data_a[1]
data_a[2] => altsyncram_n5s1:auto_generated.data_a[2]
data_a[3] => altsyncram_n5s1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
address_a[0] => altsyncram_n5s1:auto_generated.address_a[0]
address_a[1] => altsyncram_n5s1:auto_generated.address_a[1]
address_a[2] => altsyncram_n5s1:auto_generated.address_a[2]
address_a[3] => altsyncram_n5s1:auto_generated.address_a[3]
address_a[4] => altsyncram_n5s1:auto_generated.address_a[4]
address_a[5] => altsyncram_n5s1:auto_generated.address_a[5]
address_a[6] => altsyncram_n5s1:auto_generated.address_a[6]
address_a[7] => altsyncram_n5s1:auto_generated.address_a[7]
address_a[8] => altsyncram_n5s1:auto_generated.address_a[8]
address_a[9] => altsyncram_n5s1:auto_generated.address_a[9]
address_a[10] => altsyncram_n5s1:auto_generated.address_a[10]
address_a[11] => altsyncram_n5s1:auto_generated.address_a[11]
address_b[0] => altsyncram_n5s1:auto_generated.address_b[0]
address_b[1] => altsyncram_n5s1:auto_generated.address_b[1]
address_b[2] => altsyncram_n5s1:auto_generated.address_b[2]
address_b[3] => altsyncram_n5s1:auto_generated.address_b[3]
address_b[4] => altsyncram_n5s1:auto_generated.address_b[4]
address_b[5] => altsyncram_n5s1:auto_generated.address_b[5]
address_b[6] => altsyncram_n5s1:auto_generated.address_b[6]
address_b[7] => altsyncram_n5s1:auto_generated.address_b[7]
address_b[8] => altsyncram_n5s1:auto_generated.address_b[8]
address_b[9] => altsyncram_n5s1:auto_generated.address_b[9]
address_b[10] => altsyncram_n5s1:auto_generated.address_b[10]
address_b[11] => altsyncram_n5s1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n5s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_b[0] <= altsyncram_n5s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_n5s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_n5s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_n5s1:auto_generated.q_b[3]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|vga_controller:vga_ins|GridData:AccessGrid|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_n5s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|skeleton|vga_controller:vga_ins|ColorData:AccessColor
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|vga_controller:vga_ins|ColorData:AccessColor|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_75a1:auto_generated.address_a[0]
address_a[1] => altsyncram_75a1:auto_generated.address_a[1]
address_a[2] => altsyncram_75a1:auto_generated.address_a[2]
address_a[3] => altsyncram_75a1:auto_generated.address_a[3]
address_a[4] => altsyncram_75a1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_75a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_75a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_75a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_75a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_75a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_75a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_75a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_75a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_75a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_75a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_75a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_75a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_75a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_75a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_75a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_75a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_75a1:auto_generated.q_a[15]
q_a[16] <= altsyncram_75a1:auto_generated.q_a[16]
q_a[17] <= altsyncram_75a1:auto_generated.q_a[17]
q_a[18] <= altsyncram_75a1:auto_generated.q_a[18]
q_a[19] <= altsyncram_75a1:auto_generated.q_a[19]
q_a[20] <= altsyncram_75a1:auto_generated.q_a[20]
q_a[21] <= altsyncram_75a1:auto_generated.q_a[21]
q_a[22] <= altsyncram_75a1:auto_generated.q_a[22]
q_a[23] <= altsyncram_75a1:auto_generated.q_a[23]
q_a[24] <= altsyncram_75a1:auto_generated.q_a[24]
q_a[25] <= altsyncram_75a1:auto_generated.q_a[25]
q_a[26] <= altsyncram_75a1:auto_generated.q_a[26]
q_a[27] <= altsyncram_75a1:auto_generated.q_a[27]
q_a[28] <= altsyncram_75a1:auto_generated.q_a[28]
q_a[29] <= altsyncram_75a1:auto_generated.q_a[29]
q_a[30] <= altsyncram_75a1:auto_generated.q_a[30]
q_a[31] <= altsyncram_75a1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|vga_controller:vga_ins|ColorData:AccessColor|altsyncram:altsyncram_component|altsyncram_75a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|skeleton|processor:myprocessor
clock => clock.IN1806
reset => rs.IN1807
ps2_key_pressed => ~NO_FANOUT~
ps2_out[0] => ~NO_FANOUT~
ps2_out[1] => ~NO_FANOUT~
ps2_out[2] => ~NO_FANOUT~
ps2_out[3] => ~NO_FANOUT~
ps2_out[4] => ~NO_FANOUT~
ps2_out[5] => ~NO_FANOUT~
ps2_out[6] => ~NO_FANOUT~
ps2_out[7] => ~NO_FANOUT~
lcd_write <= <GND>
lcd_data[0] <= <GND>
lcd_data[1] <= <GND>
lcd_data[2] <= <GND>
lcd_data[3] <= <GND>
lcd_data[4] <= <GND>
lcd_data[5] <= <GND>
lcd_data[6] <= <GND>
lcd_data[7] <= <GND>
lcd_data[8] <= <GND>
lcd_data[9] <= <GND>
lcd_data[10] <= <GND>
lcd_data[11] <= <GND>
lcd_data[12] <= <GND>
lcd_data[13] <= <GND>
lcd_data[14] <= <GND>
lcd_data[15] <= <GND>
lcd_data[16] <= <GND>
lcd_data[17] <= <GND>
lcd_data[18] <= <GND>
lcd_data[19] <= <GND>
lcd_data[20] <= <GND>
lcd_data[21] <= <GND>
lcd_data[22] <= <GND>
lcd_data[23] <= <GND>
lcd_data[24] <= <GND>
lcd_data[25] <= <GND>
lcd_data[26] <= <GND>
lcd_data[27] <= <GND>
lcd_data[28] <= <GND>
lcd_data[29] <= <GND>
lcd_data[30] <= <GND>
lcd_data[31] <= <GND>
debug_data[0] <= debug_data[0].DB_MAX_OUTPUT_PORT_TYPE
debug_data[1] <= debug_data[1].DB_MAX_OUTPUT_PORT_TYPE
debug_data[2] <= debug_data[2].DB_MAX_OUTPUT_PORT_TYPE
debug_data[3] <= debug_data[3].DB_MAX_OUTPUT_PORT_TYPE
debug_data[4] <= debug_data[4].DB_MAX_OUTPUT_PORT_TYPE
debug_data[5] <= debug_data[5].DB_MAX_OUTPUT_PORT_TYPE
debug_data[6] <= debug_data[6].DB_MAX_OUTPUT_PORT_TYPE
debug_data[7] <= debug_data[7].DB_MAX_OUTPUT_PORT_TYPE
debug_data[8] <= debug_data[8].DB_MAX_OUTPUT_PORT_TYPE
debug_data[9] <= debug_data[9].DB_MAX_OUTPUT_PORT_TYPE
debug_data[10] <= debug_data[10].DB_MAX_OUTPUT_PORT_TYPE
debug_data[11] <= debug_data[11].DB_MAX_OUTPUT_PORT_TYPE
debug_data[12] <= debug_data[12].DB_MAX_OUTPUT_PORT_TYPE
debug_data[13] <= debug_data[13].DB_MAX_OUTPUT_PORT_TYPE
debug_data[14] <= debug_data[14].DB_MAX_OUTPUT_PORT_TYPE
debug_data[15] <= debug_data[15].DB_MAX_OUTPUT_PORT_TYPE
debug_data[16] <= debug_data[16].DB_MAX_OUTPUT_PORT_TYPE
debug_data[17] <= debug_data[17].DB_MAX_OUTPUT_PORT_TYPE
debug_data[18] <= debug_data[18].DB_MAX_OUTPUT_PORT_TYPE
debug_data[19] <= debug_data[19].DB_MAX_OUTPUT_PORT_TYPE
debug_data[20] <= debug_data[20].DB_MAX_OUTPUT_PORT_TYPE
debug_data[21] <= debug_data[21].DB_MAX_OUTPUT_PORT_TYPE
debug_data[22] <= debug_data[22].DB_MAX_OUTPUT_PORT_TYPE
debug_data[23] <= debug_data[23].DB_MAX_OUTPUT_PORT_TYPE
debug_data[24] <= debug_data[24].DB_MAX_OUTPUT_PORT_TYPE
debug_data[25] <= debug_data[25].DB_MAX_OUTPUT_PORT_TYPE
debug_data[26] <= debug_data[26].DB_MAX_OUTPUT_PORT_TYPE
debug_data[27] <= debug_data[27].DB_MAX_OUTPUT_PORT_TYPE
debug_data[28] <= debug_data[28].DB_MAX_OUTPUT_PORT_TYPE
debug_data[29] <= debug_data[29].DB_MAX_OUTPUT_PORT_TYPE
debug_data[30] <= debug_data[30].DB_MAX_OUTPUT_PORT_TYPE
debug_data[31] <= debug_data[31].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[0] <= ALU_result_M[0].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[1] <= ALU_result_M[1].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[2] <= ALU_result_M[2].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[3] <= ALU_result_M[3].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[4] <= ALU_result_M[4].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[5] <= ALU_result_M[5].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[6] <= ALU_result_M[6].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[7] <= ALU_result_M[7].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[8] <= ALU_result_M[8].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[9] <= ALU_result_M[9].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[10] <= ALU_result_M[10].DB_MAX_OUTPUT_PORT_TYPE
debug_addr[11] <= ALU_result_M[11].DB_MAX_OUTPUT_PORT_TYPE
but_left1 => p1_buff[0].IN1
but_right1 => p1_buff[1].IN1
but_left2 => p2_buff[0].IN1
but_right2 => p2_buff[1].IN1
player_color_val[0] <= Grid:myGrid.player_color_val
player_color_val[1] <= Grid:myGrid.player_color_val
player_color_val[2] <= Grid:myGrid.player_color_val
player_color_val[3] <= Grid:myGrid.player_color_val
player_grid_position[0] <= Grid:myGrid.player_grid_position
player_grid_position[1] <= Grid:myGrid.player_grid_position
player_grid_position[2] <= Grid:myGrid.player_grid_position
player_grid_position[3] <= Grid:myGrid.player_grid_position
player_grid_position[4] <= Grid:myGrid.player_grid_position
player_grid_position[5] <= Grid:myGrid.player_grid_position
player_grid_position[6] <= Grid:myGrid.player_grid_position
player_grid_position[7] <= Grid:myGrid.player_grid_position
player_grid_position[8] <= Grid:myGrid.player_grid_position
player_grid_position[9] <= Grid:myGrid.player_grid_position
player_grid_position[10] <= Grid:myGrid.player_grid_position
player_grid_position[11] <= Grid:myGrid.player_grid_position
super_enable <= Grid:myGrid.super_enable_out
play_1_x_debug[0] <= regFile:registers.play_1_x_debug
play_1_x_debug[1] <= regFile:registers.play_1_x_debug
play_1_x_debug[2] <= regFile:registers.play_1_x_debug
play_1_x_debug[3] <= regFile:registers.play_1_x_debug
play_1_x_debug[4] <= regFile:registers.play_1_x_debug
play_1_x_debug[5] <= regFile:registers.play_1_x_debug
play_1_x_debug[6] <= regFile:registers.play_1_x_debug
play_1_x_debug[7] <= regFile:registers.play_1_x_debug
play_1_y_debug[0] <= regFile:registers.play_1_y_debug
play_1_y_debug[1] <= regFile:registers.play_1_y_debug
play_1_y_debug[2] <= regFile:registers.play_1_y_debug
play_1_y_debug[3] <= regFile:registers.play_1_y_debug
play_1_y_debug[4] <= regFile:registers.play_1_y_debug
play_1_y_debug[5] <= regFile:registers.play_1_y_debug
play_1_y_debug[6] <= regFile:registers.play_1_y_debug
play_1_y_debug[7] <= regFile:registers.play_1_y_debug
play_2_x_debug[0] <= regFile:registers.play_2_x_debug
play_2_x_debug[1] <= regFile:registers.play_2_x_debug
play_2_x_debug[2] <= regFile:registers.play_2_x_debug
play_2_x_debug[3] <= regFile:registers.play_2_x_debug
play_2_x_debug[4] <= regFile:registers.play_2_x_debug
play_2_x_debug[5] <= regFile:registers.play_2_x_debug
play_2_x_debug[6] <= regFile:registers.play_2_x_debug
play_2_x_debug[7] <= regFile:registers.play_2_x_debug
play_2_y_debug[0] <= regFile:registers.play_2_y_debug
play_2_y_debug[1] <= regFile:registers.play_2_y_debug
play_2_y_debug[2] <= regFile:registers.play_2_y_debug
play_2_y_debug[3] <= regFile:registers.play_2_y_debug
play_2_y_debug[4] <= regFile:registers.play_2_y_debug
play_2_y_debug[5] <= regFile:registers.play_2_y_debug
play_2_y_debug[6] <= regFile:registers.play_2_y_debug
play_2_y_debug[7] <= regFile:registers.play_2_y_debug
stat_out_X[0] <= stat_out_X[0].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[1] <= stat_out_X[1].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[2] <= stat_out_X[2].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[3] <= stat_out_X[3].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[4] <= stat_out_X[4].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[5] <= stat_out_X[5].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[6] <= stat_out_X[6].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[7] <= stat_out_X[7].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[8] <= stat_out_X[8].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[9] <= stat_out_X[9].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[10] <= stat_out_X[10].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[11] <= stat_out_X[11].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[12] <= stat_out_X[12].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[13] <= stat_out_X[13].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[14] <= stat_out_X[14].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[15] <= stat_out_X[15].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[16] <= stat_out_X[16].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[17] <= stat_out_X[17].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[18] <= stat_out_X[18].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[19] <= stat_out_X[19].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[20] <= stat_out_X[20].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[21] <= stat_out_X[21].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[22] <= stat_out_X[22].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[23] <= stat_out_X[23].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[24] <= stat_out_X[24].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[25] <= stat_out_X[25].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[26] <= stat_out_X[26].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[27] <= stat_out_X[27].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[28] <= stat_out_X[28].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[29] <= stat_out_X[29].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[30] <= stat_out_X[30].DB_MAX_OUTPUT_PORT_TYPE
stat_out_X[31] <= stat_out_X[31].DB_MAX_OUTPUT_PORT_TYPE
PC_F[0] <= PC_F[0].DB_MAX_OUTPUT_PORT_TYPE
PC_F[1] <= PC_F[1].DB_MAX_OUTPUT_PORT_TYPE
PC_F[2] <= PC_F[2].DB_MAX_OUTPUT_PORT_TYPE
PC_F[3] <= PC_F[3].DB_MAX_OUTPUT_PORT_TYPE
PC_F[4] <= PC_F[4].DB_MAX_OUTPUT_PORT_TYPE
PC_F[5] <= PC_F[5].DB_MAX_OUTPUT_PORT_TYPE
PC_F[6] <= PC_F[6].DB_MAX_OUTPUT_PORT_TYPE
PC_F[7] <= PC_F[7].DB_MAX_OUTPUT_PORT_TYPE
PC_F[8] <= PC_F[8].DB_MAX_OUTPUT_PORT_TYPE
PC_F[9] <= PC_F[9].DB_MAX_OUTPUT_PORT_TYPE
PC_F[10] <= PC_F[10].DB_MAX_OUTPUT_PORT_TYPE
PC_F[11] <= PC_F[11].DB_MAX_OUTPUT_PORT_TYPE
PC_F[12] <= PC_F[12].DB_MAX_OUTPUT_PORT_TYPE
PC_F[13] <= PC_F[13].DB_MAX_OUTPUT_PORT_TYPE
PC_F[14] <= PC_F[14].DB_MAX_OUTPUT_PORT_TYPE
PC_F[15] <= PC_F[15].DB_MAX_OUTPUT_PORT_TYPE
PC_F[16] <= PC_F[16].DB_MAX_OUTPUT_PORT_TYPE
PC_F[17] <= PC_F[17].DB_MAX_OUTPUT_PORT_TYPE
PC_F[18] <= PC_F[18].DB_MAX_OUTPUT_PORT_TYPE
PC_F[19] <= PC_F[19].DB_MAX_OUTPUT_PORT_TYPE
PC_F[20] <= PC_F[20].DB_MAX_OUTPUT_PORT_TYPE
PC_F[21] <= PC_F[21].DB_MAX_OUTPUT_PORT_TYPE
PC_F[22] <= PC_F[22].DB_MAX_OUTPUT_PORT_TYPE
PC_F[23] <= PC_F[23].DB_MAX_OUTPUT_PORT_TYPE
PC_F[24] <= PC_F[24].DB_MAX_OUTPUT_PORT_TYPE
PC_F[25] <= PC_F[25].DB_MAX_OUTPUT_PORT_TYPE
PC_F[26] <= PC_F[26].DB_MAX_OUTPUT_PORT_TYPE
PC_F[27] <= PC_F[27].DB_MAX_OUTPUT_PORT_TYPE
PC_F[28] <= PC_F[28].DB_MAX_OUTPUT_PORT_TYPE
PC_F[29] <= PC_F[29].DB_MAX_OUTPUT_PORT_TYPE
PC_F[30] <= PC_F[30].DB_MAX_OUTPUT_PORT_TYPE
PC_F[31] <= PC_F[31].DB_MAX_OUTPUT_PORT_TYPE
reg31_debug[0] <= stat_out_X[0].DB_MAX_OUTPUT_PORT_TYPE
reg31_debug[1] <= stat_out_X[1].DB_MAX_OUTPUT_PORT_TYPE
reg31_debug[2] <= stat_out_X[2].DB_MAX_OUTPUT_PORT_TYPE
reg31_debug[3] <= stat_out_X[3].DB_MAX_OUTPUT_PORT_TYPE
reg31_debug[4] <= stat_out_X[4].DB_MAX_OUTPUT_PORT_TYPE
reg31_debug[5] <= stat_out_X[5].DB_MAX_OUTPUT_PORT_TYPE
reg31_debug[6] <= stat_out_X[6].DB_MAX_OUTPUT_PORT_TYPE
reg31_debug[7] <= stat_out_X[7].DB_MAX_OUTPUT_PORT_TYPE
reg31_debug[8] <= stat_out_X[8].DB_MAX_OUTPUT_PORT_TYPE
reg31_debug[9] <= stat_out_X[9].DB_MAX_OUTPUT_PORT_TYPE
reg31_debug[10] <= stat_out_X[10].DB_MAX_OUTPUT_PORT_TYPE
reg31_debug[11] <= stat_out_X[11].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[0] <= regWriteData_W[0].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[1] <= regWriteData_W[1].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[2] <= regWriteData_W[2].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[3] <= regWriteData_W[3].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[4] <= regWriteData_W[4].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[5] <= regWriteData_W[5].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[6] <= regWriteData_W[6].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[7] <= regWriteData_W[7].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[8] <= regWriteData_W[8].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[9] <= regWriteData_W[9].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[10] <= regWriteData_W[10].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[11] <= regWriteData_W[11].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[12] <= regWriteData_W[12].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[13] <= regWriteData_W[13].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[14] <= regWriteData_W[14].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[15] <= regWriteData_W[15].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[16] <= regWriteData_W[16].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[17] <= regWriteData_W[17].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[18] <= regWriteData_W[18].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[19] <= regWriteData_W[19].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[20] <= regWriteData_W[20].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[21] <= regWriteData_W[21].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[22] <= regWriteData_W[22].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[23] <= regWriteData_W[23].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[24] <= regWriteData_W[24].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[25] <= regWriteData_W[25].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[26] <= regWriteData_W[26].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[27] <= regWriteData_W[27].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[28] <= regWriteData_W[28].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[29] <= regWriteData_W[29].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[30] <= regWriteData_W[30].DB_MAX_OUTPUT_PORT_TYPE
regWriteData_W[31] <= regWriteData_W[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32B:STATUS
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:STATUS|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid
play_x[0] => grid_address[0].IN2
play_x[1] => grid_address[1].IN2
play_x[2] => grid_address[2].IN2
play_x[3] => grid_address[3].IN2
play_x[4] => grid_address[4].IN2
play_x[5] => grid_address[5].IN2
play_x[6] => ~NO_FANOUT~
play_x[7] => ~NO_FANOUT~
play_x[8] => ~NO_FANOUT~
play_x[9] => ~NO_FANOUT~
play_x[10] => ~NO_FANOUT~
play_x[11] => ~NO_FANOUT~
play_x[12] => ~NO_FANOUT~
play_x[13] => ~NO_FANOUT~
play_x[14] => ~NO_FANOUT~
play_x[15] => ~NO_FANOUT~
play_x[16] => ~NO_FANOUT~
play_x[17] => ~NO_FANOUT~
play_x[18] => ~NO_FANOUT~
play_x[19] => ~NO_FANOUT~
play_x[20] => ~NO_FANOUT~
play_x[21] => ~NO_FANOUT~
play_x[22] => ~NO_FANOUT~
play_x[23] => ~NO_FANOUT~
play_x[24] => ~NO_FANOUT~
play_x[25] => ~NO_FANOUT~
play_x[26] => ~NO_FANOUT~
play_x[27] => ~NO_FANOUT~
play_x[28] => ~NO_FANOUT~
play_x[29] => ~NO_FANOUT~
play_x[30] => ~NO_FANOUT~
play_x[31] => ~NO_FANOUT~
play_y[0] => grid_address[6].IN2
play_y[1] => grid_address[7].IN2
play_y[2] => grid_address[8].IN2
play_y[3] => grid_address[9].IN2
play_y[4] => grid_address[10].IN2
play_y[5] => grid_address[11].IN2
play_y[6] => ~NO_FANOUT~
play_y[7] => ~NO_FANOUT~
play_y[8] => ~NO_FANOUT~
play_y[9] => ~NO_FANOUT~
play_y[10] => ~NO_FANOUT~
play_y[11] => ~NO_FANOUT~
play_y[12] => ~NO_FANOUT~
play_y[13] => ~NO_FANOUT~
play_y[14] => ~NO_FANOUT~
play_y[15] => ~NO_FANOUT~
play_y[16] => ~NO_FANOUT~
play_y[17] => ~NO_FANOUT~
play_y[18] => ~NO_FANOUT~
play_y[19] => ~NO_FANOUT~
play_y[20] => ~NO_FANOUT~
play_y[21] => ~NO_FANOUT~
play_y[22] => ~NO_FANOUT~
play_y[23] => ~NO_FANOUT~
play_y[24] => ~NO_FANOUT~
play_y[25] => ~NO_FANOUT~
play_y[26] => ~NO_FANOUT~
play_y[27] => ~NO_FANOUT~
play_y[28] => ~NO_FANOUT~
play_y[29] => ~NO_FANOUT~
play_y[30] => ~NO_FANOUT~
play_y[31] => ~NO_FANOUT~
play_num => play_num.IN1
exc_out[0] <= exc_out.DB_MAX_OUTPUT_PORT_TYPE
exc_out[1] <= isWinOne.DB_MAX_OUTPUT_PORT_TYPE
exc_out[2] <= exc_out.DB_MAX_OUTPUT_PORT_TYPE
exc_out[3] <= <GND>
exc_out[4] <= <GND>
exc_out[5] <= <GND>
exc_out[6] <= <GND>
exc_out[7] <= <GND>
exc_out[8] <= <GND>
exc_out[9] <= <GND>
exc_out[10] <= <GND>
exc_out[11] <= <GND>
exc_out[12] <= <GND>
exc_out[13] <= <GND>
exc_out[14] <= <GND>
exc_out[15] <= <GND>
exc_out[16] <= <GND>
exc_out[17] <= <GND>
exc_out[18] <= <GND>
exc_out[19] <= <GND>
exc_out[20] <= <GND>
exc_out[21] <= <GND>
exc_out[22] <= <GND>
exc_out[23] <= <GND>
exc_out[24] <= <GND>
exc_out[25] <= <GND>
exc_out[26] <= <GND>
exc_out[27] <= <GND>
exc_out[28] <= <GND>
exc_out[29] <= <GND>
exc_out[30] <= <GND>
exc_out[31] <= <GND>
clock => clock.IN17
reset => reset.IN17
super_enable => super_enable.IN2
player_grid_position[0] <= lagged_address[0].DB_MAX_OUTPUT_PORT_TYPE
player_grid_position[1] <= lagged_address[1].DB_MAX_OUTPUT_PORT_TYPE
player_grid_position[2] <= lagged_address[2].DB_MAX_OUTPUT_PORT_TYPE
player_grid_position[3] <= lagged_address[3].DB_MAX_OUTPUT_PORT_TYPE
player_grid_position[4] <= lagged_address[4].DB_MAX_OUTPUT_PORT_TYPE
player_grid_position[5] <= lagged_address[5].DB_MAX_OUTPUT_PORT_TYPE
player_grid_position[6] <= lagged_address[6].DB_MAX_OUTPUT_PORT_TYPE
player_grid_position[7] <= lagged_address[7].DB_MAX_OUTPUT_PORT_TYPE
player_grid_position[8] <= lagged_address[8].DB_MAX_OUTPUT_PORT_TYPE
player_grid_position[9] <= lagged_address[9].DB_MAX_OUTPUT_PORT_TYPE
player_grid_position[10] <= lagged_address[10].DB_MAX_OUTPUT_PORT_TYPE
player_grid_position[11] <= lagged_address[11].DB_MAX_OUTPUT_PORT_TYPE
player_color_val[0] <= DFFx:buffer_.q
player_color_val[1] <= DFFx:buffer_.q
player_color_val[2] <= <GND>
player_color_val[3] <= <GND>
super_enable_out <= DFFx:df_super_enble.q


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:getaddr[0].buffer_addr0
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:getaddr[0].buffer_addr1
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:getaddr[1].buffer_addr0
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:getaddr[1].buffer_addr1
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:getaddr[2].buffer_addr0
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:getaddr[2].buffer_addr1
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:getaddr[3].buffer_addr0
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:getaddr[3].buffer_addr1
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:getaddr[4].buffer_addr0
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:getaddr[4].buffer_addr1
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:getaddr[5].buffer_addr0
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:getaddr[5].buffer_addr1
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:buffer_
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:df_super_enble
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:buffer_crash
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|DFFx:haltGame
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|Grid:myGrid|memoryGrid:memGridCPU
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
enable => enable.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b


|skeleton|processor:myprocessor|Grid:myGrid|memoryGrid:memGridCPU|altsyncram:altsyncram_component
wren_a => altsyncram_86u1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_86u1:auto_generated.rden_b
data_a[0] => altsyncram_86u1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_86u1:auto_generated.address_a[0]
address_a[1] => altsyncram_86u1:auto_generated.address_a[1]
address_a[2] => altsyncram_86u1:auto_generated.address_a[2]
address_a[3] => altsyncram_86u1:auto_generated.address_a[3]
address_a[4] => altsyncram_86u1:auto_generated.address_a[4]
address_a[5] => altsyncram_86u1:auto_generated.address_a[5]
address_a[6] => altsyncram_86u1:auto_generated.address_a[6]
address_a[7] => altsyncram_86u1:auto_generated.address_a[7]
address_a[8] => altsyncram_86u1:auto_generated.address_a[8]
address_a[9] => altsyncram_86u1:auto_generated.address_a[9]
address_a[10] => altsyncram_86u1:auto_generated.address_a[10]
address_a[11] => altsyncram_86u1:auto_generated.address_a[11]
address_a[12] => altsyncram_86u1:auto_generated.address_a[12]
address_b[0] => altsyncram_86u1:auto_generated.address_b[0]
address_b[1] => altsyncram_86u1:auto_generated.address_b[1]
address_b[2] => altsyncram_86u1:auto_generated.address_b[2]
address_b[3] => altsyncram_86u1:auto_generated.address_b[3]
address_b[4] => altsyncram_86u1:auto_generated.address_b[4]
address_b[5] => altsyncram_86u1:auto_generated.address_b[5]
address_b[6] => altsyncram_86u1:auto_generated.address_b[6]
address_b[7] => altsyncram_86u1:auto_generated.address_b[7]
address_b[8] => altsyncram_86u1:auto_generated.address_b[8]
address_b[9] => altsyncram_86u1:auto_generated.address_b[9]
address_b[10] => altsyncram_86u1:auto_generated.address_b[10]
address_b[11] => altsyncram_86u1:auto_generated.address_b[11]
address_b[12] => altsyncram_86u1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_86u1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_86u1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_86u1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_86u1:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|processor:myprocessor|Grid:myGrid|memoryGrid:memGridCPU|altsyncram:altsyncram_component|altsyncram_86u1:auto_generated
aclr0 => _.IN0
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => decode_5ua:decode2.data[0]
address_a[10] => decode_5ua:decode2.data[1]
address_a[11] => decode_5ua:decode2.data[2]
address_a[12] => decode_5ua:decode2.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => address_reg_b[0].IN0
address_b[10] => address_reg_b[1].IN0
address_b[11] => address_reg_b[2].IN0
address_b[12] => address_reg_b[3].IN0
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => address_reg_b[3].CLK
clock0 => address_reg_b[2].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
clocken0 => address_reg_b[3].IN1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a5.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a7.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
q_b[0] <= mux_eob:mux3.result[0]
rden_b => address_reg_b[3].IN0
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
wren_a => decode_5ua:decode2.enable


|skeleton|processor:myprocessor|Grid:myGrid|memoryGrid:memGridCPU|altsyncram:altsyncram_component|altsyncram_86u1:auto_generated|decode_5ua:decode2
data[0] => w_anode122w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode189w[1].IN0
data[0] => w_anode199w[1].IN1
data[0] => w_anode218w[1].IN0
data[0] => w_anode229w[1].IN1
data[0] => w_anode239w[1].IN0
data[0] => w_anode249w[1].IN1
data[0] => w_anode259w[1].IN0
data[0] => w_anode269w[1].IN1
data[0] => w_anode279w[1].IN0
data[0] => w_anode289w[1].IN1
data[1] => w_anode122w[2].IN0
data[1] => w_anode139w[2].IN0
data[1] => w_anode149w[2].IN1
data[1] => w_anode159w[2].IN1
data[1] => w_anode169w[2].IN0
data[1] => w_anode179w[2].IN0
data[1] => w_anode189w[2].IN1
data[1] => w_anode199w[2].IN1
data[1] => w_anode218w[2].IN0
data[1] => w_anode229w[2].IN0
data[1] => w_anode239w[2].IN1
data[1] => w_anode249w[2].IN1
data[1] => w_anode259w[2].IN0
data[1] => w_anode269w[2].IN0
data[1] => w_anode279w[2].IN1
data[1] => w_anode289w[2].IN1
data[2] => w_anode122w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN0
data[2] => w_anode159w[3].IN0
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode189w[3].IN1
data[2] => w_anode199w[3].IN1
data[2] => w_anode218w[3].IN0
data[2] => w_anode229w[3].IN0
data[2] => w_anode239w[3].IN0
data[2] => w_anode249w[3].IN0
data[2] => w_anode259w[3].IN1
data[2] => w_anode269w[3].IN1
data[2] => w_anode279w[3].IN1
data[2] => w_anode289w[3].IN1
data[3] => w_anode113w[1].IN0
data[3] => w_anode211w[1].IN1
enable => w_anode113w[1].IN0
enable => w_anode211w[1].IN0
eq[0] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode218w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Grid:myGrid|memoryGrid:memGridCPU|altsyncram:altsyncram_component|altsyncram_86u1:auto_generated|mux_eob:mux3
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => w_mux_outputs342w[2].IN0
data[9] => w_mux_outputs342w[2].IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs342w[2].IN1
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|skeleton|processor:myprocessor|register32B:PlayerOne_buff
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerOne_buff|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:PlayerTwo_buff|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|register32B:program_counter|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers
clock => clock.IN32
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_reset => ctrl_reset.IN31
ctrl_writeReg[0] => ctrl_writeReg[0].IN1
ctrl_writeReg[1] => ctrl_writeReg[1].IN1
ctrl_writeReg[2] => ctrl_writeReg[2].IN1
ctrl_writeReg[3] => ctrl_writeReg[3].IN1
ctrl_writeReg[4] => ctrl_writeReg[4].IN1
ctrl_readRegA[0] => ctrl_readRegA[0].IN1
ctrl_readRegA[1] => ctrl_readRegA[1].IN1
ctrl_readRegA[2] => ctrl_readRegA[2].IN1
ctrl_readRegA[3] => ctrl_readRegA[3].IN1
ctrl_readRegA[4] => ctrl_readRegA[4].IN1
ctrl_readRegB[0] => ctrl_readRegB[0].IN1
ctrl_readRegB[1] => ctrl_readRegB[1].IN1
ctrl_readRegB[2] => ctrl_readRegB[2].IN1
ctrl_readRegB[3] => ctrl_readRegB[3].IN1
ctrl_readRegB[4] => ctrl_readRegB[4].IN1
data_writeReg[0] => data_writeReg[0].IN31
data_writeReg[1] => data_writeReg[1].IN31
data_writeReg[2] => data_writeReg[2].IN31
data_writeReg[3] => data_writeReg[3].IN31
data_writeReg[4] => data_writeReg[4].IN31
data_writeReg[5] => data_writeReg[5].IN31
data_writeReg[6] => data_writeReg[6].IN31
data_writeReg[7] => data_writeReg[7].IN31
data_writeReg[8] => data_writeReg[8].IN31
data_writeReg[9] => data_writeReg[9].IN31
data_writeReg[10] => data_writeReg[10].IN31
data_writeReg[11] => data_writeReg[11].IN31
data_writeReg[12] => data_writeReg[12].IN31
data_writeReg[13] => data_writeReg[13].IN31
data_writeReg[14] => data_writeReg[14].IN31
data_writeReg[15] => data_writeReg[15].IN31
data_writeReg[16] => data_writeReg[16].IN31
data_writeReg[17] => data_writeReg[17].IN31
data_writeReg[18] => data_writeReg[18].IN31
data_writeReg[19] => data_writeReg[19].IN31
data_writeReg[20] => data_writeReg[20].IN31
data_writeReg[21] => data_writeReg[21].IN31
data_writeReg[22] => data_writeReg[22].IN31
data_writeReg[23] => data_writeReg[23].IN31
data_writeReg[24] => data_writeReg[24].IN31
data_writeReg[25] => data_writeReg[25].IN31
data_writeReg[26] => data_writeReg[26].IN31
data_writeReg[27] => data_writeReg[27].IN31
data_writeReg[28] => data_writeReg[28].IN31
data_writeReg[29] => data_writeReg[29].IN31
data_writeReg[30] => data_writeReg[30].IN31
data_writeReg[31] => data_writeReg[31].IN31
data_readRegA[0] <= data_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[1] <= data_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[2] <= data_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[3] <= data_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[4] <= data_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[5] <= data_readRegA[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[6] <= data_readRegA[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[7] <= data_readRegA[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[8] <= data_readRegA[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[9] <= data_readRegA[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[10] <= data_readRegA[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[11] <= data_readRegA[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[12] <= data_readRegA[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[13] <= data_readRegA[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[14] <= data_readRegA[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[15] <= data_readRegA[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[16] <= data_readRegA[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[17] <= data_readRegA[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[18] <= data_readRegA[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[19] <= data_readRegA[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[20] <= data_readRegA[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[21] <= data_readRegA[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[22] <= data_readRegA[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[23] <= data_readRegA[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[24] <= data_readRegA[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[25] <= data_readRegA[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[26] <= data_readRegA[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[27] <= data_readRegA[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[28] <= data_readRegA[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[29] <= data_readRegA[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[30] <= data_readRegA[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[31] <= data_readRegA[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[0] <= data_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[1] <= data_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[2] <= data_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[3] <= data_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[4] <= data_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[5] <= data_readRegB[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[6] <= data_readRegB[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[7] <= data_readRegB[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[8] <= data_readRegB[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[9] <= data_readRegB[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[10] <= data_readRegB[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[11] <= data_readRegB[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[12] <= data_readRegB[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[13] <= data_readRegB[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[14] <= data_readRegB[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[15] <= data_readRegB[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[16] <= data_readRegB[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[17] <= data_readRegB[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[18] <= data_readRegB[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[19] <= data_readRegB[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[20] <= data_readRegB[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[21] <= data_readRegB[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[22] <= data_readRegB[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[23] <= data_readRegB[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[24] <= data_readRegB[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[25] <= data_readRegB[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[26] <= data_readRegB[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[27] <= data_readRegB[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[28] <= data_readRegB[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[29] <= data_readRegB[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[30] <= data_readRegB[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[31] <= data_readRegB[31].DB_MAX_OUTPUT_PORT_TYPE
play_1_x_debug[0] <= loop1[31].myW[0].DB_MAX_OUTPUT_PORT_TYPE
play_1_x_debug[1] <= loop1[31].myW[1].DB_MAX_OUTPUT_PORT_TYPE
play_1_x_debug[2] <= loop1[31].myW[2].DB_MAX_OUTPUT_PORT_TYPE
play_1_x_debug[3] <= loop1[31].myW[3].DB_MAX_OUTPUT_PORT_TYPE
play_1_x_debug[4] <= loop1[31].myW[4].DB_MAX_OUTPUT_PORT_TYPE
play_1_x_debug[5] <= loop1[31].myW[5].DB_MAX_OUTPUT_PORT_TYPE
play_1_x_debug[6] <= loop1[31].myW[6].DB_MAX_OUTPUT_PORT_TYPE
play_1_x_debug[7] <= loop1[31].myW[7].DB_MAX_OUTPUT_PORT_TYPE
play_1_y_debug[0] <= loop1[4].myW[0].DB_MAX_OUTPUT_PORT_TYPE
play_1_y_debug[1] <= loop1[4].myW[1].DB_MAX_OUTPUT_PORT_TYPE
play_1_y_debug[2] <= loop1[4].myW[2].DB_MAX_OUTPUT_PORT_TYPE
play_1_y_debug[3] <= loop1[4].myW[3].DB_MAX_OUTPUT_PORT_TYPE
play_1_y_debug[4] <= loop1[4].myW[4].DB_MAX_OUTPUT_PORT_TYPE
play_1_y_debug[5] <= loop1[4].myW[5].DB_MAX_OUTPUT_PORT_TYPE
play_1_y_debug[6] <= loop1[4].myW[6].DB_MAX_OUTPUT_PORT_TYPE
play_1_y_debug[7] <= loop1[4].myW[7].DB_MAX_OUTPUT_PORT_TYPE
play_2_x_debug[0] <= loop1[1].myW[0].DB_MAX_OUTPUT_PORT_TYPE
play_2_x_debug[1] <= loop1[1].myW[1].DB_MAX_OUTPUT_PORT_TYPE
play_2_x_debug[2] <= loop1[1].myW[2].DB_MAX_OUTPUT_PORT_TYPE
play_2_x_debug[3] <= loop1[1].myW[3].DB_MAX_OUTPUT_PORT_TYPE
play_2_x_debug[4] <= loop1[1].myW[4].DB_MAX_OUTPUT_PORT_TYPE
play_2_x_debug[5] <= loop1[1].myW[5].DB_MAX_OUTPUT_PORT_TYPE
play_2_x_debug[6] <= loop1[1].myW[6].DB_MAX_OUTPUT_PORT_TYPE
play_2_x_debug[7] <= loop1[1].myW[7].DB_MAX_OUTPUT_PORT_TYPE
play_2_y_debug[0] <= loop1[2].myW[0].DB_MAX_OUTPUT_PORT_TYPE
play_2_y_debug[1] <= loop1[2].myW[1].DB_MAX_OUTPUT_PORT_TYPE
play_2_y_debug[2] <= loop1[2].myW[2].DB_MAX_OUTPUT_PORT_TYPE
play_2_y_debug[3] <= loop1[2].myW[3].DB_MAX_OUTPUT_PORT_TYPE
play_2_y_debug[4] <= loop1[2].myW[4].DB_MAX_OUTPUT_PORT_TYPE
play_2_y_debug[5] <= loop1[2].myW[5].DB_MAX_OUTPUT_PORT_TYPE
play_2_y_debug[6] <= loop1[2].myW[6].DB_MAX_OUTPUT_PORT_TYPE
play_2_y_debug[7] <= loop1[2].myW[7].DB_MAX_OUTPUT_PORT_TYPE
reserved_input[0] => reserved_input[0].IN1
reserved_input[1] => reserved_input[1].IN1
reserved_input[2] => reserved_input[2].IN1
reserved_input[3] => reserved_input[3].IN1
reserved_input[4] => reserved_input[4].IN1
reserved_input[5] => reserved_input[5].IN1
reserved_input[6] => reserved_input[6].IN1
reserved_input[7] => reserved_input[7].IN1
reserved_input[8] => reserved_input[8].IN1
reserved_input[9] => reserved_input[9].IN1
reserved_input[10] => reserved_input[10].IN1
reserved_input[11] => reserved_input[11].IN1
reserved_input[12] => reserved_input[12].IN1
reserved_input[13] => reserved_input[13].IN1
reserved_input[14] => reserved_input[14].IN1
reserved_input[15] => reserved_input[15].IN1
reserved_input[16] => reserved_input[16].IN1
reserved_input[17] => reserved_input[17].IN1
reserved_input[18] => reserved_input[18].IN1
reserved_input[19] => reserved_input[19].IN1
reserved_input[20] => reserved_input[20].IN1
reserved_input[21] => reserved_input[21].IN1
reserved_input[22] => reserved_input[22].IN1
reserved_input[23] => reserved_input[23].IN1
reserved_input[24] => reserved_input[24].IN1
reserved_input[25] => reserved_input[25].IN1
reserved_input[26] => reserved_input[26].IN1
reserved_input[27] => reserved_input[27].IN1
reserved_input[28] => reserved_input[28].IN1
reserved_input[29] => reserved_input[29].IN1
reserved_input[30] => reserved_input[30].IN1
reserved_input[31] => reserved_input[31].IN1


|skeleton|processor:myprocessor|regFile:registers|decoder5B:decW
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|decoder5B:decRA
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|decoder5B:decRB
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[1].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[1].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[1].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[2].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[2].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[2].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[3].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[3].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[3].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[4].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[4].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[4].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[5].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[5].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[5].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[6].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[6].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[6].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[7].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[7].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[7].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[8].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[8].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[8].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[9].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[9].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[9].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[10].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[10].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[10].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[11].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[11].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[11].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[12].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[12].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[12].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[13].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[13].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[13].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[14].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[14].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[14].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[15].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[15].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[15].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[16].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[16].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[16].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[17].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[17].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[17].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[18].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[18].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[18].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[19].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[19].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[19].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[20].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[20].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[20].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[21].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[21].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[21].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[22].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[22].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[22].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[23].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[23].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[23].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[24].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[24].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[24].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[25].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[25].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[25].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[26].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[26].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[26].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[27].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[27].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[27].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[28].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[28].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[28].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[29].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[29].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[29].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[30].my_reg|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[30].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[30].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:loop1[31].Reserved_Register|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[31].tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:loop1[31].tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0
wrE => wrE.IN32
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
rs => rs.IN32
dout[0] <= DFFx:loop1[0].a_dff.q
dout[1] <= DFFx:loop1[1].a_dff.q
dout[2] <= DFFx:loop1[2].a_dff.q
dout[3] <= DFFx:loop1[3].a_dff.q
dout[4] <= DFFx:loop1[4].a_dff.q
dout[5] <= DFFx:loop1[5].a_dff.q
dout[6] <= DFFx:loop1[6].a_dff.q
dout[7] <= DFFx:loop1[7].a_dff.q
dout[8] <= DFFx:loop1[8].a_dff.q
dout[9] <= DFFx:loop1[9].a_dff.q
dout[10] <= DFFx:loop1[10].a_dff.q
dout[11] <= DFFx:loop1[11].a_dff.q
dout[12] <= DFFx:loop1[12].a_dff.q
dout[13] <= DFFx:loop1[13].a_dff.q
dout[14] <= DFFx:loop1[14].a_dff.q
dout[15] <= DFFx:loop1[15].a_dff.q
dout[16] <= DFFx:loop1[16].a_dff.q
dout[17] <= DFFx:loop1[17].a_dff.q
dout[18] <= DFFx:loop1[18].a_dff.q
dout[19] <= DFFx:loop1[19].a_dff.q
dout[20] <= DFFx:loop1[20].a_dff.q
dout[21] <= DFFx:loop1[21].a_dff.q
dout[22] <= DFFx:loop1[22].a_dff.q
dout[23] <= DFFx:loop1[23].a_dff.q
dout[24] <= DFFx:loop1[24].a_dff.q
dout[25] <= DFFx:loop1[25].a_dff.q
dout[26] <= DFFx:loop1[26].a_dff.q
dout[27] <= DFFx:loop1[27].a_dff.q
dout[28] <= DFFx:loop1[28].a_dff.q
dout[29] <= DFFx:loop1[29].a_dff.q
dout[30] <= DFFx:loop1[30].a_dff.q
dout[31] <= DFFx:loop1[31].a_dff.q
clock => clock.IN32


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[0].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[1].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[2].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[3].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[4].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[5].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[6].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[7].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[8].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[9].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[10].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[11].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[12].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[13].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[14].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[15].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[16].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[17].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[18].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[19].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[20].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[21].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[22].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[23].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[24].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[25].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[26].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[27].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[28].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[29].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[30].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|register32B:my_reg0|DFFx:loop1[31].a_dff
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|regFile:registers|tri_set:tri_a
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regFile:registers|tri_set:tri_b
inp[0] => loop1[0].a_tri.DATAIN
inp[1] => loop1[1].a_tri.DATAIN
inp[2] => loop1[2].a_tri.DATAIN
inp[3] => loop1[3].a_tri.DATAIN
inp[4] => loop1[4].a_tri.DATAIN
inp[5] => loop1[5].a_tri.DATAIN
inp[6] => loop1[6].a_tri.DATAIN
inp[7] => loop1[7].a_tri.DATAIN
inp[8] => loop1[8].a_tri.DATAIN
inp[9] => loop1[9].a_tri.DATAIN
inp[10] => loop1[10].a_tri.DATAIN
inp[11] => loop1[11].a_tri.DATAIN
inp[12] => loop1[12].a_tri.DATAIN
inp[13] => loop1[13].a_tri.DATAIN
inp[14] => loop1[14].a_tri.DATAIN
inp[15] => loop1[15].a_tri.DATAIN
inp[16] => loop1[16].a_tri.DATAIN
inp[17] => loop1[17].a_tri.DATAIN
inp[18] => loop1[18].a_tri.DATAIN
inp[19] => loop1[19].a_tri.DATAIN
inp[20] => loop1[20].a_tri.DATAIN
inp[21] => loop1[21].a_tri.DATAIN
inp[22] => loop1[22].a_tri.DATAIN
inp[23] => loop1[23].a_tri.DATAIN
inp[24] => loop1[24].a_tri.DATAIN
inp[25] => loop1[25].a_tri.DATAIN
inp[26] => loop1[26].a_tri.DATAIN
inp[27] => loop1[27].a_tri.DATAIN
inp[28] => loop1[28].a_tri.DATAIN
inp[29] => loop1[29].a_tri.DATAIN
inp[30] => loop1[30].a_tri.DATAIN
inp[31] => loop1[31].a_tri.DATAIN
en[0] => loop1[0].a_tri.OE
en[0] => loop1[1].a_tri.OE
en[0] => loop1[2].a_tri.OE
en[0] => loop1[3].a_tri.OE
en[0] => loop1[4].a_tri.OE
en[0] => loop1[5].a_tri.OE
en[0] => loop1[6].a_tri.OE
en[0] => loop1[7].a_tri.OE
en[0] => loop1[8].a_tri.OE
en[0] => loop1[9].a_tri.OE
en[0] => loop1[10].a_tri.OE
en[0] => loop1[11].a_tri.OE
en[0] => loop1[12].a_tri.OE
en[0] => loop1[13].a_tri.OE
en[0] => loop1[14].a_tri.OE
en[0] => loop1[15].a_tri.OE
en[0] => loop1[16].a_tri.OE
en[0] => loop1[17].a_tri.OE
en[0] => loop1[18].a_tri.OE
en[0] => loop1[19].a_tri.OE
en[0] => loop1[20].a_tri.OE
en[0] => loop1[21].a_tri.OE
en[0] => loop1[22].a_tri.OE
en[0] => loop1[23].a_tri.OE
en[0] => loop1[24].a_tri.OE
en[0] => loop1[25].a_tri.OE
en[0] => loop1[26].a_tri.OE
en[0] => loop1[27].a_tri.OE
en[0] => loop1[28].a_tri.OE
en[0] => loop1[29].a_tri.OE
en[0] => loop1[30].a_tri.OE
en[0] => loop1[31].a_tri.OE
en[1] => ~NO_FANOUT~
en[2] => ~NO_FANOUT~
en[3] => ~NO_FANOUT~
en[4] => ~NO_FANOUT~
en[5] => ~NO_FANOUT~
en[6] => ~NO_FANOUT~
en[7] => ~NO_FANOUT~
en[8] => ~NO_FANOUT~
en[9] => ~NO_FANOUT~
en[10] => ~NO_FANOUT~
en[11] => ~NO_FANOUT~
en[12] => ~NO_FANOUT~
en[13] => ~NO_FANOUT~
en[14] => ~NO_FANOUT~
en[15] => ~NO_FANOUT~
en[16] => ~NO_FANOUT~
en[17] => ~NO_FANOUT~
en[18] => ~NO_FANOUT~
en[19] => ~NO_FANOUT~
en[20] => ~NO_FANOUT~
en[21] => ~NO_FANOUT~
en[22] => ~NO_FANOUT~
en[23] => ~NO_FANOUT~
en[24] => ~NO_FANOUT~
en[25] => ~NO_FANOUT~
en[26] => ~NO_FANOUT~
en[27] => ~NO_FANOUT~
en[28] => ~NO_FANOUT~
en[29] => ~NO_FANOUT~
en[30] => ~NO_FANOUT~
en[31] => ~NO_FANOUT~
outp[0] <= loop1[0].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= loop1[1].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= loop1[2].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= loop1[3].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= loop1[4].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= loop1[5].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= loop1[6].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= loop1[7].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= loop1[8].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= loop1[9].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= loop1[10].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= loop1[11].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= loop1[12].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= loop1[13].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= loop1[14].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= loop1[15].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= loop1[16].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= loop1[17].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= loop1[18].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= loop1[19].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= loop1[20].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= loop1[21].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= loop1[22].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= loop1[23].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= loop1[24].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= loop1[25].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= loop1[26].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= loop1[27].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= loop1[28].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= loop1[29].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= loop1[30].a_tri.DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= loop1[31].a_tri.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|control:Controller
I[0] => ~NO_FANOUT~
I[1] => ~NO_FANOUT~
I[2] => ALU_opcode[0].IN1
I[3] => ALU_opcode[1].IN1
I[4] => ALU_opcode[2].IN1
I[5] => ALU_opcode[3].IN1
I[6] => ALU_opcode[4].IN1
I[7] => ~NO_FANOUT~
I[8] => ~NO_FANOUT~
I[9] => ~NO_FANOUT~
I[10] => ~NO_FANOUT~
I[11] => ~NO_FANOUT~
I[12] => ~NO_FANOUT~
I[13] => ~NO_FANOUT~
I[14] => ~NO_FANOUT~
I[15] => ~NO_FANOUT~
I[16] => ~NO_FANOUT~
I[17] => ~NO_FANOUT~
I[18] => ~NO_FANOUT~
I[19] => ~NO_FANOUT~
I[20] => ~NO_FANOUT~
I[21] => ~NO_FANOUT~
I[22] => writeReg00.DATAIN
I[23] => writeReg10.DATAIN
I[24] => writeReg20.DATAIN
I[25] => writeReg30.DATAIN
I[26] => writeReg40.DATAIN
I[27] => opcode[0].IN1
I[28] => opcode[1].IN1
I[29] => opcode[2].IN1
I[30] => opcode[3].IN1
I[31] => opcode[4].IN1
signals[0] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[1] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[2] <= signals[2].DB_MAX_OUTPUT_PORT_TYPE
signals[3] <= signals[3].DB_MAX_OUTPUT_PORT_TYPE
signals[4] <= signals[4].DB_MAX_OUTPUT_PORT_TYPE
signals[5] <= signals[5].DB_MAX_OUTPUT_PORT_TYPE
signals[6] <= signals[6].DB_MAX_OUTPUT_PORT_TYPE
signals[7] <= decoder5B:dec01.out
signals[8] <= decoder5B:dec01.out
signals[9] <= decoder5B:dec01.out
signals[10] <= decoder5B:dec01.out
signals[11] <= decoder5B:dec01.out
signals[12] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[13] <= decoder5B:dec01.out
signals[14] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[15] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[16] <= signals[16].DB_MAX_OUTPUT_PORT_TYPE
signals[17] <= signals[17].DB_MAX_OUTPUT_PORT_TYPE
signals[18] <= signals[18].DB_MAX_OUTPUT_PORT_TYPE
signals[19] <= signals[19].DB_MAX_OUTPUT_PORT_TYPE
signals[20] <= signals[20].DB_MAX_OUTPUT_PORT_TYPE
signals[21] <= decoder5B:dec01.out
signals[22] <= decoder5B:dec01.out
signals[23] <= <VCC>
signals[24] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[25] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[26] <= decoder5B:dec01.out
signals[27] <= decoder5B:dec01.out
signals[28] <= decoder5B:dec01.out
signals[29] <= <GND>
signals[30] <= <GND>
signals[31] <= <GND>


|skeleton|processor:myprocessor|control:Controller|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|control:Controller|decoder5B:dec02
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN2
X[13] => rtX[1].IN2
X[14] => rtX[2].IN2
X[15] => rtX[3].IN2
X[16] => rtX[4].IN2
X[17] => rsX[0].IN2
X[18] => rsX[1].IN2
X[19] => rsX[2].IN2
X[20] => rsX[3].IN2
X[21] => rsX[4].IN2
X[22] => loop1[0].jalX1.DATAIN
X[23] => loop1[1].jalX1.DATAIN
X[24] => loop1[2].jalX1.DATAIN
X[25] => loop1[3].jalX1.DATAIN
X[26] => loop1[4].jalX1.DATAIN
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
M[0] => ~NO_FANOUT~
M[1] => ~NO_FANOUT~
M[2] => ~NO_FANOUT~
M[3] => ~NO_FANOUT~
M[4] => ~NO_FANOUT~
M[5] => ~NO_FANOUT~
M[6] => ~NO_FANOUT~
M[7] => ~NO_FANOUT~
M[8] => ~NO_FANOUT~
M[9] => ~NO_FANOUT~
M[10] => ~NO_FANOUT~
M[11] => ~NO_FANOUT~
M[12] => ~NO_FANOUT~
M[13] => ~NO_FANOUT~
M[14] => ~NO_FANOUT~
M[15] => ~NO_FANOUT~
M[16] => ~NO_FANOUT~
M[17] => ~NO_FANOUT~
M[18] => ~NO_FANOUT~
M[19] => ~NO_FANOUT~
M[20] => ~NO_FANOUT~
M[21] => ~NO_FANOUT~
M[22] => loop1[0].jalM1.DATAIN
M[23] => loop1[1].jalM1.DATAIN
M[24] => loop1[2].jalM1.DATAIN
M[25] => loop1[3].jalM1.DATAIN
M[26] => loop1[4].jalM1.DATAIN
M[27] => M_op[0].IN1
M[28] => M_op[1].IN1
M[29] => M_op[2].IN1
M[30] => M_op[3].IN1
M[31] => M_op[4].IN1
W[0] => ~NO_FANOUT~
W[1] => ~NO_FANOUT~
W[2] => ~NO_FANOUT~
W[3] => ~NO_FANOUT~
W[4] => ~NO_FANOUT~
W[5] => ~NO_FANOUT~
W[6] => ~NO_FANOUT~
W[7] => ~NO_FANOUT~
W[8] => ~NO_FANOUT~
W[9] => ~NO_FANOUT~
W[10] => ~NO_FANOUT~
W[11] => ~NO_FANOUT~
W[12] => ~NO_FANOUT~
W[13] => ~NO_FANOUT~
W[14] => ~NO_FANOUT~
W[15] => ~NO_FANOUT~
W[16] => ~NO_FANOUT~
W[17] => ~NO_FANOUT~
W[18] => ~NO_FANOUT~
W[19] => ~NO_FANOUT~
W[20] => ~NO_FANOUT~
W[21] => ~NO_FANOUT~
W[22] => loop1[0].jalW1.DATAIN
W[23] => loop1[1].jalW1.DATAIN
W[24] => loop1[2].jalW1.DATAIN
W[25] => loop1[3].jalW1.DATAIN
W[26] => loop1[4].jalW1.DATAIN
W[27] => W_op[0].IN1
W[28] => W_op[1].IN1
W[29] => W_op[2].IN1
W[30] => W_op[3].IN1
W[31] => W_op[4].IN1
branchTaken => nop.IN1
branchTaken => nop[1].DATAIN
branchTaken => hold.IN1
hold[0] <= hold.DB_MAX_OUTPUT_PORT_TYPE
hold[1] <= hold.DB_MAX_OUTPUT_PORT_TYPE
hold[2] <= hold.DB_MAX_OUTPUT_PORT_TYPE
hold[3] <= hold.DB_MAX_OUTPUT_PORT_TYPE
hold[4] <= holdPC.DB_MAX_OUTPUT_PORT_TYPE
hold[5] <= hold.DB_MAX_OUTPUT_PORT_TYPE
hold[6] <= <GND>
hold[7] <= <GND>
nop[0] <= <GND>
nop[1] <= branchTaken.DB_MAX_OUTPUT_PORT_TYPE
nop[2] <= nop.DB_MAX_OUTPUT_PORT_TYPE
nop[3] <= <GND>
nop[4] <= <GND>
nop[5] <= <GND>
nop[6] <= <GND>
nop[7] <= <GND>
bypass[0] <= bypass.DB_MAX_OUTPUT_PORT_TYPE
bypass[1] <= bypass.DB_MAX_OUTPUT_PORT_TYPE
bypass[2] <= bypass.DB_MAX_OUTPUT_PORT_TYPE
bypass[3] <= bypass.DB_MAX_OUTPUT_PORT_TYPE
bypass[4] <= bypass.DB_MAX_OUTPUT_PORT_TYPE
bypass[5] <= bypass.DB_MAX_OUTPUT_PORT_TYPE
bypass[6] <= <GND>
bypass[7] <= <GND>
clock => ~NO_FANOUT~
busy_stage[0] => ~NO_FANOUT~
busy_stage[1] => ~NO_FANOUT~
busy_stage[2] => ~NO_FANOUT~
busy_stage[3] => ~NO_FANOUT~
busy_stage[4] => ~NO_FANOUT~
busy_stage[5] => ~NO_FANOUT~
busy_stage[6] => ~NO_FANOUT~
busy_stage[7] => ~NO_FANOUT~
busy_stage[8] => ~NO_FANOUT~
busy_stage[9] => ~NO_FANOUT~
busy_stage[10] => ~NO_FANOUT~
busy_stage[11] => ~NO_FANOUT~
busy_stage[12] => ~NO_FANOUT~
busy_stage[13] => ~NO_FANOUT~
busy_stage[14] => ~NO_FANOUT~
busy_stage[15] => ~NO_FANOUT~
busy_stage[16] => MW_hold.IN0
bp_reqX[0] => WideOr0.IN0
bp_reqX[1] => WideOr0.IN1
bp_reqX[2] => WideOr0.IN2
bp_reqX[3] => WideOr0.IN3
bp_reqX[4] => WideOr0.IN4
bp_reqX[5] => WideOr0.IN5
bp_reqX[6] => WideOr0.IN6
bp_reqX[7] => WideOr0.IN7
bp_reqX[8] => WideOr0.IN8
bp_reqX[9] => WideOr0.IN9
bp_reqX[10] => WideOr0.IN10
bp_reqX[11] => WideOr0.IN11
bp_reqX[12] => WideOr0.IN12
bp_reqX[13] => WideOr0.IN13
bp_reqX[14] => WideOr0.IN14
bp_reqX[15] => WideOr0.IN15
bp_reqX[16] => MW_hold.IN1
XM_val => hold.IN1
MW_val => hold.IN1
DX_val => hold.IN1
exc_piped => wait_exc.IN1


|skeleton|processor:myprocessor|pipeControl:Controller2|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2|decoder5B:dec02
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2|decoder5B:dec03
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2|fiveBitEquals:rep1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2|fiveBitEquals:FLC1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2|fiveBitEquals:FLC2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|pipeControl:Controller2|fiveBitEquals:FLC3
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|ALU:data_ALU
opA[0] => opA[0].IN2
opA[1] => opA[1].IN2
opA[2] => opA[2].IN2
opA[3] => opA[3].IN2
opA[4] => opA[4].IN2
opA[5] => opA[5].IN2
opA[6] => opA[6].IN2
opA[7] => opA[7].IN2
opA[8] => opA[8].IN2
opA[9] => opA[9].IN2
opA[10] => opA[10].IN2
opA[11] => opA[11].IN2
opA[12] => opA[12].IN2
opA[13] => opA[13].IN2
opA[14] => opA[14].IN2
opA[15] => opA[15].IN2
opA[16] => opA[16].IN2
opA[17] => opA[17].IN2
opA[18] => opA[18].IN2
opA[19] => opA[19].IN2
opA[20] => opA[20].IN2
opA[21] => opA[21].IN2
opA[22] => opA[22].IN2
opA[23] => opA[23].IN2
opA[24] => opA[24].IN2
opA[25] => opA[25].IN2
opA[26] => opA[26].IN2
opA[27] => opA[27].IN2
opA[28] => opA[28].IN2
opA[29] => opA[29].IN2
opA[30] => opA[30].IN2
opA[31] => opA[31].IN2
opB[0] => opB[0].IN2
opB[1] => opB[1].IN2
opB[2] => opB[2].IN2
opB[3] => opB[3].IN2
opB[4] => opB[4].IN2
opB[5] => opB[5].IN2
opB[6] => opB[6].IN2
opB[7] => opB[7].IN2
opB[8] => opB[8].IN2
opB[9] => opB[9].IN2
opB[10] => opB[10].IN2
opB[11] => opB[11].IN2
opB[12] => opB[12].IN2
opB[13] => opB[13].IN2
opB[14] => opB[14].IN2
opB[15] => opB[15].IN2
opB[16] => opB[16].IN2
opB[17] => opB[17].IN2
opB[18] => opB[18].IN2
opB[19] => opB[19].IN2
opB[20] => opB[20].IN2
opB[21] => opB[21].IN2
opB[22] => opB[22].IN2
opB[23] => opB[23].IN2
opB[24] => opB[24].IN2
opB[25] => opB[25].IN2
opB[26] => opB[26].IN2
opB[27] => opB[27].IN2
opB[28] => opB[28].IN2
opB[29] => opB[29].IN2
opB[30] => opB[30].IN2
opB[31] => opB[31].IN2
res[0] <= res[0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res[20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res[21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res[22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res[23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res[24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res[25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res[26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res[27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res[28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res[29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res[30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= res[31].DB_MAX_OUTPUT_PORT_TYPE
shiftamt[0] => shiftamt[0].IN1
shiftamt[1] => shiftamt[1].IN1
shiftamt[2] => shiftamt[2].IN1
shiftamt[3] => shiftamt[3].IN1
shiftamt[4] => shiftamt[4].IN1
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
opcode[2] => opcode[2].IN1
opcode[3] => opcode[3].IN1
opcode[4] => opcode[4].IN1
lt <= singleCycle:addsub.isLessThan
ne <= singleCycle:addsub.isNotEqual
ex[0] <= multdiv:md.data_exception
ex[1] <= <GND>
ex[2] <= <GND>
ex[3] <= <GND>
ex[4] <= <GND>
ex[5] <= <GND>
ex[6] <= <GND>
ex[7] <= <GND>
ex[8] <= <GND>
ex[9] <= <GND>
ex[10] <= <GND>
ex[11] <= <GND>
ex[12] <= <GND>
ex[13] <= <GND>
ex[14] <= <GND>
ex[15] <= <GND>
ex[16] <= <GND>
ex[17] <= <GND>
ex[18] <= <GND>
ex[19] <= <GND>
ex[20] <= <GND>
ex[21] <= <GND>
ex[22] <= <GND>
ex[23] <= <GND>
ex[24] <= <GND>
ex[25] <= <GND>
ex[26] <= <GND>
ex[27] <= <GND>
ex[28] <= <GND>
ex[29] <= <GND>
ex[30] <= <GND>
ex[31] <= <GND>
res_RDY <= multdiv:md.data_resultRDY
inp_RDY <= multdiv:md.data_inputRDY
clock => clock.IN2


|skeleton|processor:myprocessor|ALU:data_ALU|singleCycle:addsub
data_operandA[0] => data_operandA[0].IN2
data_operandA[1] => data_operandA[1].IN2
data_operandA[2] => data_operandA[2].IN2
data_operandA[3] => data_operandA[3].IN2
data_operandA[4] => data_operandA[4].IN2
data_operandA[5] => data_operandA[5].IN2
data_operandA[6] => data_operandA[6].IN2
data_operandA[7] => data_operandA[7].IN2
data_operandA[8] => data_operandA[8].IN2
data_operandA[9] => data_operandA[9].IN2
data_operandA[10] => data_operandA[10].IN2
data_operandA[11] => data_operandA[11].IN2
data_operandA[12] => data_operandA[12].IN2
data_operandA[13] => data_operandA[13].IN2
data_operandA[14] => data_operandA[14].IN2
data_operandA[15] => data_operandA[15].IN2
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => data_operandB[0].IN1
data_operandB[1] => data_operandB[1].IN1
data_operandB[2] => data_operandB[2].IN1
data_operandB[3] => data_operandB[3].IN1
data_operandB[4] => data_operandB[4].IN1
data_operandB[5] => data_operandB[5].IN1
data_operandB[6] => data_operandB[6].IN1
data_operandB[7] => data_operandB[7].IN1
data_operandB[8] => data_operandB[8].IN1
data_operandB[9] => data_operandB[9].IN1
data_operandB[10] => data_operandB[10].IN1
data_operandB[11] => data_operandB[11].IN1
data_operandB[12] => data_operandB[12].IN1
data_operandB[13] => data_operandB[13].IN1
data_operandB[14] => data_operandB[14].IN1
data_operandB[15] => data_operandB[15].IN1
data_operandB[16] => data_operandB[16].IN1
data_operandB[17] => data_operandB[17].IN1
data_operandB[18] => data_operandB[18].IN1
data_operandB[19] => data_operandB[19].IN1
data_operandB[20] => data_operandB[20].IN1
data_operandB[21] => data_operandB[21].IN1
data_operandB[22] => data_operandB[22].IN1
data_operandB[23] => data_operandB[23].IN1
data_operandB[24] => data_operandB[24].IN1
data_operandB[25] => data_operandB[25].IN1
data_operandB[26] => data_operandB[26].IN1
data_operandB[27] => data_operandB[27].IN1
data_operandB[28] => data_operandB[28].IN1
data_operandB[29] => data_operandB[29].IN1
data_operandB[30] => data_operandB[30].IN1
data_operandB[31] => data_operandB[31].IN1
ctrl_ALUopcode[0] => op[0].IN2
ctrl_ALUopcode[1] => op[1].IN2
ctrl_ALUopcode[2] => loop1[0].my_tri1.OE
ctrl_ALUopcode[2] => loop1[1].my_tri1.OE
ctrl_ALUopcode[2] => loop1[2].my_tri1.OE
ctrl_ALUopcode[2] => loop1[3].my_tri1.OE
ctrl_ALUopcode[2] => loop1[4].my_tri1.OE
ctrl_ALUopcode[2] => loop1[5].my_tri1.OE
ctrl_ALUopcode[2] => loop1[6].my_tri1.OE
ctrl_ALUopcode[2] => loop1[7].my_tri1.OE
ctrl_ALUopcode[2] => loop1[8].my_tri1.OE
ctrl_ALUopcode[2] => loop1[9].my_tri1.OE
ctrl_ALUopcode[2] => loop1[10].my_tri1.OE
ctrl_ALUopcode[2] => loop1[11].my_tri1.OE
ctrl_ALUopcode[2] => loop1[12].my_tri1.OE
ctrl_ALUopcode[2] => loop1[13].my_tri1.OE
ctrl_ALUopcode[2] => loop1[14].my_tri1.OE
ctrl_ALUopcode[2] => loop1[15].my_tri1.OE
ctrl_ALUopcode[2] => loop1[16].my_tri1.OE
ctrl_ALUopcode[2] => loop1[17].my_tri1.OE
ctrl_ALUopcode[2] => loop1[18].my_tri1.OE
ctrl_ALUopcode[2] => loop1[19].my_tri1.OE
ctrl_ALUopcode[2] => loop1[20].my_tri1.OE
ctrl_ALUopcode[2] => loop1[21].my_tri1.OE
ctrl_ALUopcode[2] => loop1[22].my_tri1.OE
ctrl_ALUopcode[2] => loop1[23].my_tri1.OE
ctrl_ALUopcode[2] => loop1[24].my_tri1.OE
ctrl_ALUopcode[2] => loop1[25].my_tri1.OE
ctrl_ALUopcode[2] => loop1[26].my_tri1.OE
ctrl_ALUopcode[2] => loop1[27].my_tri1.OE
ctrl_ALUopcode[2] => loop1[28].my_tri1.OE
ctrl_ALUopcode[2] => loop1[29].my_tri1.OE
ctrl_ALUopcode[2] => loop1[30].my_tri1.OE
ctrl_ALUopcode[2] => loop1[31].my_tri1.OE
ctrl_ALUopcode[2] => neqLog.IN1
ctrl_ALUopcode[2] => loop1[0].my_tri.OE
ctrl_ALUopcode[2] => loop1[1].my_tri.OE
ctrl_ALUopcode[2] => loop1[2].my_tri.OE
ctrl_ALUopcode[2] => loop1[3].my_tri.OE
ctrl_ALUopcode[2] => loop1[4].my_tri.OE
ctrl_ALUopcode[2] => loop1[5].my_tri.OE
ctrl_ALUopcode[2] => loop1[6].my_tri.OE
ctrl_ALUopcode[2] => loop1[7].my_tri.OE
ctrl_ALUopcode[2] => loop1[8].my_tri.OE
ctrl_ALUopcode[2] => loop1[9].my_tri.OE
ctrl_ALUopcode[2] => loop1[10].my_tri.OE
ctrl_ALUopcode[2] => loop1[11].my_tri.OE
ctrl_ALUopcode[2] => loop1[12].my_tri.OE
ctrl_ALUopcode[2] => loop1[13].my_tri.OE
ctrl_ALUopcode[2] => loop1[14].my_tri.OE
ctrl_ALUopcode[2] => loop1[15].my_tri.OE
ctrl_ALUopcode[2] => loop1[16].my_tri.OE
ctrl_ALUopcode[2] => loop1[17].my_tri.OE
ctrl_ALUopcode[2] => loop1[18].my_tri.OE
ctrl_ALUopcode[2] => loop1[19].my_tri.OE
ctrl_ALUopcode[2] => loop1[20].my_tri.OE
ctrl_ALUopcode[2] => loop1[21].my_tri.OE
ctrl_ALUopcode[2] => loop1[22].my_tri.OE
ctrl_ALUopcode[2] => loop1[23].my_tri.OE
ctrl_ALUopcode[2] => loop1[24].my_tri.OE
ctrl_ALUopcode[2] => loop1[25].my_tri.OE
ctrl_ALUopcode[2] => loop1[26].my_tri.OE
ctrl_ALUopcode[2] => loop1[27].my_tri.OE
ctrl_ALUopcode[2] => loop1[28].my_tri.OE
ctrl_ALUopcode[2] => loop1[29].my_tri.OE
ctrl_ALUopcode[2] => loop1[30].my_tri.OE
ctrl_ALUopcode[2] => loop1[31].my_tri.OE
ctrl_ALUopcode[3] => neqLog.IN0
ctrl_ALUopcode[4] => neqLog.IN1
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN1
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN1
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN1
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN1
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN1
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31].DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= my_tri2.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= isLessThan~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => isLessThan~reg0.CLK


|skeleton|processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
out[0] <= FourBitSliceComp:my_slice00.out
out[1] <= FourBitSliceComp:my_slice00.out
out[2] <= FourBitSliceComp:my_slice00.out
out[3] <= FourBitSliceComp:my_slice00.out
out[4] <= FourBitSliceComp:loop1[1].my_slice.out
out[5] <= FourBitSliceComp:loop1[1].my_slice.out
out[6] <= FourBitSliceComp:loop1[1].my_slice.out
out[7] <= FourBitSliceComp:loop1[1].my_slice.out
out[8] <= FourBitSliceComp:loop1[2].my_slice.out
out[9] <= FourBitSliceComp:loop1[2].my_slice.out
out[10] <= FourBitSliceComp:loop1[2].my_slice.out
out[11] <= FourBitSliceComp:loop1[2].my_slice.out
out[12] <= FourBitSliceComp:loop1[3].my_slice.out
out[13] <= FourBitSliceComp:loop1[3].my_slice.out
out[14] <= FourBitSliceComp:loop1[3].my_slice.out
out[15] <= FourBitSliceComp:loop1[3].my_slice.out
out[16] <= FourBitSliceComp:loop1[4].my_slice.out
out[17] <= FourBitSliceComp:loop1[4].my_slice.out
out[18] <= FourBitSliceComp:loop1[4].my_slice.out
out[19] <= FourBitSliceComp:loop1[4].my_slice.out
out[20] <= FourBitSliceComp:loop1[5].my_slice.out
out[21] <= FourBitSliceComp:loop1[5].my_slice.out
out[22] <= FourBitSliceComp:loop1[5].my_slice.out
out[23] <= FourBitSliceComp:loop1[5].my_slice.out
out[24] <= FourBitSliceComp:loop1[6].my_slice.out
out[25] <= FourBitSliceComp:loop1[6].my_slice.out
out[26] <= FourBitSliceComp:loop1[6].my_slice.out
out[27] <= FourBitSliceComp:loop1[6].my_slice.out
out[28] <= FourBitSliceComp:my_slice2.out
out[29] <= FourBitSliceComp:my_slice2.out
out[30] <= FourBitSliceComp:my_slice2.out
out[31] <= FourBitSliceComp:my_slice2.out
sel[0] => sel[0].IN9
sel[1] => sel[1].IN8
neq <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
LT <= LT.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:my_slice00
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => S.IN0
A[0] => comb.IN0
A[0] => comb.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => S.IN1
A[1] => comb.IN0
A[1] => comb.IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => S.IN1
A[2] => comb.IN0
A[2] => comb.IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => S.IN1
A[3] => comb.IN0
A[3] => comb.IN0
B[0] => comb.IN1
B[0] => comb.IN1
B[0] => loop1[0].my_tri.DATAIN
B[0] => loop1[0].my_tri1.DATAIN
B[1] => comb.IN1
B[1] => comb.IN1
B[1] => loop1[1].my_tri.DATAIN
B[1] => loop1[1].my_tri1.DATAIN
B[2] => comb.IN1
B[2] => comb.IN1
B[2] => loop1[2].my_tri.DATAIN
B[2] => loop1[2].my_tri1.DATAIN
B[3] => comb.IN1
B[3] => comb.IN1
B[3] => loop1[3].my_tri.DATAIN
B[3] => loop1[3].my_tri1.DATAIN
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => S.IN1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => loop1[0].my_tri1.OE
sel[0] => loop1[0].my_tri3.OE
sel[0] => loop1[1].my_tri1.OE
sel[0] => loop1[1].my_tri3.OE
sel[0] => loop1[2].my_tri1.OE
sel[0] => loop1[2].my_tri3.OE
sel[0] => loop1[3].my_tri1.OE
sel[0] => loop1[3].my_tri3.OE
sel[0] => loop1[0].my_tri.OE
sel[0] => loop1[0].my_tri2.OE
sel[0] => loop1[1].my_tri.OE
sel[0] => loop1[1].my_tri2.OE
sel[0] => loop1[2].my_tri.OE
sel[0] => loop1[2].my_tri2.OE
sel[0] => loop1[3].my_tri.OE
sel[0] => loop1[3].my_tri2.OE
sel[1] => loop1[0].my_tri5.OE
sel[1] => loop1[1].my_tri5.OE
sel[1] => loop1[2].my_tri5.OE
sel[1] => loop1[3].my_tri5.OE
sel[1] => loop1[0].my_tri4.OE
sel[1] => loop1[1].my_tri4.OE
sel[1] => loop1[2].my_tri4.OE
sel[1] => loop1[3].my_tri4.OE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:loop1[1].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => S.IN0
A[0] => comb.IN0
A[0] => comb.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => S.IN1
A[1] => comb.IN0
A[1] => comb.IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => S.IN1
A[2] => comb.IN0
A[2] => comb.IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => S.IN1
A[3] => comb.IN0
A[3] => comb.IN0
B[0] => comb.IN1
B[0] => comb.IN1
B[0] => loop1[0].my_tri.DATAIN
B[0] => loop1[0].my_tri1.DATAIN
B[1] => comb.IN1
B[1] => comb.IN1
B[1] => loop1[1].my_tri.DATAIN
B[1] => loop1[1].my_tri1.DATAIN
B[2] => comb.IN1
B[2] => comb.IN1
B[2] => loop1[2].my_tri.DATAIN
B[2] => loop1[2].my_tri1.DATAIN
B[3] => comb.IN1
B[3] => comb.IN1
B[3] => loop1[3].my_tri.DATAIN
B[3] => loop1[3].my_tri1.DATAIN
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => S.IN1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => loop1[0].my_tri1.OE
sel[0] => loop1[0].my_tri3.OE
sel[0] => loop1[1].my_tri1.OE
sel[0] => loop1[1].my_tri3.OE
sel[0] => loop1[2].my_tri1.OE
sel[0] => loop1[2].my_tri3.OE
sel[0] => loop1[3].my_tri1.OE
sel[0] => loop1[3].my_tri3.OE
sel[0] => loop1[0].my_tri.OE
sel[0] => loop1[0].my_tri2.OE
sel[0] => loop1[1].my_tri.OE
sel[0] => loop1[1].my_tri2.OE
sel[0] => loop1[2].my_tri.OE
sel[0] => loop1[2].my_tri2.OE
sel[0] => loop1[3].my_tri.OE
sel[0] => loop1[3].my_tri2.OE
sel[1] => loop1[0].my_tri5.OE
sel[1] => loop1[1].my_tri5.OE
sel[1] => loop1[2].my_tri5.OE
sel[1] => loop1[3].my_tri5.OE
sel[1] => loop1[0].my_tri4.OE
sel[1] => loop1[1].my_tri4.OE
sel[1] => loop1[2].my_tri4.OE
sel[1] => loop1[3].my_tri4.OE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:loop1[2].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => S.IN0
A[0] => comb.IN0
A[0] => comb.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => S.IN1
A[1] => comb.IN0
A[1] => comb.IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => S.IN1
A[2] => comb.IN0
A[2] => comb.IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => S.IN1
A[3] => comb.IN0
A[3] => comb.IN0
B[0] => comb.IN1
B[0] => comb.IN1
B[0] => loop1[0].my_tri.DATAIN
B[0] => loop1[0].my_tri1.DATAIN
B[1] => comb.IN1
B[1] => comb.IN1
B[1] => loop1[1].my_tri.DATAIN
B[1] => loop1[1].my_tri1.DATAIN
B[2] => comb.IN1
B[2] => comb.IN1
B[2] => loop1[2].my_tri.DATAIN
B[2] => loop1[2].my_tri1.DATAIN
B[3] => comb.IN1
B[3] => comb.IN1
B[3] => loop1[3].my_tri.DATAIN
B[3] => loop1[3].my_tri1.DATAIN
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => S.IN1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => loop1[0].my_tri1.OE
sel[0] => loop1[0].my_tri3.OE
sel[0] => loop1[1].my_tri1.OE
sel[0] => loop1[1].my_tri3.OE
sel[0] => loop1[2].my_tri1.OE
sel[0] => loop1[2].my_tri3.OE
sel[0] => loop1[3].my_tri1.OE
sel[0] => loop1[3].my_tri3.OE
sel[0] => loop1[0].my_tri.OE
sel[0] => loop1[0].my_tri2.OE
sel[0] => loop1[1].my_tri.OE
sel[0] => loop1[1].my_tri2.OE
sel[0] => loop1[2].my_tri.OE
sel[0] => loop1[2].my_tri2.OE
sel[0] => loop1[3].my_tri.OE
sel[0] => loop1[3].my_tri2.OE
sel[1] => loop1[0].my_tri5.OE
sel[1] => loop1[1].my_tri5.OE
sel[1] => loop1[2].my_tri5.OE
sel[1] => loop1[3].my_tri5.OE
sel[1] => loop1[0].my_tri4.OE
sel[1] => loop1[1].my_tri4.OE
sel[1] => loop1[2].my_tri4.OE
sel[1] => loop1[3].my_tri4.OE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:loop1[3].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => S.IN0
A[0] => comb.IN0
A[0] => comb.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => S.IN1
A[1] => comb.IN0
A[1] => comb.IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => S.IN1
A[2] => comb.IN0
A[2] => comb.IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => S.IN1
A[3] => comb.IN0
A[3] => comb.IN0
B[0] => comb.IN1
B[0] => comb.IN1
B[0] => loop1[0].my_tri.DATAIN
B[0] => loop1[0].my_tri1.DATAIN
B[1] => comb.IN1
B[1] => comb.IN1
B[1] => loop1[1].my_tri.DATAIN
B[1] => loop1[1].my_tri1.DATAIN
B[2] => comb.IN1
B[2] => comb.IN1
B[2] => loop1[2].my_tri.DATAIN
B[2] => loop1[2].my_tri1.DATAIN
B[3] => comb.IN1
B[3] => comb.IN1
B[3] => loop1[3].my_tri.DATAIN
B[3] => loop1[3].my_tri1.DATAIN
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => S.IN1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => loop1[0].my_tri1.OE
sel[0] => loop1[0].my_tri3.OE
sel[0] => loop1[1].my_tri1.OE
sel[0] => loop1[1].my_tri3.OE
sel[0] => loop1[2].my_tri1.OE
sel[0] => loop1[2].my_tri3.OE
sel[0] => loop1[3].my_tri1.OE
sel[0] => loop1[3].my_tri3.OE
sel[0] => loop1[0].my_tri.OE
sel[0] => loop1[0].my_tri2.OE
sel[0] => loop1[1].my_tri.OE
sel[0] => loop1[1].my_tri2.OE
sel[0] => loop1[2].my_tri.OE
sel[0] => loop1[2].my_tri2.OE
sel[0] => loop1[3].my_tri.OE
sel[0] => loop1[3].my_tri2.OE
sel[1] => loop1[0].my_tri5.OE
sel[1] => loop1[1].my_tri5.OE
sel[1] => loop1[2].my_tri5.OE
sel[1] => loop1[3].my_tri5.OE
sel[1] => loop1[0].my_tri4.OE
sel[1] => loop1[1].my_tri4.OE
sel[1] => loop1[2].my_tri4.OE
sel[1] => loop1[3].my_tri4.OE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:loop1[4].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => S.IN0
A[0] => comb.IN0
A[0] => comb.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => S.IN1
A[1] => comb.IN0
A[1] => comb.IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => S.IN1
A[2] => comb.IN0
A[2] => comb.IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => S.IN1
A[3] => comb.IN0
A[3] => comb.IN0
B[0] => comb.IN1
B[0] => comb.IN1
B[0] => loop1[0].my_tri.DATAIN
B[0] => loop1[0].my_tri1.DATAIN
B[1] => comb.IN1
B[1] => comb.IN1
B[1] => loop1[1].my_tri.DATAIN
B[1] => loop1[1].my_tri1.DATAIN
B[2] => comb.IN1
B[2] => comb.IN1
B[2] => loop1[2].my_tri.DATAIN
B[2] => loop1[2].my_tri1.DATAIN
B[3] => comb.IN1
B[3] => comb.IN1
B[3] => loop1[3].my_tri.DATAIN
B[3] => loop1[3].my_tri1.DATAIN
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => S.IN1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => loop1[0].my_tri1.OE
sel[0] => loop1[0].my_tri3.OE
sel[0] => loop1[1].my_tri1.OE
sel[0] => loop1[1].my_tri3.OE
sel[0] => loop1[2].my_tri1.OE
sel[0] => loop1[2].my_tri3.OE
sel[0] => loop1[3].my_tri1.OE
sel[0] => loop1[3].my_tri3.OE
sel[0] => loop1[0].my_tri.OE
sel[0] => loop1[0].my_tri2.OE
sel[0] => loop1[1].my_tri.OE
sel[0] => loop1[1].my_tri2.OE
sel[0] => loop1[2].my_tri.OE
sel[0] => loop1[2].my_tri2.OE
sel[0] => loop1[3].my_tri.OE
sel[0] => loop1[3].my_tri2.OE
sel[1] => loop1[0].my_tri5.OE
sel[1] => loop1[1].my_tri5.OE
sel[1] => loop1[2].my_tri5.OE
sel[1] => loop1[3].my_tri5.OE
sel[1] => loop1[0].my_tri4.OE
sel[1] => loop1[1].my_tri4.OE
sel[1] => loop1[2].my_tri4.OE
sel[1] => loop1[3].my_tri4.OE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:loop1[5].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => S.IN0
A[0] => comb.IN0
A[0] => comb.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => S.IN1
A[1] => comb.IN0
A[1] => comb.IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => S.IN1
A[2] => comb.IN0
A[2] => comb.IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => S.IN1
A[3] => comb.IN0
A[3] => comb.IN0
B[0] => comb.IN1
B[0] => comb.IN1
B[0] => loop1[0].my_tri.DATAIN
B[0] => loop1[0].my_tri1.DATAIN
B[1] => comb.IN1
B[1] => comb.IN1
B[1] => loop1[1].my_tri.DATAIN
B[1] => loop1[1].my_tri1.DATAIN
B[2] => comb.IN1
B[2] => comb.IN1
B[2] => loop1[2].my_tri.DATAIN
B[2] => loop1[2].my_tri1.DATAIN
B[3] => comb.IN1
B[3] => comb.IN1
B[3] => loop1[3].my_tri.DATAIN
B[3] => loop1[3].my_tri1.DATAIN
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => S.IN1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => loop1[0].my_tri1.OE
sel[0] => loop1[0].my_tri3.OE
sel[0] => loop1[1].my_tri1.OE
sel[0] => loop1[1].my_tri3.OE
sel[0] => loop1[2].my_tri1.OE
sel[0] => loop1[2].my_tri3.OE
sel[0] => loop1[3].my_tri1.OE
sel[0] => loop1[3].my_tri3.OE
sel[0] => loop1[0].my_tri.OE
sel[0] => loop1[0].my_tri2.OE
sel[0] => loop1[1].my_tri.OE
sel[0] => loop1[1].my_tri2.OE
sel[0] => loop1[2].my_tri.OE
sel[0] => loop1[2].my_tri2.OE
sel[0] => loop1[3].my_tri.OE
sel[0] => loop1[3].my_tri2.OE
sel[1] => loop1[0].my_tri5.OE
sel[1] => loop1[1].my_tri5.OE
sel[1] => loop1[2].my_tri5.OE
sel[1] => loop1[3].my_tri5.OE
sel[1] => loop1[0].my_tri4.OE
sel[1] => loop1[1].my_tri4.OE
sel[1] => loop1[2].my_tri4.OE
sel[1] => loop1[3].my_tri4.OE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:loop1[6].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => S.IN0
A[0] => comb.IN0
A[0] => comb.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => S.IN1
A[1] => comb.IN0
A[1] => comb.IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => S.IN1
A[2] => comb.IN0
A[2] => comb.IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => S.IN1
A[3] => comb.IN0
A[3] => comb.IN0
B[0] => comb.IN1
B[0] => comb.IN1
B[0] => loop1[0].my_tri.DATAIN
B[0] => loop1[0].my_tri1.DATAIN
B[1] => comb.IN1
B[1] => comb.IN1
B[1] => loop1[1].my_tri.DATAIN
B[1] => loop1[1].my_tri1.DATAIN
B[2] => comb.IN1
B[2] => comb.IN1
B[2] => loop1[2].my_tri.DATAIN
B[2] => loop1[2].my_tri1.DATAIN
B[3] => comb.IN1
B[3] => comb.IN1
B[3] => loop1[3].my_tri.DATAIN
B[3] => loop1[3].my_tri1.DATAIN
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => S.IN1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => loop1[0].my_tri1.OE
sel[0] => loop1[0].my_tri3.OE
sel[0] => loop1[1].my_tri1.OE
sel[0] => loop1[1].my_tri3.OE
sel[0] => loop1[2].my_tri1.OE
sel[0] => loop1[2].my_tri3.OE
sel[0] => loop1[3].my_tri1.OE
sel[0] => loop1[3].my_tri3.OE
sel[0] => loop1[0].my_tri.OE
sel[0] => loop1[0].my_tri2.OE
sel[0] => loop1[1].my_tri.OE
sel[0] => loop1[1].my_tri2.OE
sel[0] => loop1[2].my_tri.OE
sel[0] => loop1[2].my_tri2.OE
sel[0] => loop1[3].my_tri.OE
sel[0] => loop1[3].my_tri2.OE
sel[1] => loop1[0].my_tri5.OE
sel[1] => loop1[1].my_tri5.OE
sel[1] => loop1[2].my_tri5.OE
sel[1] => loop1[3].my_tri5.OE
sel[1] => loop1[0].my_tri4.OE
sel[1] => loop1[1].my_tri4.OE
sel[1] => loop1[2].my_tri4.OE
sel[1] => loop1[3].my_tri4.OE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|ALU:data_ALU|singleCycle:addsub|AddSubAndOr:subpart|FourBitSliceComp:my_slice2
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => S.IN0
A[0] => comb.IN0
A[0] => comb.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => S.IN1
A[1] => comb.IN0
A[1] => comb.IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => S.IN1
A[2] => comb.IN0
A[2] => comb.IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => S.IN1
A[3] => comb.IN0
A[3] => comb.IN0
B[0] => comb.IN1
B[0] => comb.IN1
B[0] => loop1[0].my_tri.DATAIN
B[0] => loop1[0].my_tri1.DATAIN
B[1] => comb.IN1
B[1] => comb.IN1
B[1] => loop1[1].my_tri.DATAIN
B[1] => loop1[1].my_tri1.DATAIN
B[2] => comb.IN1
B[2] => comb.IN1
B[2] => loop1[2].my_tri.DATAIN
B[2] => loop1[2].my_tri1.DATAIN
B[3] => comb.IN1
B[3] => comb.IN1
B[3] => loop1[3].my_tri.DATAIN
B[3] => loop1[3].my_tri1.DATAIN
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => S.IN1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => loop1[0].my_tri1.OE
sel[0] => loop1[0].my_tri3.OE
sel[0] => loop1[1].my_tri1.OE
sel[0] => loop1[1].my_tri3.OE
sel[0] => loop1[2].my_tri1.OE
sel[0] => loop1[2].my_tri3.OE
sel[0] => loop1[3].my_tri1.OE
sel[0] => loop1[3].my_tri3.OE
sel[0] => loop1[0].my_tri.OE
sel[0] => loop1[0].my_tri2.OE
sel[0] => loop1[1].my_tri.OE
sel[0] => loop1[1].my_tri2.OE
sel[0] => loop1[2].my_tri.OE
sel[0] => loop1[2].my_tri2.OE
sel[0] => loop1[3].my_tri.OE
sel[0] => loop1[3].my_tri2.OE
sel[1] => loop1[0].my_tri5.OE
sel[1] => loop1[1].my_tri5.OE
sel[1] => loop1[2].my_tri5.OE
sel[1] => loop1[3].my_tri5.OE
sel[1] => loop1[0].my_tri4.OE
sel[1] => loop1[1].my_tri4.OE
sel[1] => loop1[2].my_tri4.OE
sel[1] => loop1[3].my_tri4.OE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|ALU:data_ALU|singleCycle:addsub|barrelShifter:shifter
A[0] => loop1[0].my_tri4not.DATAIN
A[0] => loop2[0].my_triL16.DATAIN
A[1] => loop1[1].my_tri4not.DATAIN
A[1] => loop2[1].my_triL16.DATAIN
A[2] => loop1[2].my_tri4not.DATAIN
A[2] => loop2[2].my_triL16.DATAIN
A[3] => loop1[3].my_tri4not.DATAIN
A[3] => loop2[3].my_triL16.DATAIN
A[4] => loop1[4].my_tri4not.DATAIN
A[4] => loop2[4].my_triL16.DATAIN
A[5] => loop1[5].my_tri4not.DATAIN
A[5] => loop2[5].my_triL16.DATAIN
A[6] => loop1[6].my_tri4not.DATAIN
A[6] => loop2[6].my_triL16.DATAIN
A[7] => loop1[7].my_tri4not.DATAIN
A[7] => loop2[7].my_triL16.DATAIN
A[8] => loop1[8].my_tri4not.DATAIN
A[8] => loop2[8].my_triL16.DATAIN
A[9] => loop1[9].my_tri4not.DATAIN
A[9] => loop2[9].my_triL16.DATAIN
A[10] => loop1[10].my_tri4not.DATAIN
A[10] => loop2[10].my_triL16.DATAIN
A[11] => loop1[11].my_tri4not.DATAIN
A[11] => loop2[11].my_triL16.DATAIN
A[12] => loop1[12].my_tri4not.DATAIN
A[12] => loop2[12].my_triL16.DATAIN
A[13] => loop1[13].my_tri4not.DATAIN
A[13] => loop2[13].my_triL16.DATAIN
A[14] => loop1[14].my_tri4not.DATAIN
A[14] => loop2[14].my_triL16.DATAIN
A[15] => loop1[15].my_tri4not.DATAIN
A[15] => loop2[15].my_triL16.DATAIN
A[16] => loop1[16].my_tri4not.DATAIN
A[16] => loop2[0].my_triR16.DATAIN
A[17] => loop1[17].my_tri4not.DATAIN
A[17] => loop2[1].my_triR16.DATAIN
A[18] => loop1[18].my_tri4not.DATAIN
A[18] => loop2[2].my_triR16.DATAIN
A[19] => loop1[19].my_tri4not.DATAIN
A[19] => loop2[3].my_triR16.DATAIN
A[20] => loop1[20].my_tri4not.DATAIN
A[20] => loop2[4].my_triR16.DATAIN
A[21] => loop1[21].my_tri4not.DATAIN
A[21] => loop2[5].my_triR16.DATAIN
A[22] => loop1[22].my_tri4not.DATAIN
A[22] => loop2[6].my_triR16.DATAIN
A[23] => loop1[23].my_tri4not.DATAIN
A[23] => loop2[7].my_triR16.DATAIN
A[24] => loop1[24].my_tri4not.DATAIN
A[24] => loop2[8].my_triR16.DATAIN
A[25] => loop1[25].my_tri4not.DATAIN
A[25] => loop2[9].my_triR16.DATAIN
A[26] => loop1[26].my_tri4not.DATAIN
A[26] => loop2[10].my_triR16.DATAIN
A[27] => loop1[27].my_tri4not.DATAIN
A[27] => loop2[11].my_triR16.DATAIN
A[28] => loop1[28].my_tri4not.DATAIN
A[28] => loop2[12].my_triR16.DATAIN
A[29] => loop1[29].my_tri4not.DATAIN
A[29] => loop2[13].my_triR16.DATAIN
A[30] => loop1[30].my_tri4not.DATAIN
A[30] => loop2[14].my_triR16.DATAIN
A[31] => loop1[31].my_tri4not.DATAIN
A[31] => loop2[0].my_triR16_2.DATAIN
A[31] => loop2[1].my_triR16_2.DATAIN
A[31] => loop2[2].my_triR16_2.DATAIN
A[31] => loop2[3].my_triR16_2.DATAIN
A[31] => loop2[4].my_triR16_2.DATAIN
A[31] => loop2[5].my_triR16_2.DATAIN
A[31] => loop2[6].my_triR16_2.DATAIN
A[31] => loop2[7].my_triR16_2.DATAIN
A[31] => loop2[8].my_triR16_2.DATAIN
A[31] => loop2[9].my_triR16_2.DATAIN
A[31] => loop2[10].my_triR16_2.DATAIN
A[31] => loop2[11].my_triR16_2.DATAIN
A[31] => loop2[12].my_triR16_2.DATAIN
A[31] => loop2[13].my_triR16_2.DATAIN
A[31] => loop2[14].my_triR16_2.DATAIN
A[31] => loop2[15].my_triR16.DATAIN
A[31] => loop2[15].my_triR16_2.DATAIN
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[0] => comb.IN0
op[1] => ~NO_FANOUT~
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => comb.IN1
shift_amt[0] => loop1[0].my_tri0not.OE
shift_amt[0] => loop1[1].my_tri0not.OE
shift_amt[0] => loop1[2].my_tri0not.OE
shift_amt[0] => loop1[3].my_tri0not.OE
shift_amt[0] => loop1[4].my_tri0not.OE
shift_amt[0] => loop1[5].my_tri0not.OE
shift_amt[0] => loop1[6].my_tri0not.OE
shift_amt[0] => loop1[7].my_tri0not.OE
shift_amt[0] => loop1[8].my_tri0not.OE
shift_amt[0] => loop1[9].my_tri0not.OE
shift_amt[0] => loop1[10].my_tri0not.OE
shift_amt[0] => loop1[11].my_tri0not.OE
shift_amt[0] => loop1[12].my_tri0not.OE
shift_amt[0] => loop1[13].my_tri0not.OE
shift_amt[0] => loop1[14].my_tri0not.OE
shift_amt[0] => loop1[15].my_tri0not.OE
shift_amt[0] => loop1[16].my_tri0not.OE
shift_amt[0] => loop1[17].my_tri0not.OE
shift_amt[0] => loop1[18].my_tri0not.OE
shift_amt[0] => loop1[19].my_tri0not.OE
shift_amt[0] => loop1[20].my_tri0not.OE
shift_amt[0] => loop1[21].my_tri0not.OE
shift_amt[0] => loop1[22].my_tri0not.OE
shift_amt[0] => loop1[23].my_tri0not.OE
shift_amt[0] => loop1[24].my_tri0not.OE
shift_amt[0] => loop1[25].my_tri0not.OE
shift_amt[0] => loop1[26].my_tri0not.OE
shift_amt[0] => loop1[27].my_tri0not.OE
shift_amt[0] => loop1[28].my_tri0not.OE
shift_amt[0] => loop1[29].my_tri0not.OE
shift_amt[0] => loop1[30].my_tri0not.OE
shift_amt[0] => loop1[31].my_tri0not.OE
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => comb.IN1
shift_amt[1] => loop1[0].my_tri1not.OE
shift_amt[1] => loop1[1].my_tri1not.OE
shift_amt[1] => loop1[2].my_tri1not.OE
shift_amt[1] => loop1[3].my_tri1not.OE
shift_amt[1] => loop1[4].my_tri1not.OE
shift_amt[1] => loop1[5].my_tri1not.OE
shift_amt[1] => loop1[6].my_tri1not.OE
shift_amt[1] => loop1[7].my_tri1not.OE
shift_amt[1] => loop1[8].my_tri1not.OE
shift_amt[1] => loop1[9].my_tri1not.OE
shift_amt[1] => loop1[10].my_tri1not.OE
shift_amt[1] => loop1[11].my_tri1not.OE
shift_amt[1] => loop1[12].my_tri1not.OE
shift_amt[1] => loop1[13].my_tri1not.OE
shift_amt[1] => loop1[14].my_tri1not.OE
shift_amt[1] => loop1[15].my_tri1not.OE
shift_amt[1] => loop1[16].my_tri1not.OE
shift_amt[1] => loop1[17].my_tri1not.OE
shift_amt[1] => loop1[18].my_tri1not.OE
shift_amt[1] => loop1[19].my_tri1not.OE
shift_amt[1] => loop1[20].my_tri1not.OE
shift_amt[1] => loop1[21].my_tri1not.OE
shift_amt[1] => loop1[22].my_tri1not.OE
shift_amt[1] => loop1[23].my_tri1not.OE
shift_amt[1] => loop1[24].my_tri1not.OE
shift_amt[1] => loop1[25].my_tri1not.OE
shift_amt[1] => loop1[26].my_tri1not.OE
shift_amt[1] => loop1[27].my_tri1not.OE
shift_amt[1] => loop1[28].my_tri1not.OE
shift_amt[1] => loop1[29].my_tri1not.OE
shift_amt[1] => loop1[30].my_tri1not.OE
shift_amt[1] => loop1[31].my_tri1not.OE
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => comb.IN1
shift_amt[2] => loop1[0].my_tri2not.OE
shift_amt[2] => loop1[1].my_tri2not.OE
shift_amt[2] => loop1[2].my_tri2not.OE
shift_amt[2] => loop1[3].my_tri2not.OE
shift_amt[2] => loop1[4].my_tri2not.OE
shift_amt[2] => loop1[5].my_tri2not.OE
shift_amt[2] => loop1[6].my_tri2not.OE
shift_amt[2] => loop1[7].my_tri2not.OE
shift_amt[2] => loop1[8].my_tri2not.OE
shift_amt[2] => loop1[9].my_tri2not.OE
shift_amt[2] => loop1[10].my_tri2not.OE
shift_amt[2] => loop1[11].my_tri2not.OE
shift_amt[2] => loop1[12].my_tri2not.OE
shift_amt[2] => loop1[13].my_tri2not.OE
shift_amt[2] => loop1[14].my_tri2not.OE
shift_amt[2] => loop1[15].my_tri2not.OE
shift_amt[2] => loop1[16].my_tri2not.OE
shift_amt[2] => loop1[17].my_tri2not.OE
shift_amt[2] => loop1[18].my_tri2not.OE
shift_amt[2] => loop1[19].my_tri2not.OE
shift_amt[2] => loop1[20].my_tri2not.OE
shift_amt[2] => loop1[21].my_tri2not.OE
shift_amt[2] => loop1[22].my_tri2not.OE
shift_amt[2] => loop1[23].my_tri2not.OE
shift_amt[2] => loop1[24].my_tri2not.OE
shift_amt[2] => loop1[25].my_tri2not.OE
shift_amt[2] => loop1[26].my_tri2not.OE
shift_amt[2] => loop1[27].my_tri2not.OE
shift_amt[2] => loop1[28].my_tri2not.OE
shift_amt[2] => loop1[29].my_tri2not.OE
shift_amt[2] => loop1[30].my_tri2not.OE
shift_amt[2] => loop1[31].my_tri2not.OE
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => comb.IN1
shift_amt[3] => loop1[0].my_tri3not.OE
shift_amt[3] => loop1[1].my_tri3not.OE
shift_amt[3] => loop1[2].my_tri3not.OE
shift_amt[3] => loop1[3].my_tri3not.OE
shift_amt[3] => loop1[4].my_tri3not.OE
shift_amt[3] => loop1[5].my_tri3not.OE
shift_amt[3] => loop1[6].my_tri3not.OE
shift_amt[3] => loop1[7].my_tri3not.OE
shift_amt[3] => loop1[8].my_tri3not.OE
shift_amt[3] => loop1[9].my_tri3not.OE
shift_amt[3] => loop1[10].my_tri3not.OE
shift_amt[3] => loop1[11].my_tri3not.OE
shift_amt[3] => loop1[12].my_tri3not.OE
shift_amt[3] => loop1[13].my_tri3not.OE
shift_amt[3] => loop1[14].my_tri3not.OE
shift_amt[3] => loop1[15].my_tri3not.OE
shift_amt[3] => loop1[16].my_tri3not.OE
shift_amt[3] => loop1[17].my_tri3not.OE
shift_amt[3] => loop1[18].my_tri3not.OE
shift_amt[3] => loop1[19].my_tri3not.OE
shift_amt[3] => loop1[20].my_tri3not.OE
shift_amt[3] => loop1[21].my_tri3not.OE
shift_amt[3] => loop1[22].my_tri3not.OE
shift_amt[3] => loop1[23].my_tri3not.OE
shift_amt[3] => loop1[24].my_tri3not.OE
shift_amt[3] => loop1[25].my_tri3not.OE
shift_amt[3] => loop1[26].my_tri3not.OE
shift_amt[3] => loop1[27].my_tri3not.OE
shift_amt[3] => loop1[28].my_tri3not.OE
shift_amt[3] => loop1[29].my_tri3not.OE
shift_amt[3] => loop1[30].my_tri3not.OE
shift_amt[3] => loop1[31].my_tri3not.OE
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => comb.IN1
shift_amt[4] => loop1[0].my_tri4not.OE
shift_amt[4] => loop1[1].my_tri4not.OE
shift_amt[4] => loop1[2].my_tri4not.OE
shift_amt[4] => loop1[3].my_tri4not.OE
shift_amt[4] => loop1[4].my_tri4not.OE
shift_amt[4] => loop1[5].my_tri4not.OE
shift_amt[4] => loop1[6].my_tri4not.OE
shift_amt[4] => loop1[7].my_tri4not.OE
shift_amt[4] => loop1[8].my_tri4not.OE
shift_amt[4] => loop1[9].my_tri4not.OE
shift_amt[4] => loop1[10].my_tri4not.OE
shift_amt[4] => loop1[11].my_tri4not.OE
shift_amt[4] => loop1[12].my_tri4not.OE
shift_amt[4] => loop1[13].my_tri4not.OE
shift_amt[4] => loop1[14].my_tri4not.OE
shift_amt[4] => loop1[15].my_tri4not.OE
shift_amt[4] => loop1[16].my_tri4not.OE
shift_amt[4] => loop1[17].my_tri4not.OE
shift_amt[4] => loop1[18].my_tri4not.OE
shift_amt[4] => loop1[19].my_tri4not.OE
shift_amt[4] => loop1[20].my_tri4not.OE
shift_amt[4] => loop1[21].my_tri4not.OE
shift_amt[4] => loop1[22].my_tri4not.OE
shift_amt[4] => loop1[23].my_tri4not.OE
shift_amt[4] => loop1[24].my_tri4not.OE
shift_amt[4] => loop1[25].my_tri4not.OE
shift_amt[4] => loop1[26].my_tri4not.OE
shift_amt[4] => loop1[27].my_tri4not.OE
shift_amt[4] => loop1[28].my_tri4not.OE
shift_amt[4] => loop1[29].my_tri4not.OE
shift_amt[4] => loop1[30].my_tri4not.OE
shift_amt[4] => loop1[31].my_tri4not.OE
out[0] <= w0[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= w0[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= w0[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= w0[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= w0[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= w0[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= w0[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= w0[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= w0[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= w0[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= w0[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= w0[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= w0[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= w0[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= w0[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= w0[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= w0[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= w0[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= w0[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= w0[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= w0[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= w0[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= w0[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= w0[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= w0[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= w0[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= w0[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= w0[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= w0[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= w0[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= w0[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= w0[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|ALU:data_ALU|multdiv:md
data_operandA[0] => ~NO_FANOUT~
data_operandA[1] => ~NO_FANOUT~
data_operandA[2] => ~NO_FANOUT~
data_operandA[3] => ~NO_FANOUT~
data_operandA[4] => ~NO_FANOUT~
data_operandA[5] => ~NO_FANOUT~
data_operandA[6] => ~NO_FANOUT~
data_operandA[7] => ~NO_FANOUT~
data_operandA[8] => ~NO_FANOUT~
data_operandA[9] => ~NO_FANOUT~
data_operandA[10] => ~NO_FANOUT~
data_operandA[11] => ~NO_FANOUT~
data_operandA[12] => ~NO_FANOUT~
data_operandA[13] => ~NO_FANOUT~
data_operandA[14] => ~NO_FANOUT~
data_operandA[15] => ~NO_FANOUT~
data_operandA[16] => ~NO_FANOUT~
data_operandA[17] => ~NO_FANOUT~
data_operandA[18] => ~NO_FANOUT~
data_operandA[19] => ~NO_FANOUT~
data_operandA[20] => ~NO_FANOUT~
data_operandA[21] => ~NO_FANOUT~
data_operandA[22] => ~NO_FANOUT~
data_operandA[23] => ~NO_FANOUT~
data_operandA[24] => ~NO_FANOUT~
data_operandA[25] => ~NO_FANOUT~
data_operandA[26] => ~NO_FANOUT~
data_operandA[27] => ~NO_FANOUT~
data_operandA[28] => ~NO_FANOUT~
data_operandA[29] => ~NO_FANOUT~
data_operandA[30] => ~NO_FANOUT~
data_operandA[31] => ~NO_FANOUT~
data_operandB[0] => ~NO_FANOUT~
data_operandB[1] => ~NO_FANOUT~
data_operandB[2] => ~NO_FANOUT~
data_operandB[3] => ~NO_FANOUT~
data_operandB[4] => ~NO_FANOUT~
data_operandB[5] => ~NO_FANOUT~
data_operandB[6] => ~NO_FANOUT~
data_operandB[7] => ~NO_FANOUT~
data_operandB[8] => ~NO_FANOUT~
data_operandB[9] => ~NO_FANOUT~
data_operandB[10] => ~NO_FANOUT~
data_operandB[11] => ~NO_FANOUT~
data_operandB[12] => ~NO_FANOUT~
data_operandB[13] => ~NO_FANOUT~
data_operandB[14] => ~NO_FANOUT~
data_operandB[15] => ~NO_FANOUT~
data_operandB[16] => ~NO_FANOUT~
data_operandB[17] => ~NO_FANOUT~
data_operandB[18] => ~NO_FANOUT~
data_operandB[19] => ~NO_FANOUT~
data_operandB[20] => ~NO_FANOUT~
data_operandB[21] => ~NO_FANOUT~
data_operandB[22] => ~NO_FANOUT~
data_operandB[23] => ~NO_FANOUT~
data_operandB[24] => ~NO_FANOUT~
data_operandB[25] => ~NO_FANOUT~
data_operandB[26] => ~NO_FANOUT~
data_operandB[27] => ~NO_FANOUT~
data_operandB[28] => ~NO_FANOUT~
data_operandB[29] => ~NO_FANOUT~
data_operandB[30] => ~NO_FANOUT~
data_operandB[31] => ~NO_FANOUT~
ctrl_MULT => ~NO_FANOUT~
ctrl_DIV => ~NO_FANOUT~
clock => ~NO_FANOUT~
data_result[0] <= <GND>
data_result[1] <= <GND>
data_result[2] <= <GND>
data_result[3] <= <GND>
data_result[4] <= <GND>
data_result[5] <= <GND>
data_result[6] <= <GND>
data_result[7] <= <GND>
data_result[8] <= <GND>
data_result[9] <= <GND>
data_result[10] <= <GND>
data_result[11] <= <GND>
data_result[12] <= <GND>
data_result[13] <= <GND>
data_result[14] <= <GND>
data_result[15] <= <GND>
data_result[16] <= <GND>
data_result[17] <= <GND>
data_result[18] <= <GND>
data_result[19] <= <GND>
data_result[20] <= <GND>
data_result[21] <= <GND>
data_result[22] <= <GND>
data_result[23] <= <GND>
data_result[24] <= <GND>
data_result[25] <= <GND>
data_result[26] <= <GND>
data_result[27] <= <GND>
data_result[28] <= <GND>
data_result[29] <= <GND>
data_result[30] <= <GND>
data_result[31] <= <GND>
remainder[0] <= <GND>
remainder[1] <= <GND>
remainder[2] <= <GND>
remainder[3] <= <GND>
remainder[4] <= <GND>
remainder[5] <= <GND>
remainder[6] <= <GND>
remainder[7] <= <GND>
remainder[8] <= <GND>
remainder[9] <= <GND>
remainder[10] <= <GND>
remainder[11] <= <GND>
remainder[12] <= <GND>
remainder[13] <= <GND>
remainder[14] <= <GND>
remainder[15] <= <GND>
remainder[16] <= <GND>
remainder[17] <= <GND>
remainder[18] <= <GND>
remainder[19] <= <GND>
remainder[20] <= <GND>
remainder[21] <= <GND>
remainder[22] <= <GND>
remainder[23] <= <GND>
remainder[24] <= <GND>
remainder[25] <= <GND>
remainder[26] <= <GND>
remainder[27] <= <GND>
remainder[28] <= <GND>
remainder[29] <= <GND>
remainder[30] <= <GND>
remainder[31] <= <GND>
data_exception <= <GND>
data_inputRDY <= <GND>
data_resultRDY <= <GND>
rs => ~NO_FANOUT~


|skeleton|processor:myprocessor|Adder:branch_ALU
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
Cin => Cin.IN1
out[0] <= FourBitSlice:my_slice00.out
out[1] <= FourBitSlice:my_slice00.out
out[2] <= FourBitSlice:my_slice00.out
out[3] <= FourBitSlice:my_slice00.out
out[4] <= FourBitSlice:loop1[1].my_slice.out
out[5] <= FourBitSlice:loop1[1].my_slice.out
out[6] <= FourBitSlice:loop1[1].my_slice.out
out[7] <= FourBitSlice:loop1[1].my_slice.out
out[8] <= FourBitSlice:loop1[2].my_slice.out
out[9] <= FourBitSlice:loop1[2].my_slice.out
out[10] <= FourBitSlice:loop1[2].my_slice.out
out[11] <= FourBitSlice:loop1[2].my_slice.out
out[12] <= FourBitSlice:loop1[3].my_slice.out
out[13] <= FourBitSlice:loop1[3].my_slice.out
out[14] <= FourBitSlice:loop1[3].my_slice.out
out[15] <= FourBitSlice:loop1[3].my_slice.out
out[16] <= FourBitSlice:loop1[4].my_slice.out
out[17] <= FourBitSlice:loop1[4].my_slice.out
out[18] <= FourBitSlice:loop1[4].my_slice.out
out[19] <= FourBitSlice:loop1[4].my_slice.out
out[20] <= FourBitSlice:loop1[5].my_slice.out
out[21] <= FourBitSlice:loop1[5].my_slice.out
out[22] <= FourBitSlice:loop1[5].my_slice.out
out[23] <= FourBitSlice:loop1[5].my_slice.out
out[24] <= FourBitSlice:loop1[6].my_slice.out
out[25] <= FourBitSlice:loop1[6].my_slice.out
out[26] <= FourBitSlice:loop1[6].my_slice.out
out[27] <= FourBitSlice:loop1[6].my_slice.out
out[28] <= FourBitSlice:my_slice2.out
out[29] <= FourBitSlice:my_slice2.out
out[30] <= FourBitSlice:my_slice2.out
out[31] <= FourBitSlice:my_slice2.out


|skeleton|processor:myprocessor|Adder:branch_ALU|FourBitSlice:my_slice00
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:branch_ALU|FourBitSlice:loop1[1].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:branch_ALU|FourBitSlice:loop1[2].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:branch_ALU|FourBitSlice:loop1[3].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:branch_ALU|FourBitSlice:loop1[4].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:branch_ALU|FourBitSlice:loop1[5].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:branch_ALU|FourBitSlice:loop1[6].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:branch_ALU|FourBitSlice:my_slice2
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:PC_plus_one
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
Cin => Cin.IN1
out[0] <= FourBitSlice:my_slice00.out
out[1] <= FourBitSlice:my_slice00.out
out[2] <= FourBitSlice:my_slice00.out
out[3] <= FourBitSlice:my_slice00.out
out[4] <= FourBitSlice:loop1[1].my_slice.out
out[5] <= FourBitSlice:loop1[1].my_slice.out
out[6] <= FourBitSlice:loop1[1].my_slice.out
out[7] <= FourBitSlice:loop1[1].my_slice.out
out[8] <= FourBitSlice:loop1[2].my_slice.out
out[9] <= FourBitSlice:loop1[2].my_slice.out
out[10] <= FourBitSlice:loop1[2].my_slice.out
out[11] <= FourBitSlice:loop1[2].my_slice.out
out[12] <= FourBitSlice:loop1[3].my_slice.out
out[13] <= FourBitSlice:loop1[3].my_slice.out
out[14] <= FourBitSlice:loop1[3].my_slice.out
out[15] <= FourBitSlice:loop1[3].my_slice.out
out[16] <= FourBitSlice:loop1[4].my_slice.out
out[17] <= FourBitSlice:loop1[4].my_slice.out
out[18] <= FourBitSlice:loop1[4].my_slice.out
out[19] <= FourBitSlice:loop1[4].my_slice.out
out[20] <= FourBitSlice:loop1[5].my_slice.out
out[21] <= FourBitSlice:loop1[5].my_slice.out
out[22] <= FourBitSlice:loop1[5].my_slice.out
out[23] <= FourBitSlice:loop1[5].my_slice.out
out[24] <= FourBitSlice:loop1[6].my_slice.out
out[25] <= FourBitSlice:loop1[6].my_slice.out
out[26] <= FourBitSlice:loop1[6].my_slice.out
out[27] <= FourBitSlice:loop1[6].my_slice.out
out[28] <= FourBitSlice:my_slice2.out
out[29] <= FourBitSlice:my_slice2.out
out[30] <= FourBitSlice:my_slice2.out
out[31] <= FourBitSlice:my_slice2.out


|skeleton|processor:myprocessor|Adder:PC_plus_one|FourBitSlice:my_slice00
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[1].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[2].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[3].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[4].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[5].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[6].my_slice
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|Adder:PC_plus_one|FourBitSlice:my_slice2
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => out.IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => out.IN1
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => out.IN1
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => out.IN1
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => out.IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => out.IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => out.IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => out.IN1
Cin => out.IN1
Cin => C.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
ov <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Go <= Go.DB_MAX_OUTPUT_PORT_TYPE
Po <= Po.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:Latches1[0].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[0].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[1].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[2].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[3].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[4].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[5].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[6].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[7].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[8].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[9].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[10].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[11].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[12].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[13].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[14].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[15].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[16].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[17].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[18].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[19].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[20].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[21].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[22].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[23].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[24].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[25].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[26].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[27].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[28].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[29].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[30].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].fd_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].fd_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].dx_regA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].dx_regB
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].dx_Immed
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].dx_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].dx_PC_alu
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].dx_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].dx_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].dx_addr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].xm_alu_res
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].xm_readRegA
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].xm_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].xm_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].xm_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].mw_Data
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].mw_ALU
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].mw_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].mw_PC
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches1[31].mw_sign
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[0].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[0].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[0].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[1].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[1].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[1].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[2].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[2].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[2].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[3].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[3].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[3].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[4].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[4].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[4].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[5].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[5].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[5].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[6].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[6].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[6].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[7].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[7].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[7].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[8].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[8].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[8].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[9].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[9].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[9].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[10].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[10].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[10].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[11].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[11].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[11].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[12].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[12].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[12].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[13].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[13].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[13].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[14].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[14].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[14].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[15].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[15].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[15].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp
P[0] => ~NO_FANOUT~
P[1] => ~NO_FANOUT~
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => ~NO_FANOUT~
P[7] => ~NO_FANOUT~
P[8] => ~NO_FANOUT~
P[9] => ~NO_FANOUT~
P[10] => ~NO_FANOUT~
P[11] => ~NO_FANOUT~
P[12] => ~NO_FANOUT~
P[13] => ~NO_FANOUT~
P[14] => ~NO_FANOUT~
P[15] => ~NO_FANOUT~
P[16] => ~NO_FANOUT~
P[17] => ~NO_FANOUT~
P[18] => ~NO_FANOUT~
P[19] => ~NO_FANOUT~
P[20] => ~NO_FANOUT~
P[21] => ~NO_FANOUT~
P[22] => rdP[0].IN6
P[23] => rdP[1].IN6
P[24] => rdP[2].IN6
P[25] => rdP[3].IN6
P[26] => rdP[4].IN6
P[27] => ~NO_FANOUT~
P[28] => ~NO_FANOUT~
P[29] => ~NO_FANOUT~
P[30] => ~NO_FANOUT~
P[31] => ~NO_FANOUT~
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => isMulCyc_X.IN1
X[4] => isMulCyc_X.IN1
X[5] => isMulCyc_X.IN0
X[6] => isMulCyc_X.IN1
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => rtX[0].IN1
X[13] => rtX[1].IN1
X[14] => rtX[2].IN1
X[15] => rtX[3].IN1
X[16] => rtX[4].IN1
X[17] => rsX[0].IN1
X[18] => rsX[1].IN1
X[19] => rsX[2].IN1
X[20] => rsX[3].IN1
X[21] => rsX[4].IN1
X[22] => rdX[0].IN1
X[23] => rdX[1].IN1
X[24] => rdX[2].IN1
X[25] => rdX[3].IN1
X[26] => rdX[4].IN1
X[27] => X_op[0].IN1
X[28] => X_op[1].IN1
X[29] => X_op[2].IN1
X[30] => X_op[3].IN1
X[31] => X_op[4].IN1
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => rtD[0].IN1
D[13] => rtD[1].IN1
D[14] => rtD[2].IN1
D[15] => rtD[3].IN1
D[16] => rtD[4].IN1
D[17] => rsD[0].IN1
D[18] => rsD[1].IN1
D[19] => rsD[2].IN1
D[20] => rsD[3].IN1
D[21] => rsD[4].IN1
D[22] => rdD[0].IN1
D[23] => rdD[1].IN1
D[24] => rdD[2].IN1
D[25] => rdD[3].IN1
D[26] => rdD[4].IN1
D[27] => D_op[0].IN1
D[28] => D_op[1].IN1
D[29] => D_op[2].IN1
D[30] => D_op[3].IN1
D[31] => D_op[4].IN1
bpX <= bpX.DB_MAX_OUTPUT_PORT_TYPE
bpD <= <GND>
is_exc_valid => exc_reset.IN1
isNOP => DONT_WRITE.IN1
isNOP => bpX.IN1
DONT_WRITE <= DONT_WRITE.DB_MAX_OUTPUT_PORT_TYPE
exc_reset <= exc_reset.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|decoder5B:dec00
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|decoder5B:dec01
Enc[0] => and01.IN0
Enc[0] => and03.IN0
Enc[0] => and05.IN0
Enc[0] => and07.IN0
Enc[0] => and09.IN0
Enc[0] => and11.IN0
Enc[0] => and13.IN0
Enc[0] => and15.IN0
Enc[0] => and17.IN0
Enc[0] => and19.IN0
Enc[0] => and21.IN0
Enc[0] => and23.IN0
Enc[0] => and25.IN0
Enc[0] => and27.IN0
Enc[0] => and29.IN0
Enc[0] => and31.IN0
Enc[0] => and00.IN0
Enc[0] => and02.IN0
Enc[0] => and04.IN0
Enc[0] => and06.IN0
Enc[0] => and08.IN0
Enc[0] => and10.IN0
Enc[0] => and12.IN0
Enc[0] => and14.IN0
Enc[0] => and16.IN0
Enc[0] => and18.IN0
Enc[0] => and20.IN0
Enc[0] => and22.IN0
Enc[0] => and24.IN0
Enc[0] => and26.IN0
Enc[0] => and28.IN0
Enc[0] => and30.IN0
Enc[1] => and02.IN1
Enc[1] => and03.IN1
Enc[1] => and06.IN1
Enc[1] => and07.IN1
Enc[1] => and10.IN1
Enc[1] => and11.IN1
Enc[1] => and14.IN1
Enc[1] => and15.IN1
Enc[1] => and18.IN1
Enc[1] => and19.IN1
Enc[1] => and22.IN1
Enc[1] => and23.IN1
Enc[1] => and26.IN1
Enc[1] => and27.IN1
Enc[1] => and30.IN1
Enc[1] => and31.IN1
Enc[1] => and00.IN1
Enc[1] => and01.IN1
Enc[1] => and04.IN1
Enc[1] => and05.IN1
Enc[1] => and08.IN1
Enc[1] => and09.IN1
Enc[1] => and12.IN1
Enc[1] => and13.IN1
Enc[1] => and16.IN1
Enc[1] => and17.IN1
Enc[1] => and20.IN1
Enc[1] => and21.IN1
Enc[1] => and24.IN1
Enc[1] => and25.IN1
Enc[1] => and28.IN1
Enc[1] => and29.IN1
Enc[2] => and04.IN2
Enc[2] => and05.IN2
Enc[2] => and06.IN2
Enc[2] => and07.IN2
Enc[2] => and12.IN2
Enc[2] => and13.IN2
Enc[2] => and14.IN2
Enc[2] => and15.IN2
Enc[2] => and20.IN2
Enc[2] => and21.IN2
Enc[2] => and22.IN2
Enc[2] => and23.IN2
Enc[2] => and28.IN2
Enc[2] => and29.IN2
Enc[2] => and30.IN2
Enc[2] => and31.IN2
Enc[2] => and00.IN2
Enc[2] => and01.IN2
Enc[2] => and02.IN2
Enc[2] => and03.IN2
Enc[2] => and08.IN2
Enc[2] => and09.IN2
Enc[2] => and10.IN2
Enc[2] => and11.IN2
Enc[2] => and16.IN2
Enc[2] => and17.IN2
Enc[2] => and18.IN2
Enc[2] => and19.IN2
Enc[2] => and24.IN2
Enc[2] => and25.IN2
Enc[2] => and26.IN2
Enc[2] => and27.IN2
Enc[3] => and08.IN3
Enc[3] => and09.IN3
Enc[3] => and10.IN3
Enc[3] => and11.IN3
Enc[3] => and12.IN3
Enc[3] => and13.IN3
Enc[3] => and14.IN3
Enc[3] => and15.IN3
Enc[3] => and24.IN3
Enc[3] => and25.IN3
Enc[3] => and26.IN3
Enc[3] => and27.IN3
Enc[3] => and28.IN3
Enc[3] => and29.IN3
Enc[3] => and30.IN3
Enc[3] => and31.IN3
Enc[3] => and00.IN3
Enc[3] => and01.IN3
Enc[3] => and02.IN3
Enc[3] => and03.IN3
Enc[3] => and04.IN3
Enc[3] => and05.IN3
Enc[3] => and06.IN3
Enc[3] => and07.IN3
Enc[3] => and16.IN3
Enc[3] => and17.IN3
Enc[3] => and18.IN3
Enc[3] => and19.IN3
Enc[3] => and20.IN3
Enc[3] => and21.IN3
Enc[3] => and22.IN3
Enc[3] => and23.IN3
Enc[4] => and16.IN4
Enc[4] => and17.IN4
Enc[4] => and18.IN4
Enc[4] => and19.IN4
Enc[4] => and20.IN4
Enc[4] => and21.IN4
Enc[4] => and22.IN4
Enc[4] => and23.IN4
Enc[4] => and24.IN4
Enc[4] => and25.IN4
Enc[4] => and26.IN4
Enc[4] => and27.IN4
Enc[4] => and28.IN4
Enc[4] => and29.IN4
Enc[4] => and30.IN4
Enc[4] => and31.IN4
Enc[4] => and00.IN4
Enc[4] => and01.IN4
Enc[4] => and02.IN4
Enc[4] => and03.IN4
Enc[4] => and04.IN4
Enc[4] => and05.IN4
Enc[4] => and06.IN4
Enc[4] => and07.IN4
Enc[4] => and08.IN4
Enc[4] => and09.IN4
Enc[4] => and10.IN4
Enc[4] => and11.IN4
Enc[4] => and12.IN4
Enc[4] => and13.IN4
Enc[4] => and14.IN4
Enc[4] => and15.IN4
out[0] <= and00.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and01.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and02.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and03.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and04.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and05.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and06.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and07.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= and08.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= and09.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|fiveBitEquals:Feq1
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|fiveBitEquals:Feq2
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|fiveBitEquals:Feq4
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|fiveBitEquals:Feq5
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|fiveBitEquals:Feq7
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|multdiv_pipeControl:mdPipe[16].mdp|fiveBitEquals:Feq8
A[0] => isZero.IN1
A[0] => areDiff.IN0
A[1] => isZero.IN1
A[1] => areDiff.IN0
A[2] => isZero.IN1
A[2] => areDiff.IN0
A[3] => isZero.IN0
A[3] => areDiff.IN0
A[4] => isZero.IN1
A[4] => areDiff.IN0
B[0] => areDiff.IN1
B[1] => areDiff.IN1
B[2] => areDiff.IN1
B[3] => areDiff.IN1
B[4] => areDiff.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|DFFx:mdPipe[16].P_isMul
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].P_isDiv
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].P_isNop
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].P_exc_v
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[0].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[0].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[1].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[1].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[2].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[2].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[3].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[3].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[4].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[4].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[5].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[5].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[6].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[6].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[7].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[7].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[8].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[8].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[9].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[9].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[10].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[10].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[11].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[11].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[12].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[12].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[13].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[13].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[14].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[14].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[15].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[15].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[16].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[16].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[17].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[17].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[18].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[18].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[19].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[19].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[20].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[20].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[21].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[21].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[22].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[22].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[23].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[23].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[24].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[24].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[25].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[25].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[26].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[26].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[27].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[27].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[28].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[28].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[29].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[29].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[30].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[30].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[31].P_instr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:mdPipe[16].instrStore[31].P_contr
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches2[0].dx_shiftAmt
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches2[1].dx_shiftAmt
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches2[2].dx_shiftAmt
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches2[3].dx_shiftAmt
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|DFFx:Latches2[4].dx_shiftAmt
d => q~reg0.DATAIN
clrn => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
en => q~reg0.ENA


|skeleton|processor:myprocessor|dmem:mydmem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component
wren_a => altsyncram_8vc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8vc1:auto_generated.data_a[0]
data_a[1] => altsyncram_8vc1:auto_generated.data_a[1]
data_a[2] => altsyncram_8vc1:auto_generated.data_a[2]
data_a[3] => altsyncram_8vc1:auto_generated.data_a[3]
data_a[4] => altsyncram_8vc1:auto_generated.data_a[4]
data_a[5] => altsyncram_8vc1:auto_generated.data_a[5]
data_a[6] => altsyncram_8vc1:auto_generated.data_a[6]
data_a[7] => altsyncram_8vc1:auto_generated.data_a[7]
data_a[8] => altsyncram_8vc1:auto_generated.data_a[8]
data_a[9] => altsyncram_8vc1:auto_generated.data_a[9]
data_a[10] => altsyncram_8vc1:auto_generated.data_a[10]
data_a[11] => altsyncram_8vc1:auto_generated.data_a[11]
data_a[12] => altsyncram_8vc1:auto_generated.data_a[12]
data_a[13] => altsyncram_8vc1:auto_generated.data_a[13]
data_a[14] => altsyncram_8vc1:auto_generated.data_a[14]
data_a[15] => altsyncram_8vc1:auto_generated.data_a[15]
data_a[16] => altsyncram_8vc1:auto_generated.data_a[16]
data_a[17] => altsyncram_8vc1:auto_generated.data_a[17]
data_a[18] => altsyncram_8vc1:auto_generated.data_a[18]
data_a[19] => altsyncram_8vc1:auto_generated.data_a[19]
data_a[20] => altsyncram_8vc1:auto_generated.data_a[20]
data_a[21] => altsyncram_8vc1:auto_generated.data_a[21]
data_a[22] => altsyncram_8vc1:auto_generated.data_a[22]
data_a[23] => altsyncram_8vc1:auto_generated.data_a[23]
data_a[24] => altsyncram_8vc1:auto_generated.data_a[24]
data_a[25] => altsyncram_8vc1:auto_generated.data_a[25]
data_a[26] => altsyncram_8vc1:auto_generated.data_a[26]
data_a[27] => altsyncram_8vc1:auto_generated.data_a[27]
data_a[28] => altsyncram_8vc1:auto_generated.data_a[28]
data_a[29] => altsyncram_8vc1:auto_generated.data_a[29]
data_a[30] => altsyncram_8vc1:auto_generated.data_a[30]
data_a[31] => altsyncram_8vc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8vc1:auto_generated.address_a[0]
address_a[1] => altsyncram_8vc1:auto_generated.address_a[1]
address_a[2] => altsyncram_8vc1:auto_generated.address_a[2]
address_a[3] => altsyncram_8vc1:auto_generated.address_a[3]
address_a[4] => altsyncram_8vc1:auto_generated.address_a[4]
address_a[5] => altsyncram_8vc1:auto_generated.address_a[5]
address_a[6] => altsyncram_8vc1:auto_generated.address_a[6]
address_a[7] => altsyncram_8vc1:auto_generated.address_a[7]
address_a[8] => altsyncram_8vc1:auto_generated.address_a[8]
address_a[9] => altsyncram_8vc1:auto_generated.address_a[9]
address_a[10] => altsyncram_8vc1:auto_generated.address_a[10]
address_a[11] => altsyncram_8vc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8vc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8vc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8vc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8vc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8vc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8vc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8vc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8vc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8vc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_8vc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_8vc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_8vc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_8vc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_8vc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_8vc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_8vc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_8vc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_8vc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_8vc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_8vc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_8vc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_8vc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_8vc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_8vc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_8vc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_8vc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_8vc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_8vc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_8vc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_8vc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_8vc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_8vc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_8vc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|skeleton|processor:myprocessor|imem:myimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gl81:auto_generated.address_a[0]
address_a[1] => altsyncram_gl81:auto_generated.address_a[1]
address_a[2] => altsyncram_gl81:auto_generated.address_a[2]
address_a[3] => altsyncram_gl81:auto_generated.address_a[3]
address_a[4] => altsyncram_gl81:auto_generated.address_a[4]
address_a[5] => altsyncram_gl81:auto_generated.address_a[5]
address_a[6] => altsyncram_gl81:auto_generated.address_a[6]
address_a[7] => altsyncram_gl81:auto_generated.address_a[7]
address_a[8] => altsyncram_gl81:auto_generated.address_a[8]
address_a[9] => altsyncram_gl81:auto_generated.address_a[9]
address_a[10] => altsyncram_gl81:auto_generated.address_a[10]
address_a[11] => altsyncram_gl81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gl81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_gl81:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gl81:auto_generated.q_a[0]
q_a[1] <= altsyncram_gl81:auto_generated.q_a[1]
q_a[2] <= altsyncram_gl81:auto_generated.q_a[2]
q_a[3] <= altsyncram_gl81:auto_generated.q_a[3]
q_a[4] <= altsyncram_gl81:auto_generated.q_a[4]
q_a[5] <= altsyncram_gl81:auto_generated.q_a[5]
q_a[6] <= altsyncram_gl81:auto_generated.q_a[6]
q_a[7] <= altsyncram_gl81:auto_generated.q_a[7]
q_a[8] <= altsyncram_gl81:auto_generated.q_a[8]
q_a[9] <= altsyncram_gl81:auto_generated.q_a[9]
q_a[10] <= altsyncram_gl81:auto_generated.q_a[10]
q_a[11] <= altsyncram_gl81:auto_generated.q_a[11]
q_a[12] <= altsyncram_gl81:auto_generated.q_a[12]
q_a[13] <= altsyncram_gl81:auto_generated.q_a[13]
q_a[14] <= altsyncram_gl81:auto_generated.q_a[14]
q_a[15] <= altsyncram_gl81:auto_generated.q_a[15]
q_a[16] <= altsyncram_gl81:auto_generated.q_a[16]
q_a[17] <= altsyncram_gl81:auto_generated.q_a[17]
q_a[18] <= altsyncram_gl81:auto_generated.q_a[18]
q_a[19] <= altsyncram_gl81:auto_generated.q_a[19]
q_a[20] <= altsyncram_gl81:auto_generated.q_a[20]
q_a[21] <= altsyncram_gl81:auto_generated.q_a[21]
q_a[22] <= altsyncram_gl81:auto_generated.q_a[22]
q_a[23] <= altsyncram_gl81:auto_generated.q_a[23]
q_a[24] <= altsyncram_gl81:auto_generated.q_a[24]
q_a[25] <= altsyncram_gl81:auto_generated.q_a[25]
q_a[26] <= altsyncram_gl81:auto_generated.q_a[26]
q_a[27] <= altsyncram_gl81:auto_generated.q_a[27]
q_a[28] <= altsyncram_gl81:auto_generated.q_a[28]
q_a[29] <= altsyncram_gl81:auto_generated.q_a[29]
q_a[30] <= altsyncram_gl81:auto_generated.q_a[30]
q_a[31] <= altsyncram_gl81:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_gl81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|skeleton|PS2_Interface:myps2
inclock => inclock.IN1
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => _.IN1
ps2_clock <> PS2_Controller:PS2.PS2_CLK
ps2_data <> PS2_Controller:PS2.PS2_DAT
ps2_key_data[0] <= PS2_Controller:PS2.received_data
ps2_key_data[1] <= PS2_Controller:PS2.received_data
ps2_key_data[2] <= PS2_Controller:PS2.received_data
ps2_key_data[3] <= PS2_Controller:PS2.received_data
ps2_key_data[4] <= PS2_Controller:PS2.received_data
ps2_key_data[5] <= PS2_Controller:PS2.received_data
ps2_key_data[6] <= PS2_Controller:PS2.received_data
ps2_key_data[7] <= PS2_Controller:PS2.received_data
ps2_key_pressed <= PS2_Controller:PS2.received_data_en
last_data_received[0] <= last_data_received[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[1] <= last_data_received[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[2] <= last_data_received[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[3] <= last_data_received[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[4] <= last_data_received[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[5] <= last_data_received[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[6] <= last_data_received[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[7] <= last_data_received[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|lcd:mylcd
clock => state2[0].CLK
clock => state2[1].CLK
clock => state2[2].CLK
clock => state2[3].CLK
clock => state2[4].CLK
clock => state2[5].CLK
clock => state2[6].CLK
clock => state2[7].CLK
clock => state2[8].CLK
clock => state2[9].CLK
clock => state2[10].CLK
clock => state2[11].CLK
clock => state2[12].CLK
clock => state2[13].CLK
clock => state2[14].CLK
clock => state2[15].CLK
clock => state2[16].CLK
clock => state2[17].CLK
clock => state2[18].CLK
clock => state2[19].CLK
clock => state2[20].CLK
clock => state2[21].CLK
clock => state2[22].CLK
clock => state2[23].CLK
clock => state2[24].CLK
clock => state2[25].CLK
clock => state2[26].CLK
clock => state2[27].CLK
clock => state2[28].CLK
clock => state2[29].CLK
clock => state2[30].CLK
clock => state2[31].CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => mstart.CLK
clock => prestart.CLK
clock => lcd_en~reg0.CLK
clock => cdone.CLK
clock => lcd_rs~reg0.CLK
clock => lcd_data[0]~reg0.CLK
clock => lcd_data[1]~reg0.CLK
clock => lcd_data[2]~reg0.CLK
clock => lcd_data[3]~reg0.CLK
clock => lcd_data[4]~reg0.CLK
clock => lcd_data[5]~reg0.CLK
clock => lcd_data[6]~reg0.CLK
clock => lcd_data[7]~reg0.CLK
clock => cstart.CLK
clock => delay[0].CLK
clock => delay[1].CLK
clock => delay[2].CLK
clock => delay[3].CLK
clock => delay[4].CLK
clock => delay[5].CLK
clock => delay[6].CLK
clock => delay[7].CLK
clock => delay[8].CLK
clock => delay[9].CLK
clock => delay[10].CLK
clock => delay[11].CLK
clock => delay[12].CLK
clock => delay[13].CLK
clock => delay[14].CLK
clock => delay[15].CLK
clock => delay[16].CLK
clock => delay[17].CLK
clock => state1[0].CLK
clock => state1[1].CLK
clock => state1[2].CLK
clock => state1[3].CLK
clock => state1[4].CLK
clock => state1[5].CLK
clock => state1[6].CLK
clock => state1[7].CLK
clock => state1[8].CLK
clock => state1[9].CLK
clock => state1[10].CLK
clock => state1[11].CLK
clock => state1[12].CLK
clock => state1[13].CLK
clock => state1[14].CLK
clock => state1[15].CLK
clock => state1[16].CLK
clock => state1[17].CLK
clock => state1[18].CLK
clock => state1[19].CLK
clock => state1[20].CLK
clock => state1[21].CLK
clock => state1[22].CLK
clock => state1[23].CLK
clock => state1[24].CLK
clock => state1[25].CLK
clock => state1[26].CLK
clock => state1[27].CLK
clock => state1[28].CLK
clock => state1[29].CLK
clock => state1[30].CLK
clock => state1[31].CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => buf_changed_ack.CLK
clock => line2[15][0].CLK
clock => line2[15][1].CLK
clock => line2[15][2].CLK
clock => line2[15][3].CLK
clock => line2[15][4].CLK
clock => line2[15][5].CLK
clock => line2[15][6].CLK
clock => line2[15][7].CLK
clock => line2[14][0].CLK
clock => line2[14][1].CLK
clock => line2[14][2].CLK
clock => line2[14][3].CLK
clock => line2[14][4].CLK
clock => line2[14][5].CLK
clock => line2[14][6].CLK
clock => line2[14][7].CLK
clock => line2[13][0].CLK
clock => line2[13][1].CLK
clock => line2[13][2].CLK
clock => line2[13][3].CLK
clock => line2[13][4].CLK
clock => line2[13][5].CLK
clock => line2[13][6].CLK
clock => line2[13][7].CLK
clock => line2[12][0].CLK
clock => line2[12][1].CLK
clock => line2[12][2].CLK
clock => line2[12][3].CLK
clock => line2[12][4].CLK
clock => line2[12][5].CLK
clock => line2[12][6].CLK
clock => line2[12][7].CLK
clock => line2[11][0].CLK
clock => line2[11][1].CLK
clock => line2[11][2].CLK
clock => line2[11][3].CLK
clock => line2[11][4].CLK
clock => line2[11][5].CLK
clock => line2[11][6].CLK
clock => line2[11][7].CLK
clock => line2[10][0].CLK
clock => line2[10][1].CLK
clock => line2[10][2].CLK
clock => line2[10][3].CLK
clock => line2[10][4].CLK
clock => line2[10][5].CLK
clock => line2[10][6].CLK
clock => line2[10][7].CLK
clock => line2[9][0].CLK
clock => line2[9][1].CLK
clock => line2[9][2].CLK
clock => line2[9][3].CLK
clock => line2[9][4].CLK
clock => line2[9][5].CLK
clock => line2[9][6].CLK
clock => line2[9][7].CLK
clock => line2[8][0].CLK
clock => line2[8][1].CLK
clock => line2[8][2].CLK
clock => line2[8][3].CLK
clock => line2[8][4].CLK
clock => line2[8][5].CLK
clock => line2[8][6].CLK
clock => line2[8][7].CLK
clock => line2[7][0].CLK
clock => line2[7][1].CLK
clock => line2[7][2].CLK
clock => line2[7][3].CLK
clock => line2[7][4].CLK
clock => line2[7][5].CLK
clock => line2[7][6].CLK
clock => line2[7][7].CLK
clock => line2[6][0].CLK
clock => line2[6][1].CLK
clock => line2[6][2].CLK
clock => line2[6][3].CLK
clock => line2[6][4].CLK
clock => line2[6][5].CLK
clock => line2[6][6].CLK
clock => line2[6][7].CLK
clock => line2[5][0].CLK
clock => line2[5][1].CLK
clock => line2[5][2].CLK
clock => line2[5][3].CLK
clock => line2[5][4].CLK
clock => line2[5][5].CLK
clock => line2[5][6].CLK
clock => line2[5][7].CLK
clock => line2[4][0].CLK
clock => line2[4][1].CLK
clock => line2[4][2].CLK
clock => line2[4][3].CLK
clock => line2[4][4].CLK
clock => line2[4][5].CLK
clock => line2[4][6].CLK
clock => line2[4][7].CLK
clock => line2[3][0].CLK
clock => line2[3][1].CLK
clock => line2[3][2].CLK
clock => line2[3][3].CLK
clock => line2[3][4].CLK
clock => line2[3][5].CLK
clock => line2[3][6].CLK
clock => line2[3][7].CLK
clock => line2[2][0].CLK
clock => line2[2][1].CLK
clock => line2[2][2].CLK
clock => line2[2][3].CLK
clock => line2[2][4].CLK
clock => line2[2][5].CLK
clock => line2[2][6].CLK
clock => line2[2][7].CLK
clock => line2[1][0].CLK
clock => line2[1][1].CLK
clock => line2[1][2].CLK
clock => line2[1][3].CLK
clock => line2[1][4].CLK
clock => line2[1][5].CLK
clock => line2[1][6].CLK
clock => line2[1][7].CLK
clock => line2[0][0].CLK
clock => line2[0][1].CLK
clock => line2[0][2].CLK
clock => line2[0][3].CLK
clock => line2[0][4].CLK
clock => line2[0][5].CLK
clock => line2[0][6].CLK
clock => line2[0][7].CLK
clock => line1[15][0].CLK
clock => line1[15][1].CLK
clock => line1[15][2].CLK
clock => line1[15][3].CLK
clock => line1[15][4].CLK
clock => line1[15][5].CLK
clock => line1[15][6].CLK
clock => line1[15][7].CLK
clock => line1[14][0].CLK
clock => line1[14][1].CLK
clock => line1[14][2].CLK
clock => line1[14][3].CLK
clock => line1[14][4].CLK
clock => line1[14][5].CLK
clock => line1[14][6].CLK
clock => line1[14][7].CLK
clock => line1[13][0].CLK
clock => line1[13][1].CLK
clock => line1[13][2].CLK
clock => line1[13][3].CLK
clock => line1[13][4].CLK
clock => line1[13][5].CLK
clock => line1[13][6].CLK
clock => line1[13][7].CLK
clock => line1[12][0].CLK
clock => line1[12][1].CLK
clock => line1[12][2].CLK
clock => line1[12][3].CLK
clock => line1[12][4].CLK
clock => line1[12][5].CLK
clock => line1[12][6].CLK
clock => line1[12][7].CLK
clock => line1[11][0].CLK
clock => line1[11][1].CLK
clock => line1[11][2].CLK
clock => line1[11][3].CLK
clock => line1[11][4].CLK
clock => line1[11][5].CLK
clock => line1[11][6].CLK
clock => line1[11][7].CLK
clock => line1[10][0].CLK
clock => line1[10][1].CLK
clock => line1[10][2].CLK
clock => line1[10][3].CLK
clock => line1[10][4].CLK
clock => line1[10][5].CLK
clock => line1[10][6].CLK
clock => line1[10][7].CLK
clock => line1[9][0].CLK
clock => line1[9][1].CLK
clock => line1[9][2].CLK
clock => line1[9][3].CLK
clock => line1[9][4].CLK
clock => line1[9][5].CLK
clock => line1[9][6].CLK
clock => line1[9][7].CLK
clock => line1[8][0].CLK
clock => line1[8][1].CLK
clock => line1[8][2].CLK
clock => line1[8][3].CLK
clock => line1[8][4].CLK
clock => line1[8][5].CLK
clock => line1[8][6].CLK
clock => line1[8][7].CLK
clock => line1[7][0].CLK
clock => line1[7][1].CLK
clock => line1[7][2].CLK
clock => line1[7][3].CLK
clock => line1[7][4].CLK
clock => line1[7][5].CLK
clock => line1[7][6].CLK
clock => line1[7][7].CLK
clock => line1[6][0].CLK
clock => line1[6][1].CLK
clock => line1[6][2].CLK
clock => line1[6][3].CLK
clock => line1[6][4].CLK
clock => line1[6][5].CLK
clock => line1[6][6].CLK
clock => line1[6][7].CLK
clock => line1[5][0].CLK
clock => line1[5][1].CLK
clock => line1[5][2].CLK
clock => line1[5][3].CLK
clock => line1[5][4].CLK
clock => line1[5][5].CLK
clock => line1[5][6].CLK
clock => line1[5][7].CLK
clock => line1[4][0].CLK
clock => line1[4][1].CLK
clock => line1[4][2].CLK
clock => line1[4][3].CLK
clock => line1[4][4].CLK
clock => line1[4][5].CLK
clock => line1[4][6].CLK
clock => line1[4][7].CLK
clock => line1[3][0].CLK
clock => line1[3][1].CLK
clock => line1[3][2].CLK
clock => line1[3][3].CLK
clock => line1[3][4].CLK
clock => line1[3][5].CLK
clock => line1[3][6].CLK
clock => line1[3][7].CLK
clock => line1[2][0].CLK
clock => line1[2][1].CLK
clock => line1[2][2].CLK
clock => line1[2][3].CLK
clock => line1[2][4].CLK
clock => line1[2][5].CLK
clock => line1[2][6].CLK
clock => line1[2][7].CLK
clock => line1[1][0].CLK
clock => line1[1][1].CLK
clock => line1[1][2].CLK
clock => line1[1][3].CLK
clock => line1[1][4].CLK
clock => line1[1][5].CLK
clock => line1[1][6].CLK
clock => line1[1][7].CLK
clock => line1[0][0].CLK
clock => line1[0][1].CLK
clock => line1[0][2].CLK
clock => line1[0][3].CLK
clock => line1[0][4].CLK
clock => line1[0][5].CLK
clock => line1[0][6].CLK
clock => line1[0][7].CLK
clock => ptr[0].CLK
clock => ptr[1].CLK
clock => ptr[2].CLK
clock => ptr[3].CLK
clock => printed_crlf.CLK
clock => buf_changed.CLK
reset => state2[0].ACLR
reset => state2[1].ACLR
reset => state2[2].ACLR
reset => state2[3].ACLR
reset => state2[4].ACLR
reset => state2[5].ACLR
reset => state2[6].ACLR
reset => state2[7].ACLR
reset => state2[8].ACLR
reset => state2[9].ACLR
reset => state2[10].ACLR
reset => state2[11].ACLR
reset => state2[12].ACLR
reset => state2[13].ACLR
reset => state2[14].ACLR
reset => state2[15].ACLR
reset => state2[16].ACLR
reset => state2[17].ACLR
reset => state2[18].ACLR
reset => state2[19].ACLR
reset => state2[20].ACLR
reset => state2[21].ACLR
reset => state2[22].ACLR
reset => state2[23].ACLR
reset => state2[24].ACLR
reset => state2[25].ACLR
reset => state2[26].ACLR
reset => state2[27].ACLR
reset => state2[28].ACLR
reset => state2[29].ACLR
reset => state2[30].ACLR
reset => state2[31].ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => mstart.ACLR
reset => prestart.ACLR
reset => lcd_en~reg0.ACLR
reset => cdone.ACLR
reset => lcd_rs~reg0.ACLR
reset => lcd_data[0]~reg0.ACLR
reset => lcd_data[1]~reg0.ACLR
reset => lcd_data[2]~reg0.ACLR
reset => lcd_data[3]~reg0.ACLR
reset => lcd_data[4]~reg0.ACLR
reset => lcd_data[5]~reg0.ACLR
reset => lcd_data[6]~reg0.ACLR
reset => lcd_data[7]~reg0.ACLR
reset => cstart.ACLR
reset => delay[0].ACLR
reset => delay[1].ACLR
reset => delay[2].ACLR
reset => delay[3].ACLR
reset => delay[4].ACLR
reset => delay[5].ACLR
reset => delay[6].ACLR
reset => delay[7].ACLR
reset => delay[8].ACLR
reset => delay[9].ACLR
reset => delay[10].ACLR
reset => delay[11].ACLR
reset => delay[12].ACLR
reset => delay[13].ACLR
reset => delay[14].ACLR
reset => delay[15].ACLR
reset => delay[16].ACLR
reset => delay[17].ACLR
reset => state1[0].ACLR
reset => state1[1].ACLR
reset => state1[2].ACLR
reset => state1[3].ACLR
reset => state1[4].ACLR
reset => state1[5].ACLR
reset => state1[6].ACLR
reset => state1[7].ACLR
reset => state1[8].ACLR
reset => state1[9].ACLR
reset => state1[10].ACLR
reset => state1[11].ACLR
reset => state1[12].ACLR
reset => state1[13].ACLR
reset => state1[14].ACLR
reset => state1[15].ACLR
reset => state1[16].ACLR
reset => state1[17].ACLR
reset => state1[18].ACLR
reset => state1[19].ACLR
reset => state1[20].ACLR
reset => state1[21].ACLR
reset => state1[22].ACLR
reset => state1[23].ACLR
reset => state1[24].ACLR
reset => state1[25].ACLR
reset => state1[26].ACLR
reset => state1[27].ACLR
reset => state1[28].ACLR
reset => state1[29].ACLR
reset => state1[30].ACLR
reset => state1[31].ACLR
reset => index[0].ACLR
reset => index[1].ACLR
reset => index[2].ACLR
reset => index[3].ACLR
reset => index[4].ACLR
reset => index[5].ACLR
reset => buf_changed_ack.ACLR
reset => line2[15][0].ACLR
reset => line2[15][1].ACLR
reset => line2[15][2].ACLR
reset => line2[15][3].ACLR
reset => line2[15][4].ACLR
reset => line2[15][5].PRESET
reset => line2[15][6].ACLR
reset => line2[15][7].ACLR
reset => line2[14][0].ACLR
reset => line2[14][1].ACLR
reset => line2[14][2].ACLR
reset => line2[14][3].ACLR
reset => line2[14][4].ACLR
reset => line2[14][5].PRESET
reset => line2[14][6].ACLR
reset => line2[14][7].ACLR
reset => line2[13][0].ACLR
reset => line2[13][1].ACLR
reset => line2[13][2].ACLR
reset => line2[13][3].ACLR
reset => line2[13][4].ACLR
reset => line2[13][5].PRESET
reset => line2[13][6].ACLR
reset => line2[13][7].ACLR
reset => line2[12][0].ACLR
reset => line2[12][1].ACLR
reset => line2[12][2].ACLR
reset => line2[12][3].ACLR
reset => line2[12][4].ACLR
reset => line2[12][5].PRESET
reset => line2[12][6].ACLR
reset => line2[12][7].ACLR
reset => line2[11][0].ACLR
reset => line2[11][1].ACLR
reset => line2[11][2].ACLR
reset => line2[11][3].ACLR
reset => line2[11][4].ACLR
reset => line2[11][5].PRESET
reset => line2[11][6].ACLR
reset => line2[11][7].ACLR
reset => line2[10][0].ACLR
reset => line2[10][1].ACLR
reset => line2[10][2].ACLR
reset => line2[10][3].ACLR
reset => line2[10][4].ACLR
reset => line2[10][5].PRESET
reset => line2[10][6].ACLR
reset => line2[10][7].ACLR
reset => line2[9][0].ACLR
reset => line2[9][1].ACLR
reset => line2[9][2].ACLR
reset => line2[9][3].ACLR
reset => line2[9][4].ACLR
reset => line2[9][5].PRESET
reset => line2[9][6].ACLR
reset => line2[9][7].ACLR
reset => line2[8][0].ACLR
reset => line2[8][1].ACLR
reset => line2[8][2].ACLR
reset => line2[8][3].ACLR
reset => line2[8][4].ACLR
reset => line2[8][5].PRESET
reset => line2[8][6].ACLR
reset => line2[8][7].ACLR
reset => line2[7][0].ACLR
reset => line2[7][1].ACLR
reset => line2[7][2].ACLR
reset => line2[7][3].ACLR
reset => line2[7][4].ACLR
reset => line2[7][5].PRESET
reset => line2[7][6].ACLR
reset => line2[7][7].ACLR
reset => line2[6][0].ACLR
reset => line2[6][1].ACLR
reset => line2[6][2].ACLR
reset => line2[6][3].ACLR
reset => line2[6][4].ACLR
reset => line2[6][5].PRESET
reset => line2[6][6].ACLR
reset => line2[6][7].ACLR
reset => line2[5][0].ACLR
reset => line2[5][1].ACLR
reset => line2[5][2].ACLR
reset => line2[5][3].ACLR
reset => line2[5][4].ACLR
reset => line2[5][5].PRESET
reset => line2[5][6].ACLR
reset => line2[5][7].ACLR
reset => line2[4][0].ACLR
reset => line2[4][1].ACLR
reset => line2[4][2].ACLR
reset => line2[4][3].ACLR
reset => line2[4][4].ACLR
reset => line2[4][5].PRESET
reset => line2[4][6].ACLR
reset => line2[4][7].ACLR
reset => line2[3][0].ACLR
reset => line2[3][1].ACLR
reset => line2[3][2].ACLR
reset => line2[3][3].ACLR
reset => line2[3][4].ACLR
reset => line2[3][5].PRESET
reset => line2[3][6].ACLR
reset => line2[3][7].ACLR
reset => line2[2][0].ACLR
reset => line2[2][1].ACLR
reset => line2[2][2].ACLR
reset => line2[2][3].ACLR
reset => line2[2][4].ACLR
reset => line2[2][5].PRESET
reset => line2[2][6].ACLR
reset => line2[2][7].ACLR
reset => line2[1][0].ACLR
reset => line2[1][1].ACLR
reset => line2[1][2].ACLR
reset => line2[1][3].ACLR
reset => line2[1][4].ACLR
reset => line2[1][5].PRESET
reset => line2[1][6].ACLR
reset => line2[1][7].ACLR
reset => line2[0][0].ACLR
reset => line2[0][1].ACLR
reset => line2[0][2].ACLR
reset => line2[0][3].ACLR
reset => line2[0][4].ACLR
reset => line2[0][5].PRESET
reset => line2[0][6].ACLR
reset => line2[0][7].ACLR
reset => line1[15][0].ACLR
reset => line1[15][1].ACLR
reset => line1[15][2].ACLR
reset => line1[15][3].ACLR
reset => line1[15][4].ACLR
reset => line1[15][5].PRESET
reset => line1[15][6].ACLR
reset => line1[15][7].ACLR
reset => line1[14][0].ACLR
reset => line1[14][1].ACLR
reset => line1[14][2].ACLR
reset => line1[14][3].ACLR
reset => line1[14][4].ACLR
reset => line1[14][5].PRESET
reset => line1[14][6].ACLR
reset => line1[14][7].ACLR
reset => line1[13][0].ACLR
reset => line1[13][1].ACLR
reset => line1[13][2].ACLR
reset => line1[13][3].ACLR
reset => line1[13][4].ACLR
reset => line1[13][5].PRESET
reset => line1[13][6].ACLR
reset => line1[13][7].ACLR
reset => line1[12][0].ACLR
reset => line1[12][1].ACLR
reset => line1[12][2].ACLR
reset => line1[12][3].ACLR
reset => line1[12][4].ACLR
reset => line1[12][5].PRESET
reset => line1[12][6].ACLR
reset => line1[12][7].ACLR
reset => line1[11][0].ACLR
reset => line1[11][1].ACLR
reset => line1[11][2].ACLR
reset => line1[11][3].ACLR
reset => line1[11][4].ACLR
reset => line1[11][5].PRESET
reset => line1[11][6].ACLR
reset => line1[11][7].ACLR
reset => line1[10][0].ACLR
reset => line1[10][1].ACLR
reset => line1[10][2].ACLR
reset => line1[10][3].ACLR
reset => line1[10][4].ACLR
reset => line1[10][5].PRESET
reset => line1[10][6].ACLR
reset => line1[10][7].ACLR
reset => line1[9][0].ACLR
reset => line1[9][1].ACLR
reset => line1[9][2].ACLR
reset => line1[9][3].ACLR
reset => line1[9][4].ACLR
reset => line1[9][5].PRESET
reset => line1[9][6].ACLR
reset => line1[9][7].ACLR
reset => line1[8][0].ACLR
reset => line1[8][1].ACLR
reset => line1[8][2].ACLR
reset => line1[8][3].ACLR
reset => line1[8][4].ACLR
reset => line1[8][5].PRESET
reset => line1[8][6].ACLR
reset => line1[8][7].ACLR
reset => line1[7][0].ACLR
reset => line1[7][1].ACLR
reset => line1[7][2].ACLR
reset => line1[7][3].ACLR
reset => line1[7][4].ACLR
reset => line1[7][5].PRESET
reset => line1[7][6].ACLR
reset => line1[7][7].ACLR
reset => line1[6][0].ACLR
reset => line1[6][1].ACLR
reset => line1[6][2].ACLR
reset => line1[6][3].ACLR
reset => line1[6][4].ACLR
reset => line1[6][5].PRESET
reset => line1[6][6].ACLR
reset => line1[6][7].ACLR
reset => line1[5][0].ACLR
reset => line1[5][1].ACLR
reset => line1[5][2].ACLR
reset => line1[5][3].ACLR
reset => line1[5][4].ACLR
reset => line1[5][5].PRESET
reset => line1[5][6].ACLR
reset => line1[5][7].ACLR
reset => line1[4][0].ACLR
reset => line1[4][1].ACLR
reset => line1[4][2].ACLR
reset => line1[4][3].ACLR
reset => line1[4][4].ACLR
reset => line1[4][5].PRESET
reset => line1[4][6].ACLR
reset => line1[4][7].ACLR
reset => line1[3][0].ACLR
reset => line1[3][1].ACLR
reset => line1[3][2].ACLR
reset => line1[3][3].ACLR
reset => line1[3][4].ACLR
reset => line1[3][5].PRESET
reset => line1[3][6].ACLR
reset => line1[3][7].ACLR
reset => line1[2][0].ACLR
reset => line1[2][1].ACLR
reset => line1[2][2].ACLR
reset => line1[2][3].ACLR
reset => line1[2][4].ACLR
reset => line1[2][5].PRESET
reset => line1[2][6].ACLR
reset => line1[2][7].ACLR
reset => line1[1][0].ACLR
reset => line1[1][1].ACLR
reset => line1[1][2].ACLR
reset => line1[1][3].ACLR
reset => line1[1][4].ACLR
reset => line1[1][5].PRESET
reset => line1[1][6].ACLR
reset => line1[1][7].ACLR
reset => line1[0][0].ACLR
reset => line1[0][1].ACLR
reset => line1[0][2].ACLR
reset => line1[0][3].ACLR
reset => line1[0][4].ACLR
reset => line1[0][5].PRESET
reset => line1[0][6].ACLR
reset => line1[0][7].ACLR
reset => ptr[0].ACLR
reset => ptr[1].ACLR
reset => ptr[2].ACLR
reset => ptr[3].ACLR
reset => printed_crlf.ACLR
reset => buf_changed.ACLR
write_en => buf_changed.OUTPUTSELECT
write_en => printed_crlf.ENA
write_en => ptr[3].ENA
write_en => ptr[2].ENA
write_en => ptr[1].ENA
write_en => ptr[0].ENA
write_en => line1[0][7].ENA
write_en => line1[0][6].ENA
write_en => line1[0][5].ENA
write_en => line1[0][4].ENA
write_en => line1[0][3].ENA
write_en => line1[0][2].ENA
write_en => line1[0][1].ENA
write_en => line1[0][0].ENA
write_en => line1[1][7].ENA
write_en => line1[1][6].ENA
write_en => line1[1][5].ENA
write_en => line1[1][4].ENA
write_en => line1[1][3].ENA
write_en => line1[1][2].ENA
write_en => line1[1][1].ENA
write_en => line1[1][0].ENA
write_en => line1[2][7].ENA
write_en => line1[2][6].ENA
write_en => line1[2][5].ENA
write_en => line1[2][4].ENA
write_en => line1[2][3].ENA
write_en => line1[2][2].ENA
write_en => line1[2][1].ENA
write_en => line1[2][0].ENA
write_en => line1[3][7].ENA
write_en => line1[3][6].ENA
write_en => line1[3][5].ENA
write_en => line1[3][4].ENA
write_en => line1[3][3].ENA
write_en => line1[3][2].ENA
write_en => line1[3][1].ENA
write_en => line1[3][0].ENA
write_en => line1[4][7].ENA
write_en => line1[4][6].ENA
write_en => line1[4][5].ENA
write_en => line1[4][4].ENA
write_en => line1[4][3].ENA
write_en => line1[4][2].ENA
write_en => line1[4][1].ENA
write_en => line1[4][0].ENA
write_en => line1[5][7].ENA
write_en => line1[5][6].ENA
write_en => line1[5][5].ENA
write_en => line1[5][4].ENA
write_en => line1[5][3].ENA
write_en => line1[5][2].ENA
write_en => line1[5][1].ENA
write_en => line1[5][0].ENA
write_en => line1[6][7].ENA
write_en => line1[6][6].ENA
write_en => line1[6][5].ENA
write_en => line1[6][4].ENA
write_en => line1[6][3].ENA
write_en => line1[6][2].ENA
write_en => line1[6][1].ENA
write_en => line1[6][0].ENA
write_en => line1[7][7].ENA
write_en => line1[7][6].ENA
write_en => line1[7][5].ENA
write_en => line1[7][4].ENA
write_en => line1[7][3].ENA
write_en => line1[7][2].ENA
write_en => line1[7][1].ENA
write_en => line1[7][0].ENA
write_en => line1[8][7].ENA
write_en => line1[8][6].ENA
write_en => line1[8][5].ENA
write_en => line1[8][4].ENA
write_en => line1[8][3].ENA
write_en => line1[8][2].ENA
write_en => line1[8][1].ENA
write_en => line1[8][0].ENA
write_en => line1[9][7].ENA
write_en => line1[9][6].ENA
write_en => line1[9][5].ENA
write_en => line1[9][4].ENA
write_en => line1[9][3].ENA
write_en => line1[9][2].ENA
write_en => line1[9][1].ENA
write_en => line1[9][0].ENA
write_en => line1[10][7].ENA
write_en => line1[10][6].ENA
write_en => line1[10][5].ENA
write_en => line1[10][4].ENA
write_en => line1[10][3].ENA
write_en => line1[10][2].ENA
write_en => line1[10][1].ENA
write_en => line1[10][0].ENA
write_en => line1[11][7].ENA
write_en => line1[11][6].ENA
write_en => line1[11][5].ENA
write_en => line1[11][4].ENA
write_en => line1[11][3].ENA
write_en => line1[11][2].ENA
write_en => line1[11][1].ENA
write_en => line1[11][0].ENA
write_en => line1[12][7].ENA
write_en => line1[12][6].ENA
write_en => line1[12][5].ENA
write_en => line1[12][4].ENA
write_en => line1[12][3].ENA
write_en => line1[12][2].ENA
write_en => line1[12][1].ENA
write_en => line1[12][0].ENA
write_en => line1[13][7].ENA
write_en => line1[13][6].ENA
write_en => line1[13][5].ENA
write_en => line1[13][4].ENA
write_en => line1[13][3].ENA
write_en => line1[13][2].ENA
write_en => line1[13][1].ENA
write_en => line1[13][0].ENA
write_en => line1[14][7].ENA
write_en => line1[14][6].ENA
write_en => line1[14][5].ENA
write_en => line1[14][4].ENA
write_en => line1[14][3].ENA
write_en => line1[14][2].ENA
write_en => line1[14][1].ENA
write_en => line1[14][0].ENA
write_en => line1[15][7].ENA
write_en => line1[15][6].ENA
write_en => line1[15][5].ENA
write_en => line1[15][4].ENA
write_en => line1[15][3].ENA
write_en => line1[15][2].ENA
write_en => line1[15][1].ENA
write_en => line1[15][0].ENA
write_en => line2[0][7].ENA
write_en => line2[0][6].ENA
write_en => line2[0][5].ENA
write_en => line2[0][4].ENA
write_en => line2[0][3].ENA
write_en => line2[0][2].ENA
write_en => line2[0][1].ENA
write_en => line2[0][0].ENA
write_en => line2[1][7].ENA
write_en => line2[1][6].ENA
write_en => line2[1][5].ENA
write_en => line2[1][4].ENA
write_en => line2[1][3].ENA
write_en => line2[1][2].ENA
write_en => line2[1][1].ENA
write_en => line2[1][0].ENA
write_en => line2[2][7].ENA
write_en => line2[2][6].ENA
write_en => line2[2][5].ENA
write_en => line2[2][4].ENA
write_en => line2[2][3].ENA
write_en => line2[2][2].ENA
write_en => line2[2][1].ENA
write_en => line2[2][0].ENA
write_en => line2[3][7].ENA
write_en => line2[3][6].ENA
write_en => line2[3][5].ENA
write_en => line2[3][4].ENA
write_en => line2[3][3].ENA
write_en => line2[3][2].ENA
write_en => line2[3][1].ENA
write_en => line2[3][0].ENA
write_en => line2[4][7].ENA
write_en => line2[4][6].ENA
write_en => line2[4][5].ENA
write_en => line2[4][4].ENA
write_en => line2[4][3].ENA
write_en => line2[4][2].ENA
write_en => line2[4][1].ENA
write_en => line2[4][0].ENA
write_en => line2[5][7].ENA
write_en => line2[5][6].ENA
write_en => line2[5][5].ENA
write_en => line2[5][4].ENA
write_en => line2[5][3].ENA
write_en => line2[5][2].ENA
write_en => line2[5][1].ENA
write_en => line2[5][0].ENA
write_en => line2[6][7].ENA
write_en => line2[6][6].ENA
write_en => line2[6][5].ENA
write_en => line2[6][4].ENA
write_en => line2[6][3].ENA
write_en => line2[6][2].ENA
write_en => line2[6][1].ENA
write_en => line2[6][0].ENA
write_en => line2[7][7].ENA
write_en => line2[7][6].ENA
write_en => line2[7][5].ENA
write_en => line2[7][4].ENA
write_en => line2[7][3].ENA
write_en => line2[7][2].ENA
write_en => line2[7][1].ENA
write_en => line2[7][0].ENA
write_en => line2[8][7].ENA
write_en => line2[8][6].ENA
write_en => line2[8][5].ENA
write_en => line2[8][4].ENA
write_en => line2[8][3].ENA
write_en => line2[8][2].ENA
write_en => line2[8][1].ENA
write_en => line2[8][0].ENA
write_en => line2[9][7].ENA
write_en => line2[9][6].ENA
write_en => line2[9][5].ENA
write_en => line2[9][4].ENA
write_en => line2[9][3].ENA
write_en => line2[9][2].ENA
write_en => line2[9][1].ENA
write_en => line2[9][0].ENA
write_en => line2[10][7].ENA
write_en => line2[10][6].ENA
write_en => line2[10][5].ENA
write_en => line2[10][4].ENA
write_en => line2[10][3].ENA
write_en => line2[10][2].ENA
write_en => line2[10][1].ENA
write_en => line2[10][0].ENA
write_en => line2[11][7].ENA
write_en => line2[11][6].ENA
write_en => line2[11][5].ENA
write_en => line2[11][4].ENA
write_en => line2[11][3].ENA
write_en => line2[11][2].ENA
write_en => line2[11][1].ENA
write_en => line2[11][0].ENA
write_en => line2[12][7].ENA
write_en => line2[12][6].ENA
write_en => line2[12][5].ENA
write_en => line2[12][4].ENA
write_en => line2[12][3].ENA
write_en => line2[12][2].ENA
write_en => line2[12][1].ENA
write_en => line2[12][0].ENA
write_en => line2[13][7].ENA
write_en => line2[13][6].ENA
write_en => line2[13][5].ENA
write_en => line2[13][4].ENA
write_en => line2[13][3].ENA
write_en => line2[13][2].ENA
write_en => line2[13][1].ENA
write_en => line2[13][0].ENA
write_en => line2[14][7].ENA
write_en => line2[14][6].ENA
write_en => line2[14][5].ENA
write_en => line2[14][4].ENA
write_en => line2[14][3].ENA
write_en => line2[14][2].ENA
write_en => line2[14][1].ENA
write_en => line2[14][0].ENA
write_en => line2[15][7].ENA
write_en => line2[15][6].ENA
write_en => line2[15][5].ENA
write_en => line2[15][4].ENA
write_en => line2[15][3].ENA
write_en => line2[15][2].ENA
write_en => line2[15][1].ENA
write_en => line2[15][0].ENA
data[0] => LessThan0.IN16
data[0] => LessThan1.IN16
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => Equal0.IN9
data[1] => LessThan0.IN15
data[1] => LessThan1.IN15
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => Equal0.IN5
data[2] => LessThan0.IN14
data[2] => LessThan1.IN14
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => Equal0.IN8
data[3] => LessThan0.IN13
data[3] => LessThan1.IN13
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => Equal0.IN7
data[4] => LessThan0.IN12
data[4] => LessThan1.IN12
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => Equal0.IN4
data[5] => LessThan0.IN11
data[5] => LessThan1.IN11
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => Equal0.IN3
data[6] => LessThan0.IN10
data[6] => LessThan1.IN10
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => Equal0.IN2
data[7] => LessThan0.IN9
data[7] => LessThan1.IN9
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => Equal0.IN1
lcd_data[0] <= lcd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= lcd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= lcd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= lcd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[4] <= lcd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[5] <= lcd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[6] <= lcd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[7] <= lcd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rw <= <GND>
lcd_en <= lcd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rs <= lcd_rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_on <= <VCC>
lcd_blon <= <VCC>


|skeleton|Hexadecimal_To_Seven_Segment:hex1
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex2
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex3
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex4
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex5
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex6
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex7
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex8
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


