// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xdecision.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XDecision_CfgInitialize(XDecision *InstancePtr, XDecision_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XDecision_Start(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_AP_CTRL) & 0x80;
    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XDecision_IsDone(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XDecision_IsIdle(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XDecision_IsReady(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XDecision_EnableAutoRestart(XDecision *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XDecision_DisableAutoRestart(XDecision *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XDecision_Get_return(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_AP_RETURN);
    return Data;
}
void XDecision_Set_reset_A_V(XDecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_RESET_A_V_DATA, Data);
}

u32 XDecision_Get_reset_A_V(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_RESET_A_V_DATA);
    return Data;
}

void XDecision_Set_reset_V_V(XDecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_RESET_V_V_DATA, Data);
}

u32 XDecision_Get_reset_V_V(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_RESET_V_V_DATA);
    return Data;
}

void XDecision_Set_reset_params_V(XDecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_RESET_PARAMS_V_DATA, Data);
}

u32 XDecision_Get_reset_params_V(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_RESET_PARAMS_V_DATA);
    return Data;
}

void XDecision_Set_athresh(XDecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_ATHRESH_DATA, Data);
}

u32 XDecision_Get_athresh(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_ATHRESH_DATA);
    return Data;
}

void XDecision_Set_vthresh(XDecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_VTHRESH_DATA, Data);
}

u32 XDecision_Get_vthresh(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_VTHRESH_DATA);
    return Data;
}

void XDecision_Set_a_flip(XDecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_A_FLIP_DATA, Data);
}

u32 XDecision_Get_a_flip(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_A_FLIP_DATA);
    return Data;
}

void XDecision_Set_v_flip(XDecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_V_FLIP_DATA, Data);
}

u32 XDecision_Get_v_flip(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_V_FLIP_DATA);
    return Data;
}

void XDecision_Set_a_length(XDecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_A_LENGTH_DATA, Data);
}

u32 XDecision_Get_a_length(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_A_LENGTH_DATA);
    return Data;
}

void XDecision_Set_v_length(XDecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_V_LENGTH_DATA, Data);
}

u32 XDecision_Get_v_length(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_V_LENGTH_DATA);
    return Data;
}

void XDecision_Set_data(XDecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_DATA_DATA, Data);
}

u32 XDecision_Get_data(XDecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_DATA_DATA);
    return Data;
}

void XDecision_InterruptGlobalEnable(XDecision *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_GIE, 1);
}

void XDecision_InterruptGlobalDisable(XDecision *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_GIE, 0);
}

void XDecision_InterruptEnable(XDecision *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_IER);
    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_IER, Register | Mask);
}

void XDecision_InterruptDisable(XDecision *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_IER);
    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_IER, Register & (~Mask));
}

void XDecision_InterruptClear(XDecision *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XDecision_WriteReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_ISR, Mask);
}

u32 XDecision_InterruptGetEnabled(XDecision *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_IER);
}

u32 XDecision_InterruptGetStatus(XDecision *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XDecision_ReadReg(InstancePtr->Axilites_BaseAddress, XDECISION_AXILITES_ADDR_ISR);
}

