PPA Report for power_on_reset_delay.v (Module: power_on_reset_delay)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 11
FF Count: 12
IO Count: 3
Cell Count: 38

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 625.39 MHz
Reg-to-Reg Critical Path Delay: 1.330 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
