# TODO LIST

* Reorganize files and file structure
* Write Python wrapper for the CPP filter code
* Verify and modify functionality to ensure that the filter works
* Verify Verilog code 
* Continue to work towards tapeout of design
