Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 21 16:46:10 2025
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CMOD_A7_35T_wrapper_control_sets_placed.rpt
| Design       : CMOD_A7_35T_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             594 |          210 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |             240 |           75 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              36 |            9 |
| Yes          | Yes                   | No                     |             354 |          104 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                            Clock Signal                           |                                              Enable Signal                                             |                                               Set/Reset Signal                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_BUFG        |                                                                                                        | CMOD_A7_35T_i/blockdesign_0/util_vector_logic_2/Res[0]                                                      |                1 |              2 |         2.00 |
|  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi              |                                                                                                        | CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |         2.00 |
|  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_BUFG        | CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/game_reset_s15_out                                    | CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u                                              |                1 |              4 |         4.00 |
|  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_BUFG        | CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u[3]_i_1_n_0                              | CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u                                              |                1 |              4 |         4.00 |
|  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_BUFG        | CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0                                               | CMOD_A7_35T_i/blockdesign_0/util_vector_logic_2/Res[0]                                                      |                1 |              4 |         4.00 |
|  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi              |                                                                                                        | CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |         4.00 |
|  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_BUFG        |                                                                                                        |                                                                                                             |                5 |              7 |         1.40 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              |                                                                                                        | reset_IBUF                                                                                                  |                3 |              8 |         2.67 |
|  CMOD_A7_35T_i/blockdesign_0/controllers/clk_divider_1/inst/clk_o | CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value[8]_i_2_n_0             | CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value[8]_i_1_n_0                  |                3 |              9 |         3.00 |
|  CMOD_A7_35T_i/blockdesign_0/controllers/clk_divider_1/inst/clk_o | CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_1/inst/current_value[8]_i_2_n_0             | CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_1/inst/current_value[8]_i_1_n_0                  |                3 |              9 |         3.00 |
|  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi              |                                                                                                        | CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |         3.33 |
|  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_BUFG        | CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos                                                 | CMOD_A7_35T_i/blockdesign_0/util_vector_logic_2/Res[0]                                                      |                2 |             11 |         5.50 |
|  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi              | CMOD_A7_35T_i/blockdesign_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg_0               | CMOD_A7_35T_i/blockdesign_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_out                            |                2 |             11 |         5.50 |
|  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi              | CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx[10]_i_1_n_0                                       | CMOD_A7_35T_i/blockdesign_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg_0                          |                2 |             11 |         5.50 |
|  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi              | CMOD_A7_35T_i/blockdesign_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                          | CMOD_A7_35T_i/blockdesign_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                    |                3 |             12 |         4.00 |
|  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi              |                                                                                                        | CMOD_A7_35T_i/blockdesign_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                    |                4 |             13 |         3.25 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              |                                                                                                        |                                                                                                             |                9 |             16 |         1.78 |
|  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_BUFG        | CMOD_A7_35T_i/util_vector_logic_1/Res[0]                                                               | CMOD_A7_35T_i/blockdesign_0/util_vector_logic_2/Res[0]                                                      |                6 |             21 |         3.50 |
|  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi              |                                                                                                        | CMOD_A7_35T_i/blockdesign_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                |                7 |             22 |         3.14 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_2_n_0            | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[9]                          |               14 |             23 |         1.64 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm[22]_i_2_n_0            | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm[9]                          |               11 |             23 |         2.09 |
|  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi              |                                                                                                        | CMOD_A7_35T_i/blockdesign_0/video_buffer_0/inst/Vdata_o[23]_i_1_n_0                                         |                5 |             24 |         4.80 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter[0]_i_1_n_0            | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_1_n_0              |                8 |             31 |         3.88 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter[0]_i_1_n_0            | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_1_n_0              |                8 |             31 |         3.88 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_i_1_n_0                    | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_1_n_0              |                8 |             31 |         3.88 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1_n_0 | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_1_n_0              |                8 |             31 |         3.88 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/echo_counter[0]_i_1_n_0            | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_1_n_0              |                8 |             31 |         3.88 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_counter[0]_i_1_n_0            | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_1_n_0              |                8 |             31 |         3.88 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_i_1_n_0                    | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_1_n_0              |                8 |             31 |         3.88 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1_n_0 | CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_1_n_0              |                8 |             31 |         3.88 |
|  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi              |                                                                                                        | CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               14 |             32 |         2.29 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              |                                                                                                        | CMOD_A7_35T_i/blockdesign_0/controllers/clk_divider_1/inst/count[0]_i_1_n_0                                 |                8 |             32 |         4.00 |
|  CMOD_A7_35T_i/clk_wiz/inst/clk_out1                              |                                                                                                        | CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_1_n_0                                             |                8 |             32 |         4.00 |
|  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi              |                                                                                                        | CMOD_A7_35T_i/blockdesign_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                    |               23 |             67 |         2.91 |
|  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi              |                                                                                                        |                                                                                                             |              196 |            571 |         2.91 |
+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


