{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554303754846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554303754854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 11:02:34 2019 " "Processing started: Wed Apr 03 11:02:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554303754854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303754854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off war -c war " "Command: quartus_map --read_settings_files=on --write_settings_files=off war -c war" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303754854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554303755473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554303755473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768158 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA.v(371) " "Verilog HDL information at VGA.v(371): always construct contains both blocking and non-blocking assignments" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 371 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554303768158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE VGA.v(340) " "Verilog HDL Declaration information at VGA.v(340): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 340 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554303768158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 6 6 " "Found 6 design units, including 6 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 cursor " "Found entity 1: cursor" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768158 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawCard " "Found entity 2: drawCard" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768158 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768158 ""} { "Info" "ISGN_ENTITY_NAME" "4 drawBlankCard " "Found entity 4: drawBlankCard" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768158 ""} { "Info" "ISGN_ENTITY_NAME" "5 drawNumSuit " "Found entity 5: drawNumSuit" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768158 ""} { "Info" "ISGN_ENTITY_NAME" "6 HexDecoder " "Found entity 6: HexDecoder" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 564 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 rng.v(17) " "Verilog HDL Declaration information at rng.v(17): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 rng.v(16) " "Verilog HDL Declaration information at rng.v(16): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 rng.v(15) " "Verilog HDL Declaration information at rng.v(15): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 rng.v(14) " "Verilog HDL Declaration information at rng.v(14): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.v 5 5 " "Found 5 design units, including 5 entities, in source file rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""} { "Info" "ISGN_ENTITY_NAME" "2 randomSeedGenerator " "Found entity 2: randomSeedGenerator" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter16Bit " "Found entity 3: counter16Bit" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""} { "Info" "ISGN_ENTITY_NAME" "4 RNG " "Found entity 4: RNG" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""} { "Info" "ISGN_ENTITY_NAME" "5 xorShift " "Found entity 5: xorShift" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "war.v(269) " "Verilog HDL information at war.v(269): always construct contains both blocking and non-blocking assignments" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 269 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "war.v 1 1 " "Found 1 design units, including 1 entities, in source file war.v" { { "Info" "ISGN_ENTITY_NAME" "1 war " "Found entity 1: war" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1024x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1024x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1024x32 " "Found entity 1: ram1024x32" {  } { { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(81) " "Verilog HDL information at memory.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(140) " "Verilog HDL information at memory.v(140): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 140 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_op LOAD_OP memory.v(115) " "Verilog HDL Declaration information at memory.v(115): object \"load_op\" differs only in case from object \"LOAD_OP\" in the same scope" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 3 3 " "Found 3 design units, including 3 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 allocate_memory " "Found entity 1: allocate_memory" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""} { "Info" "ISGN_ENTITY_NAME" "2 set_address " "Found entity 2: set_address" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram_controller " "Found entity 3: ram_controller" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "card.v(59) " "Verilog HDL information at card.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALLOC alloc card.v(40) " "Verilog HDL Declaration information at card.v(40): object \"ALLOC\" differs only in case from object \"alloc\" in the same scope" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "card.v(334) " "Verilog HDL information at card.v(334): always construct contains both blocking and non-blocking assignments" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 334 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card.v 5 5 " "Found 5 design units, including 5 entities, in source file card.v" { { "Info" "ISGN_ENTITY_NAME" "1 store_card " "Found entity 1: store_card" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_card " "Found entity 2: add_card" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""} { "Info" "ISGN_ENTITY_NAME" "3 split_list " "Found entity 3: split_list" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""} { "Info" "ISGN_ENTITY_NAME" "4 remove_card " "Found entity 4: remove_card" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""} { "Info" "ISGN_ENTITY_NAME" "5 remove_nth_card " "Found entity 5: remove_nth_card" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go VGA.v(54) " "Verilog HDL Implicit Net warning at VGA.v(54): created implicit net for \"go\"" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_done VGA.v(131) " "Verilog HDL Implicit Net warning at VGA.v(131): created implicit net for \"vga_done\"" {  } { { "VGA.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "war " "Elaborating entity \"war\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554303768267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "num_to_draw war.v(93) " "Verilog HDL or VHDL warning at war.v(93): object \"num_to_draw\" assigned a value but never read" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554303768267 "|war"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "suit_to_draw war.v(94) " "Verilog HDL or VHDL warning at war.v(94): object \"suit_to_draw\" assigned a value but never read" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554303768267 "|war"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_loc war.v(189) " "Verilog HDL or VHDL warning at war.v(189): object \"x_loc\" assigned a value but never read" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554303768267 "|war"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_loc war.v(190) " "Verilog HDL or VHDL warning at war.v(190): object \"y_loc\" assigned a value but never read" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554303768267 "|war"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 war.v(166) " "Verilog HDL assignment warning at war.v(166): truncated value with size 6 to match size of target (5)" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554303768267 "|war"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 war.v(167) " "Verilog HDL assignment warning at war.v(167): truncated value with size 6 to match size of target (5)" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554303768267 "|war"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "war.v(277) " "Verilog HDL Case Statement information at war.v(277): all case item expressions in this case statement are onehot" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 277 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1554303768267 "|war"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..2\] war.v(26) " "Output port \"LEDR\[7..2\]\" at war.v(26) has no driver" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554303768267 "|war"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "war.v" "VGA" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768377 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554303768377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0g1 " "Found entity 1: altsyncram_s0g1" {  } { { "db/altsyncram_s0g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_s0g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s0g1:auto_generated " "Elaborating entity \"altsyncram_s0g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/decode_5ua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ua vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s0g1:auto_generated\|decode_5ua:decode2 " "Elaborating entity \"decode_5ua\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s0g1:auto_generated\|decode_5ua:decode2\"" {  } { { "db/altsyncram_s0g1.tdf" "decode2" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_s0g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/decode_u9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u9a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s0g1:auto_generated\|decode_u9a:rden_decode_b " "Elaborating entity \"decode_u9a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s0g1:auto_generated\|decode_u9a:rden_decode_b\"" {  } { { "db/altsyncram_s0g1.tdf" "rden_decode_b" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_s0g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s0g1:auto_generated\|mux_gob:mux3 " "Elaborating entity \"mux_gob\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s0g1:auto_generated\|mux_gob:mux3\"" {  } { { "db/altsyncram_s0g1.tdf" "mux3" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_s0g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768642 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554303768642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawCard drawCard:DC " "Elaborating entity \"drawCard\" for hierarchy \"drawCard:DC\"" {  } { { "war.v" "DC" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawBlankCard drawCard:DC\|drawBlankCard:blank " "Elaborating entity \"drawBlankCard\" for hierarchy \"drawCard:DC\|drawBlankCard:blank\"" {  } { { "VGA.v" "blank" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawNumSuit drawCard:DC\|drawNumSuit:num " "Elaborating entity \"drawNumSuit\" for hierarchy \"drawCard:DC\|drawNumSuit:num\"" {  } { { "VGA.v" "num" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/VGA.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:FSM " "Elaborating entity \"control\" for hierarchy \"control:FSM\"" {  } { { "war.v" "FSM" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDecoder HexDecoder:hexX1 " "Elaborating entity \"HexDecoder\" for hierarchy \"HexDecoder:hexX1\"" {  } { { "war.v" "hexX1" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_controller ram_controller:rc " "Elaborating entity \"ram_controller\" for hierarchy \"ram_controller:rc\"" {  } { { "war.v" "rc" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory.v(227) " "Verilog HDL assignment warning at memory.v(227): truncated value with size 32 to match size of target (1)" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554303768689 "|war|ram_controller:rc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory.v(228) " "Verilog HDL assignment warning at memory.v(228): truncated value with size 32 to match size of target (1)" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554303768689 "|war|ram_controller:rc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory.v(229) " "Verilog HDL assignment warning at memory.v(229): truncated value with size 32 to match size of target (1)" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554303768689 "|war|ram_controller:rc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory.v(230) " "Verilog HDL assignment warning at memory.v(230): truncated value with size 32 to match size of target (1)" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554303768689 "|war|ram_controller:rc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 memory.v(250) " "Verilog HDL assignment warning at memory.v(250): truncated value with size 10 to match size of target (6)" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554303768689 "|war|ram_controller:rc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 memory.v(280) " "Verilog HDL assignment warning at memory.v(280): truncated value with size 10 to match size of target (6)" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554303768689 "|war|ram_controller:rc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 memory.v(309) " "Verilog HDL assignment warning at memory.v(309): truncated value with size 10 to match size of target (6)" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554303768689 "|war|ram_controller:rc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1024x32 ram_controller:rc\|ram1024x32:ram " "Elaborating entity \"ram1024x32\" for hierarchy \"ram_controller:rc\|ram1024x32:ram\"" {  } { { "memory.v" "ram" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\"" {  } { { "ram1024x32.v" "altsyncram_component" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\"" {  } { { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303768705 ""}  } { { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554303768705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79g1 " "Found entity 1: altsyncram_79g1" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303768751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303768751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79g1 ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated " "Elaborating entity \"altsyncram_79g1\" for hierarchy \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_card ram_controller:rc\|add_card:ac " "Elaborating entity \"add_card\" for hierarchy \"ram_controller:rc\|add_card:ac\"" {  } { { "memory.v" "ac" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store_card ram_controller:rc\|add_card:ac\|store_card:sc " "Elaborating entity \"store_card\" for hierarchy \"ram_controller:rc\|add_card:ac\|store_card:sc\"" {  } { { "card.v" "sc" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "allocate_memory ram_controller:rc\|add_card:ac\|store_card:sc\|allocate_memory:alloc " "Elaborating entity \"allocate_memory\" for hierarchy \"ram_controller:rc\|add_card:ac\|store_card:sc\|allocate_memory:alloc\"" {  } { { "card.v" "alloc" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768751 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_address\[4..0\] 0 memory.v(7) " "Net \"ram_address\[4..0\]\" at memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1554303768751 "|war|ram_controller:rc|add_card:ac|store_card:sc|allocate_memory:alloc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remove_nth_card ram_controller:rc\|remove_nth_card:rnc " "Elaborating entity \"remove_nth_card\" for hierarchy \"ram_controller:rc\|remove_nth_card:rnc\"" {  } { { "memory.v" "rnc" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 card.v(436) " "Verilog HDL assignment warning at card.v(436): truncated value with size 32 to match size of target (6)" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 "|war|ram_controller:rc|remove_nth_card:rnc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remove_card ram_controller:rc\|remove_nth_card:rnc\|remove_card:remover " "Elaborating entity \"remove_card\" for hierarchy \"ram_controller:rc\|remove_nth_card:rnc\|remove_card:remover\"" {  } { { "card.v" "remover" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "card.v(321) " "Verilog HDL Case Statement information at card.v(321): all case item expressions in this case statement are onehot" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 321 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 "|war|ram_controller:rc|remove_nth_card:rnc|remove_card:remover"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_list ram_controller:rc\|split_list:sl " "Elaborating entity \"split_list\" for hierarchy \"ram_controller:rc\|split_list:sl\"" {  } { { "memory.v" "sl" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 card.v(271) " "Verilog HDL assignment warning at card.v(271): truncated value with size 32 to match size of target (6)" {  } { { "card.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/card.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 "|war|ram_controller:rc|split_list:sl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_address ram_controller:rc\|set_address:sa " "Elaborating entity \"set_address\" for hierarchy \"ram_controller:rc\|set_address:sa\"" {  } { { "memory.v" "sa" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memory.v(85) " "Verilog HDL Case Statement information at memory.v(85): all case item expressions in this case statement are onehot" {  } { { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 "|war|ram_controller:rc|set_address:sa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomSeedGenerator randomSeedGenerator:generator " "Elaborating entity \"randomSeedGenerator\" for hierarchy \"randomSeedGenerator:generator\"" {  } { { "war.v" "generator" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable_count rng.v(82) " "Verilog HDL Always Construct warning at rng.v(82): variable \"enable_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 "|war|randomSeedGenerator:generator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "last_cycle rng.v(82) " "Verilog HDL Always Construct warning at rng.v(82): variable \"last_cycle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 "|war|randomSeedGenerator:generator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable_count rng.v(86) " "Verilog HDL Always Construct warning at rng.v(86): variable \"enable_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 "|war|randomSeedGenerator:generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter16Bit randomSeedGenerator:generator\|counter16Bit:timer " "Elaborating entity \"counter16Bit\" for hierarchy \"randomSeedGenerator:generator\|counter16Bit:timer\"" {  } { { "rng.v" "timer" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNG RNG:RNGmod " "Elaborating entity \"RNG\" for hierarchy \"RNG:RNGmod\"" {  } { { "war.v" "RNGmod" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorShift RNG:RNGmod\|xorShift:seed_updater " "Elaborating entity \"xorShift\" for hierarchy \"RNG:RNGmod\|xorShift:seed_updater\"" {  } { { "rng.v" "seed_updater" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303768767 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[1\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[2\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[3\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[4\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[5\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[6\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[7\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[8\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[9\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[10\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[11\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[12\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[13\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[14\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[15\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[16\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[17\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[18\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[19\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[20\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[21\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[22\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[23\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[24\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[25\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[26\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[27\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[28\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[29\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[30\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[31\] " "Synthesized away node \"ram_controller:rc\|ram1024x32:ram\|altsyncram:altsyncram_component\|altsyncram_79g1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_79g1.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/altsyncram_79g1.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1024x32.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/ram1024x32.v" 86 0 0 } } { "memory.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/memory.v" 240 0 0 } } { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303769251 "|war|ram_controller:rc|ram1024x32:ram|altsyncram:altsyncram_component|altsyncram_79g1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1554303769251 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1554303769251 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RNG:RNGmod\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RNG:RNGmod\|Mod0\"" {  } { { "rng.v" "Mod0" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303771328 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1554303771328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RNG:RNGmod\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"RNG:RNGmod\|lpm_divide:Mod0\"" {  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303771359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RNG:RNGmod\|lpm_divide:Mod0 " "Instantiated megafunction \"RNG:RNGmod\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303771359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303771359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303771359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554303771359 ""}  } { { "rng.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/rng.v" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554303771359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303771406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303771406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303771422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303771422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303771453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303771453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303771500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303771500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554303771547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303771547 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554303771937 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554303773734 "|war|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554303773734 "|war|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554303773734 "|war|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554303773734 "|war|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554303773734 "|war|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554303773734 "|war|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554303773734 "|war|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554303773734 "|war|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554303773734 "|war|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554303773734 "|war|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554303773734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554303773906 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "208 " "208 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554303775015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/output_files/war.map.smsg " "Generated suppressed messages file C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/output_files/war.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303775171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554303775499 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554303775499 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "war.v" "" { Text "C:/Users/Joey/Desktop/System/2-2019 Winter/CSCB58/Project/B58Cards/Quartus Projects/war/war.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554303775827 "|war|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554303775827 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2128 " "Implemented 2128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554303775827 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554303775827 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1985 " "Implemented 1985 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554303775827 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1554303775827 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1554303775827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554303775827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554303775905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 11:02:55 2019 " "Processing ended: Wed Apr 03 11:02:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554303775905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554303775905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554303775905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554303775905 ""}
