// Code your testbench here
// or browse Examples
module tb;
  reg a,b,s;
  wire y;
  
  initial begin
    a=1;b=0;
    s=0; // y=1
    #10;
    s=1; //y=0
  end
  
  initial $monitor("a=%b,b=%b,s=%b,y=%b",a,b,s,y);
  mux a1(.a(a),.b(b),.s(s),.y(y));
  
endmodule
