
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036355                       # Number of seconds simulated
sim_ticks                                 36355253454                       # Number of ticks simulated
final_tick                               565919633391                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 263968                       # Simulator instruction rate (inst/s)
host_op_rate                                   333398                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2899702                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907692                       # Number of bytes of host memory used
host_seconds                                 12537.58                       # Real time elapsed on the host
sim_insts                                  3309524609                       # Number of instructions simulated
sim_ops                                    4180003452                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2168320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2367616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       520832                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5061504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1375232                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1375232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16940                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18497                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4069                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39543                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10744                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10744                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59642549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65124453                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14326183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               139223455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35208                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45771                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49291                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             130270                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37827600                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37827600                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37827600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59642549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65124453                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14326183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              177051056                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87182863                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31013753                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25445554                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013579                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12958410                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087212                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162630                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87241                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31995799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170093207                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31013753                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15249842                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36574496                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10795055                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7508996                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15649071                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       799131                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84829161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.464975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48254665     56.88%     56.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649550      4.30%     61.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3200318      3.77%     64.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3433559      4.05%     69.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3031369      3.57%     72.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1571719      1.85%     74.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1023521      1.21%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2689964      3.17%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17974496     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84829161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355732                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.950994                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33672407                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7081801                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34780921                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       550593                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8743430                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5074909                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         7315                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201782622                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50961                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8743430                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35332039                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3443703                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       915106                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33637398                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2757477                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194968602                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         9486                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1738348                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       746899                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          123                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270711022                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909085902                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909085902                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102451758                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33653                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17621                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7273314                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19267370                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030292                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239133                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3104608                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183899957                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147718088                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       284398                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61038472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186575827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1583                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84829161                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.741360                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907976                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30633341     36.11%     36.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17883410     21.08%     57.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11924789     14.06%     71.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7618823      8.98%     80.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7553234      8.90%     89.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4437527      5.23%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3373595      3.98%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       749046      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655396      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84829161                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084510     69.87%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        206575     13.31%     83.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260970     16.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121533298     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011456      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15714190     10.64%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8443122      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147718088                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694348                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1552096                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010507                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382101827                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244973104                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143573713                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149270184                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260966                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7055241                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          483                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1073                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2288619                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8743430                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2685171                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161650                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183933584                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       299683                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19267370                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030292                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17605                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115381                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6622                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1073                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1227001                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2359639                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145136336                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14779226                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581748                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22978471                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20579968                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8199245                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.664735                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143718220                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143573713                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93669532                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261673849                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.646811                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357963                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61515665                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2037996                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76085731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609000                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.167263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30777149     40.45%     40.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20455856     26.89%     67.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8379936     11.01%     78.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290477      5.64%     83.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3678593      4.83%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1802750      2.37%     91.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1996152      2.62%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008817      1.33%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3696001      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76085731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3696001                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256327315                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376626773                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2353702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871829                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871829                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147014                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147014                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655245311                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196917304                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189206470                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87182863                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30555641                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24832966                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2084797                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13005610                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11944630                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3228418                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88603                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30682254                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169423801                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30555641                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15173048                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37279577                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11200528                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7070663                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15028932                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       899086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84101466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.489170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46821889     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3269412      3.89%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2652407      3.15%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6439555      7.66%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1753608      2.09%     72.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2247139      2.67%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1616226      1.92%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          907338      1.08%     78.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18393892     21.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84101466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350478                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.943315                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32097754                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6884068                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35849484                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       242977                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9027174                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5219542                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42092                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     202595376                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82042                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9027174                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34446491                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1459433                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1959036                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33687861                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3521463                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195439028                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31572                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1462426                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1092938                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1303                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    273589683                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    912427063                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    912427063                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167770691                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105818936                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40368                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22882                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9654662                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18227523                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9276710                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145639                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2838260                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184833426                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38938                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146864325                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       288006                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63829205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194907171                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6434                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84101466                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746275                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885839                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29662859     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18015832     21.42%     56.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11678851     13.89%     70.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8705872     10.35%     80.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7507113      8.93%     89.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3882525      4.62%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3315891      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       623432      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       709091      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84101466                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         860569     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            12      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        174240     14.41%     85.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174460     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122354499     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2090383      1.42%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16251      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14582916      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7820276      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146864325                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.684555                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1209281                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008234                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379327402                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248702203                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143122786                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148073606                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       550606                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7186007                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         3046                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          634                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2371320                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9027174                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         608109                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81176                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184872366                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       401922                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18227523                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9276710                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22686                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72773                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          634                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1248541                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1169978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2418519                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144528237                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13680457                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2336087                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21291140                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20384861                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7610683                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.657760                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143217866                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143122786                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93271575                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        263344125                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.641639                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354181                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98286259                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120704977                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64168356                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32504                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2089397                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75074292                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.607807                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135396                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29629884     39.47%     39.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20607517     27.45%     66.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8393392     11.18%     78.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4709993      6.27%     84.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3846162      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1557211      2.07%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1850173      2.46%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       930724      1.24%     95.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3549236      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75074292                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98286259                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120704977                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17946900                       # Number of memory references committed
system.switch_cpus1.commit.loads             11041513                       # Number of loads committed
system.switch_cpus1.commit.membars              16252                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17343022                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108759529                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2457356                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3549236                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256398389                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          378779609                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3081397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98286259                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120704977                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98286259                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.887030                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.887030                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.127358                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.127358                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       650211582                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197791633                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186922828                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32504                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87182863                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32101008                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26169762                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2142124                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13586506                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12552597                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3461002                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95063                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32115564                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             176320297                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32101008                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16013599                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39174693                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11385232                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5273398                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15853510                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1037772                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85780362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46605669     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2593881      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4849190      5.65%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4826451      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2997631      3.49%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2382409      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1489708      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1399667      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18635756     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85780362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368203                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.022419                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33486823                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5212551                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37634352                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       230181                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9216448                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5431910                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     211544375                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1370                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9216448                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35916229                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1020365                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       867045                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35388215                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3372054                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203991199                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1403659                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1031336                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286430139                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951684765                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951684765                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177220746                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109209390                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36393                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17450                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9384662                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18869996                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9640363                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       120053                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3169363                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         192332192                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153247942                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302269                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65003835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    198793723                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85780362                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786515                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898508                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29224947     34.07%     34.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18734436     21.84%     55.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12289760     14.33%     70.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8099336      9.44%     79.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8547573      9.96%     89.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4120037      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3263899      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       740885      0.86%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       759489      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85780362                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         955829     72.50%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        181243     13.75%     86.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       181227     13.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128170258     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2058411      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17450      0.01%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14831782      9.68%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8170041      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153247942                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.757776                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1318299                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008602                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    393896814                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    257371256                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    149735695                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154566241                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       477864                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7316953                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2169                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2321580                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9216448                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         521284                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91682                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    192367095                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       384109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18869996                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9640363                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17450                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71943                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1341049                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1189213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2530262                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    151215140                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14150377                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2032802                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22124094                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21442370                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7973717                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734459                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             149782619                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            149735695                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95441239                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        273882434                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717490                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348475                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103212984                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127085312                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65282276                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2168061                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76563914                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659859                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151274                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28868961     37.71%     37.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21534409     28.13%     65.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8952209     11.69%     77.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4461659      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4443062      5.80%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1793932      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1796267      2.35%     93.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       965322      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3748093      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76563914                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103212984                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127085312                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18871826                       # Number of memory references committed
system.switch_cpus2.commit.loads             11553043                       # Number of loads committed
system.switch_cpus2.commit.membars              17450                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18343399                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114494092                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2621110                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3748093                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           265183409                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          393957565                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1402501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103212984                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127085312                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103212984                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844689                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844689                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183868                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183868                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       679287381                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207991726                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      194346540                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34900                       # number of misc regfile writes
system.l20.replacements                         16950                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          677117                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27190                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.903163                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.762474                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.758662                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5831.624184                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4390.854679                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001344                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000367                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.569495                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.428794                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79209                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79209                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17755                       # number of Writeback hits
system.l20.Writeback_hits::total                17755                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79209                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79209                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79209                       # number of overall hits
system.l20.overall_hits::total                  79209                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16940                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16950                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16940                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16950                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16940                       # number of overall misses
system.l20.overall_misses::total                16950                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2226784090                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2227989285                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2226784090                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2227989285                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2226784090                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2227989285                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96149                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96159                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17755                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17755                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96149                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96159                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96149                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96159                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176185                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176271                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176185                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176271                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176185                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176271                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 131451.244982                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 131444.795575                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 131451.244982                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 131444.795575                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 131451.244982                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 131444.795575                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4205                       # number of writebacks
system.l20.writebacks::total                     4205                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16940                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16950                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16940                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16950                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16940                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16950                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2067340621                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2068451912                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2067340621                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2068451912                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2067340621                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2068451912                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176185                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176271                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176185                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176271                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176185                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176271                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122038.997698                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 122032.561180                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 122038.997698                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 122032.561180                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 122038.997698                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 122032.561180                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18511                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          728334                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28751                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.332475                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          244.808052                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.990865                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3613.761278                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6373.439806                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023907                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000780                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.352906                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.622406                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        53013                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  53013                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19566                       # number of Writeback hits
system.l21.Writeback_hits::total                19566                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        53013                       # number of demand (read+write) hits
system.l21.demand_hits::total                   53013                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        53013                       # number of overall hits
system.l21.overall_hits::total                  53013                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18497                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18510                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18497                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18510                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18497                       # number of overall misses
system.l21.overall_misses::total                18510                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1424385                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2458818990                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2460243375                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1424385                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2458818990                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2460243375                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1424385                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2458818990                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2460243375                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71510                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71523                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19566                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19566                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71510                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71523                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71510                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71523                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.258663                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.258798                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.258663                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.258798                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.258663                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.258798                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 109568.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 132930.690923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 132914.282820                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 109568.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 132930.690923                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 132914.282820                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 109568.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 132930.690923                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 132914.282820                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3459                       # number of writebacks
system.l21.writebacks::total                     3459                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18497                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18510                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18497                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18510                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18497                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18510                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1302579                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2284487925                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2285790504                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1302579                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2284487925                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2285790504                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1302579                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2284487925                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2285790504                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258663                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.258798                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.258663                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.258798                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.258663                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.258798                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100198.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 123505.861761                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 123489.492382                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 100198.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 123505.861761                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 123489.492382                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 100198.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 123505.861761                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 123489.492382                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4083                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          396268                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16371                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.205485                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          491.209625                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.268539                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1985.490261                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9798.031575                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.039975                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001080                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.161580                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.797366                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36133                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36133                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10876                       # number of Writeback hits
system.l22.Writeback_hits::total                10876                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36133                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36133                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36133                       # number of overall hits
system.l22.overall_hits::total                  36133                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4069                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4083                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4069                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4083                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4069                       # number of overall misses
system.l22.overall_misses::total                 4083                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1800536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    531687759                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      533488295                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1800536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    531687759                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       533488295                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1800536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    531687759                       # number of overall miss cycles
system.l22.overall_miss_latency::total      533488295                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40202                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40216                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10876                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10876                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40202                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40216                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40202                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40216                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101214                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101527                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101214                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101527                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101214                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101527                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 128609.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 130667.918162                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 130660.860887                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 128609.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 130667.918162                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 130660.860887                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 128609.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 130667.918162                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 130660.860887                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3080                       # number of writebacks
system.l22.writebacks::total                     3080                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4069                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4083                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4069                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4083                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4069                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4083                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1669916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    493334149                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    495004065                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1669916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    493334149                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    495004065                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1669916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    493334149                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    495004065                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101214                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101527                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101214                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101527                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101214                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101527                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 119279.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 121242.110838                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 121235.382072                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 119279.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 121242.110838                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 121235.382072                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 119279.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 121242.110838                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 121235.382072                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997702                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015656721                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846648.583636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997702                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15649060                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15649060                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15649060                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15649060                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15649060                       # number of overall hits
system.cpu0.icache.overall_hits::total       15649060                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15649071                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15649071                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15649071                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15649071                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15649071                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15649071                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96149                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191878794                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96405                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1990.340688                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.495972                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.504028                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11614628                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11614628                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16892                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16892                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19324058                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19324058                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19324058                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19324058                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       359485                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359485                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       359580                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        359580                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       359580                       # number of overall misses
system.cpu0.dcache.overall_misses::total       359580                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14884698048                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14884698048                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10431665                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10431665                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14895129713                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14895129713                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14895129713                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14895129713                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11974113                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11974113                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19683638                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19683638                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19683638                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19683638                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030022                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030022                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018268                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018268                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018268                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018268                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41405.616501                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41405.616501                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data       109807                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total       109807                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41423.687950                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41423.687950                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41423.687950                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41423.687950                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17755                       # number of writebacks
system.cpu0.dcache.writebacks::total            17755                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       263336                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       263336                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       263431                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       263431                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       263431                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       263431                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96149                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96149                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96149                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96149                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96149                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96149                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2917490256                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2917490256                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2917490256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2917490256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2917490256                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2917490256                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008030                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008030                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004885                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004885                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004885                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004885                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30343.427971                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30343.427971                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30343.427971                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30343.427971                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30343.427971                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30343.427971                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996712                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020109670                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056672.721774                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996712                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15028915                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15028915                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15028915                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15028915                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15028915                       # number of overall hits
system.cpu1.icache.overall_hits::total       15028915                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1838884                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1838884                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1838884                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1838884                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1838884                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1838884                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15028932                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15028932                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15028932                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15028932                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15028932                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15028932                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 108169.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 108169.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 108169.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 108169.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 108169.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 108169.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1437385                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1437385                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1437385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1437385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1437385                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1437385                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110568.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 110568.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71510                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181033994                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71766                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2522.559346                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.703549                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.296451                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901186                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098814                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10388989                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10388989                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6872884                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6872884                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22309                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16252                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16252                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17261873                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17261873                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17261873                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17261873                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       156050                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       156050                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       156050                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        156050                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       156050                       # number of overall misses
system.cpu1.dcache.overall_misses::total       156050                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8801937885                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8801937885                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8801937885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8801937885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8801937885                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8801937885                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10545039                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10545039                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6872884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6872884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16252                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16252                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17417923                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17417923                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17417923                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17417923                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014798                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014798                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008959                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008959                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008959                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008959                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56404.600352                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56404.600352                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56404.600352                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56404.600352                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56404.600352                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56404.600352                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19566                       # number of writebacks
system.cpu1.dcache.writebacks::total            19566                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84540                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84540                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84540                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84540                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84540                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84540                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71510                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71510                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71510                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71510                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71510                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71510                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2879009375                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2879009375                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2879009375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2879009375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2879009375                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2879009375                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40260.234583                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40260.234583                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40260.234583                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40260.234583                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40260.234583                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40260.234583                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997742                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018813367                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200460.835853                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997742                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15853493                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15853493                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15853493                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15853493                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15853493                       # number of overall hits
system.cpu2.icache.overall_hits::total       15853493                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2271190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2271190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2271190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2271190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2271190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2271190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15853510                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15853510                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15853510                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15853510                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15853510                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15853510                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 133599.411765                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 133599.411765                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 133599.411765                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 133599.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 133599.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 133599.411765                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1846876                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1846876                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1846876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1846876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1846876                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1846876                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 131919.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 131919.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 131919.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 131919.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 131919.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 131919.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40202                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170218304                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40458                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4207.284196                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.880251                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.119749                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905782                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094218                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10799183                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10799183                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7284457                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7284457                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17450                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17450                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17450                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17450                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18083640                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18083640                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18083640                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18083640                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103862                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103862                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103862                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103862                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103862                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103862                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4449378480                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4449378480                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4449378480                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4449378480                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4449378480                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4449378480                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10903045                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10903045                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7284457                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7284457                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17450                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17450                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18187502                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18187502                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18187502                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18187502                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009526                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009526                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005711                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005711                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005711                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005711                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 42839.329880                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42839.329880                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 42839.329880                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42839.329880                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 42839.329880                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42839.329880                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10876                       # number of writebacks
system.cpu2.dcache.writebacks::total            10876                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63660                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63660                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63660                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63660                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63660                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63660                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40202                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40202                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40202                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40202                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40202                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40202                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    770538027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    770538027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    770538027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    770538027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    770538027                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    770538027                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19166.659047                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19166.659047                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19166.659047                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19166.659047                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19166.659047                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19166.659047                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
