
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.73

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.94 source latency fdct_zigzag.dct_mod.dct_block_5.dct_unit_1.macu.result[0]$_DFFE_PP_/CLK ^
  -1.24 target latency fdct_zigzag.dct_mod.dct_block_5.dct_unit_1.macu.result[21]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.30 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: rle.rle.size[1]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.50    1.50 ^ input external delay
     1    0.22    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.25    0.45    0.29    1.79 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.47    0.05    1.85 ^ rle.rle.size[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.85   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.33    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    0.18 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.11    0.00    0.35 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.60    0.23    0.23    0.59 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7_0_clk (net)
                  0.23    0.01    0.59 ^ clkbuf_6_63_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.19    0.79 ^ clkbuf_6_63_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_63_0_clk (net)
                  0.12    0.00    0.79 ^ clkbuf_8_254__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    29    1.08    0.40    0.33    1.12 ^ clkbuf_8_254__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_254__leaf_clk (net)
                  0.40    0.01    1.13 ^ clkbuf_leaf_1384_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.03    0.05    0.17    1.30 ^ clkbuf_leaf_1384_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_1384_clk (net)
                  0.05    0.00    1.30 ^ rle.rle.size[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    1.30   clock reconvergence pessimism
                          0.30    1.60   library removal time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: rle.rle.amp[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.rz1.amp[3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.33    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    0.18 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.11    0.00    0.35 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.60    0.23    0.23    0.59 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7_0_clk (net)
                  0.23    0.01    0.59 ^ clkbuf_6_62_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.27    0.12    0.19    0.79 ^ clkbuf_6_62_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_62_0_clk (net)
                  0.12    0.00    0.79 ^ clkbuf_8_251__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.67    0.26    0.25    1.04 ^ clkbuf_8_251__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_251__leaf_clk (net)
                  0.26    0.01    1.05 ^ rle.rle.amp[3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.11    0.41    1.46 ^ rle.rle.amp[3]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         rle.rle.amp[3] (net)
                  0.11    0.00    1.46 ^ _77006_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.17    1.62 ^ _77006_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _04220_ (net)
                  0.07    0.00    1.62 ^ rle.rz1.amp[3]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.33    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    0.18 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.23    0.11    0.17    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.11    0.00    0.35 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.60    0.23    0.23    0.59 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7_0_clk (net)
                  0.23    0.01    0.59 ^ clkbuf_6_63_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.19    0.79 ^ clkbuf_6_63_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_63_0_clk (net)
                  0.12    0.00    0.79 ^ clkbuf_8_254__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    29    1.08    0.40    0.33    1.12 ^ clkbuf_8_254__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_254__leaf_clk (net)
                  0.40    0.01    1.13 ^ clkbuf_leaf_1387_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.05    0.16    1.30 ^ clkbuf_leaf_1387_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_1387_clk (net)
                  0.05    0.00    1.30 ^ rle.rz1.amp[3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.30   clock reconvergence pessimism
                          0.02    1.32   library hold time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.50    1.50 ^ input external delay
     1    0.22    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.25    0.45    0.29    1.79 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.49    0.07    1.87 ^ fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.87   data arrival time

                          7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock source latency
     1    0.33    0.00    0.00    7.50 ^ clk (in)
                                         clk (net)
                  0.01    0.00    7.50 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.17    7.67 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    7.68 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.10    0.17    7.85 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.10    0.00    7.85 ^ clkbuf_3_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.60    0.23    0.24    8.09 ^ clkbuf_3_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3_0_clk (net)
                  0.23    0.01    8.09 ^ clkbuf_6_26_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.27    0.12    0.19    8.29 ^ clkbuf_6_26_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_26_0_clk (net)
                  0.12    0.00    8.29 ^ clkbuf_8_106__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.26    0.12    0.17    8.46 ^ clkbuf_8_106__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_106__leaf_clk (net)
                  0.12    0.00    8.46 ^ fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    8.46   clock reconvergence pessimism
                          0.01    8.47   library recovery time
                                  8.47   data required time
-----------------------------------------------------------------------------
                                  8.47   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  6.61   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.33    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    0.18 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.17    0.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00    0.36 ^ clkbuf_3_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.61    0.24    0.24    0.59 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4_0_clk (net)
                  0.24    0.01    0.60 ^ clkbuf_6_38_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.19    0.79 ^ clkbuf_6_38_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_38_0_clk (net)
                  0.12    0.00    0.80 ^ clkbuf_8_155__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.36    0.15    0.19    0.99 ^ clkbuf_8_155__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_155__leaf_clk (net)
                  0.15    0.00    0.99 ^ clkbuf_leaf_2638_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.02    0.04    0.12    1.11 ^ clkbuf_leaf_2638_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2638_clk (net)
                  0.04    0.00    1.11 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.29    1.07    1.03    2.14 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.07    0.00    2.15 ^ place1079/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   110    2.89    1.03    0.66    2.81 ^ place1079/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1079 (net)
                  1.06    0.10    2.90 ^ _51198_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.10    0.38    0.21    3.11 v _51198_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _27086_[0] (net)
                  0.38    0.00    3.11 v _54148_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.09    0.41    3.52 ^ _54148_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _41392_[0] (net)
                  0.09    0.00    3.52 ^ _83278_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.02    0.10    0.30    3.82 v _83278_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _41394_[0] (net)
                  0.10    0.00    3.82 v _83279_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.01    0.09    0.33    4.15 ^ _83279_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _41395_[0] (net)
                  0.09    0.00    4.15 ^ _55269_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    4.24 v _55269_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _25860_[0] (net)
                  0.10    0.00    4.24 v _78244_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.13    0.55    4.79 ^ _78244_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _25862_[0] (net)
                  0.13    0.00    4.79 ^ _78245_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.13    0.44    5.23 v _78245_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _25866_[0] (net)
                  0.13    0.00    5.23 v _54149_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    5.30 ^ _54149_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _41396_[0] (net)
                  0.08    0.00    5.30 ^ _83280_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.14    0.34    5.64 v _83280_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _41398_[0] (net)
                  0.14    0.00    5.64 v _71984_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    5.72 ^ _71984_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _18459_ (net)
                  0.10    0.00    5.72 ^ _71987_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.17    0.10    5.82 v _71987_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _18462_ (net)
                  0.17    0.00    5.82 v _71988_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.24    0.18    6.00 ^ _71988_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _18463_ (net)
                  0.24    0.00    6.00 ^ _71990_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.17    0.13    6.13 v _71990_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _18465_ (net)
                  0.17    0.00    6.13 v _72003_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     2    0.03    0.47    0.29    6.42 ^ _72003_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _18476_ (net)
                  0.47    0.00    6.42 ^ _72029_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.19    0.11    6.53 v _72029_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _18498_ (net)
                  0.19    0.00    6.53 v _72042_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.21    6.74 v _72042_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _18509_ (net)
                  0.07    0.00    6.74 v _72043_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.22    6.96 v _72043_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _18510_ (net)
                  0.08    0.00    6.96 v _72044_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    7.16 v _72044_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _18511_ (net)
                  0.08    0.00    7.16 v _72045_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.31    7.47 ^ _72045_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _18512_ (net)
                  0.06    0.00    7.47 ^ _72047_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.16    7.62 ^ _72047_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02615_ (net)
                  0.09    0.00    7.62 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  7.62   data arrival time

                          7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock source latency
     1    0.33    0.00    0.00    7.50 ^ clk (in)
                                         clk (net)
                  0.01    0.00    7.50 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.17    7.67 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    7.68 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.10    0.17    7.85 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.10    0.00    7.85 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.61    0.24    0.24    8.09 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.24    0.00    8.09 ^ clkbuf_6_17_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.11    0.19    8.28 ^ clkbuf_6_17_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_17_0_clk (net)
                  0.11    0.00    8.29 ^ clkbuf_8_68__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.29    0.13    0.17    8.46 ^ clkbuf_8_68__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_68__leaf_clk (net)
                  0.13    0.00    8.46 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    8.46   clock reconvergence pessimism
                         -0.11    8.35   library setup time
                                  8.35   data required time
-----------------------------------------------------------------------------
                                  8.35   data required time
                                 -7.62   data arrival time
-----------------------------------------------------------------------------
                                  0.73   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.50    1.50 ^ input external delay
     1    0.22    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.25    0.45    0.29    1.79 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.49    0.07    1.87 ^ fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.87   data arrival time

                          7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock source latency
     1    0.33    0.00    0.00    7.50 ^ clk (in)
                                         clk (net)
                  0.01    0.00    7.50 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.17    7.67 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    7.68 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.10    0.17    7.85 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.10    0.00    7.85 ^ clkbuf_3_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.60    0.23    0.24    8.09 ^ clkbuf_3_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3_0_clk (net)
                  0.23    0.01    8.09 ^ clkbuf_6_26_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.27    0.12    0.19    8.29 ^ clkbuf_6_26_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_26_0_clk (net)
                  0.12    0.00    8.29 ^ clkbuf_8_106__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.26    0.12    0.17    8.46 ^ clkbuf_8_106__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_106__leaf_clk (net)
                  0.12    0.00    8.46 ^ fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    8.46   clock reconvergence pessimism
                          0.01    8.47   library recovery time
                                  8.47   data required time
-----------------------------------------------------------------------------
                                  8.47   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  6.61   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.33    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    0.18 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.17    0.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00    0.36 ^ clkbuf_3_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.61    0.24    0.24    0.59 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4_0_clk (net)
                  0.24    0.01    0.60 ^ clkbuf_6_38_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.19    0.79 ^ clkbuf_6_38_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_38_0_clk (net)
                  0.12    0.00    0.80 ^ clkbuf_8_155__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.36    0.15    0.19    0.99 ^ clkbuf_8_155__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_155__leaf_clk (net)
                  0.15    0.00    0.99 ^ clkbuf_leaf_2638_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.02    0.04    0.12    1.11 ^ clkbuf_leaf_2638_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2638_clk (net)
                  0.04    0.00    1.11 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.29    1.07    1.03    2.14 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.07    0.00    2.15 ^ place1079/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   110    2.89    1.03    0.66    2.81 ^ place1079/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1079 (net)
                  1.06    0.10    2.90 ^ _51198_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.10    0.38    0.21    3.11 v _51198_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _27086_[0] (net)
                  0.38    0.00    3.11 v _54148_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.09    0.41    3.52 ^ _54148_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _41392_[0] (net)
                  0.09    0.00    3.52 ^ _83278_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.02    0.10    0.30    3.82 v _83278_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _41394_[0] (net)
                  0.10    0.00    3.82 v _83279_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.01    0.09    0.33    4.15 ^ _83279_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _41395_[0] (net)
                  0.09    0.00    4.15 ^ _55269_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    4.24 v _55269_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _25860_[0] (net)
                  0.10    0.00    4.24 v _78244_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.13    0.55    4.79 ^ _78244_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _25862_[0] (net)
                  0.13    0.00    4.79 ^ _78245_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.13    0.44    5.23 v _78245_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _25866_[0] (net)
                  0.13    0.00    5.23 v _54149_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    5.30 ^ _54149_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _41396_[0] (net)
                  0.08    0.00    5.30 ^ _83280_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.14    0.34    5.64 v _83280_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _41398_[0] (net)
                  0.14    0.00    5.64 v _71984_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    5.72 ^ _71984_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _18459_ (net)
                  0.10    0.00    5.72 ^ _71987_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.17    0.10    5.82 v _71987_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _18462_ (net)
                  0.17    0.00    5.82 v _71988_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.24    0.18    6.00 ^ _71988_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _18463_ (net)
                  0.24    0.00    6.00 ^ _71990_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.17    0.13    6.13 v _71990_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _18465_ (net)
                  0.17    0.00    6.13 v _72003_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     2    0.03    0.47    0.29    6.42 ^ _72003_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _18476_ (net)
                  0.47    0.00    6.42 ^ _72029_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.19    0.11    6.53 v _72029_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _18498_ (net)
                  0.19    0.00    6.53 v _72042_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.21    6.74 v _72042_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _18509_ (net)
                  0.07    0.00    6.74 v _72043_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.22    6.96 v _72043_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _18510_ (net)
                  0.08    0.00    6.96 v _72044_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    7.16 v _72044_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _18511_ (net)
                  0.08    0.00    7.16 v _72045_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.31    7.47 ^ _72045_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _18512_ (net)
                  0.06    0.00    7.47 ^ _72047_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.16    7.62 ^ _72047_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02615_ (net)
                  0.09    0.00    7.62 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  7.62   data arrival time

                          7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock source latency
     1    0.33    0.00    0.00    7.50 ^ clk (in)
                                         clk (net)
                  0.01    0.00    7.50 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.17    7.67 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    7.68 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.10    0.17    7.85 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.10    0.00    7.85 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.61    0.24    0.24    8.09 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.24    0.00    8.09 ^ clkbuf_6_17_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.11    0.19    8.28 ^ clkbuf_6_17_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_17_0_clk (net)
                  0.11    0.00    8.29 ^ clkbuf_8_68__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.29    0.13    0.17    8.46 ^ clkbuf_8_68__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_68__leaf_clk (net)
                  0.13    0.00    8.46 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    8.46   clock reconvergence pessimism
                         -0.11    8.35   library setup time
                                  8.35   data required time
-----------------------------------------------------------------------------
                                  8.35   data required time
                                 -7.62   data arrival time
-----------------------------------------------------------------------------
                                  0.73   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.6549274921417236

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2339

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.17713047564029694

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7940

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24    0.59 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.79 ^ clkbuf_6_38_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.99 ^ clkbuf_8_155__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    1.11 ^ clkbuf_leaf_2638_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.11 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   1.03    2.14 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.67    2.81 ^ place1079/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.30    3.11 v _51198_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.41    3.52 ^ _54148_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.30    3.82 v _83278_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.33    4.15 ^ _83279_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.09    4.24 v _55269_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.55    4.79 ^ _78244_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.44    5.23 v _78245_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.07    5.30 ^ _54149_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.34    5.64 v _83280_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.09    5.72 ^ _71984_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.10    5.82 v _71987_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.18    6.00 ^ _71988_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.13    6.13 v _71990_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.29    6.42 ^ _72003_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.11    6.53 v _72029_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.21    6.74 v _72042_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.22    6.96 v _72043_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.19    7.16 v _72044_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.31    7.47 ^ _72045_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.16    7.62 ^ _72047_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    7.62 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           7.62   data arrival time

   7.50    7.50   clock clk (rise edge)
   0.00    7.50   clock source latency
   0.00    7.50 ^ clk (in)
   0.17    7.67 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    7.85 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24    8.09 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    8.28 ^ clkbuf_6_17_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    8.46 ^ clkbuf_8_68__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    8.46 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    8.46   clock reconvergence pessimism
  -0.11    8.35   library setup time
           8.35   data required time
---------------------------------------------------------
           8.35   data required time
          -7.62   data arrival time
---------------------------------------------------------
           0.73   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rle.rle.amp[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.rz1.amp[3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.59 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.79 ^ clkbuf_6_62_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    1.04 ^ clkbuf_8_251__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    1.05 ^ rle.rle.amp[3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.41    1.46 ^ rle.rle.amp[3]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.17    1.62 ^ _77006_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.62 ^ rle.rz1.amp[3]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.62   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.59 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.79 ^ clkbuf_6_63_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.34    1.12 ^ clkbuf_8_254__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    1.30 ^ clkbuf_leaf_1387_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.30 ^ rle.rz1.amp[3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.30   clock reconvergence pessimism
   0.02    1.32   library hold time
           1.32   data required time
---------------------------------------------------------
           1.32   data required time
          -1.62   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.9597

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
1.3012

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
7.6223

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.7326

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
9.611272

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e+00   4.42e-01   2.58e-06   1.58e+00   7.3%
Combinational          1.14e+01   6.17e+00   9.24e-06   1.76e+01  81.4%
Clock                  1.82e+00   6.30e-01   2.00e-06   2.45e+00  11.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.44e+01   7.24e+00   1.38e-05   2.16e+01 100.0%
                          66.5%      33.5%       0.0%
