Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 21 03:05:26 2022
| Host         : DESKTOP-V4UGB68 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_timing_summary_routed.rpt -pb hdmi_timing_summary_routed.pb -rpx hdmi_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.626        0.000                      0                10700        0.179        0.000                      0                10700        2.845        0.000                       0                  1545  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 5.000}        10.000          100.000         
  clk_feedback  {0.000 5.000}        10.000          100.000         
  clk_pixel     {0.000 12.500}       25.000          40.000          
  clk_pixel_x5  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       3.000        0.000                       0                     1  
  clk_feedback                                                                                                                                                    8.751        0.000                       0                     2  
  clk_pixel           1.626        0.000                      0                10700        0.179        0.000                      0                10700       11.250        0.000                       0                  1532  
  clk_pixel_x5                                                                                                                                                    2.845        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_feedback                
(none)        clk_pixel_x5                


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel
  To Clock:  clk_pixel

Setup :            0  Failing Endpoints,  Worst Slack        1.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        23.201ns  (logic 9.971ns (42.976%)  route 13.230ns (57.024%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT3=4 LUT5=7 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns = ( 30.956 - 25.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.807     6.389    mips/datapath/clk_pixel_BUFG
    SLICE_X6Y101         FDRE                                         r  mips/datapath/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     6.907 f  mips/datapath/pc_reg[5]/Q
                         net (fo=24, routed)          1.218     8.125    mips/datapath/regs/Q[5]
    SLICE_X4Y103         LUT5 (Prop_lut5_I1_O)        0.124     8.249 r  mips/datapath/regs/hi_lo_temp0_i_71/O
                         net (fo=4, routed)           0.494     8.743    mips/datapath/regs/hi_lo_temp0_i_71_n_0
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.867 r  mips/datapath/regs/hi_lo_temp0_i_48/O
                         net (fo=11, routed)          0.930     9.796    mips/datapath/instruction[0]
    SLICE_X8Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.920 r  mips/datapath/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.507    10.427    mips/datapath/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.124    10.551 f  mips/datapath/regs_reg_r1_0_31_0_5_i_29/O
                         net (fo=37, routed)          0.958    11.509    mips/datapath/regs/wr_enable
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.150    11.659 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          1.019    12.678    mips/datapath/regs/regs_reg_r1_0_31_0_5/ADDRC3
    SLICE_X8Y102         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.384    13.062 r  mips/datapath/regs/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1625, routed)        1.452    14.514    mips/datapath/regs/read_data_1[4]
    SLICE_X26Y102        LUT6 (Prop_lut6_I1_O)        0.331    14.845 f  mips/datapath/regs/hi_lo_temp0_i_62/O
                         net (fo=2, routed)           0.957    15.802    mips/datapath/regs/count_down_reg[4]_6
    SLICE_X24Y100        LUT3 (Prop_lut3_I2_O)        0.152    15.954 f  mips/datapath/regs/hi_lo_temp0_i_32/O
                         net (fo=4, routed)           1.021    16.975    mips/datapath/regs/count_down_reg[2]_2
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.326    17.301 r  mips/datapath/regs/hi_lo_temp0_i_4/O
                         net (fo=1, routed)           0.604    17.905    mips/datapath/alu/B[2]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.756 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.758    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    23.276 f  mips/datapath/alu/hi_lo_temp0__0/P[15]
                         net (fo=2, routed)           0.986    24.262    mips/datapath/alu/hi_lo_temp0__0_n_90
    SLICE_X12Y106        LUT5 (Prop_lut5_I1_O)        0.124    24.386 r  mips/datapath/alu/hi_lo[56]_i_43/O
                         net (fo=1, routed)           0.287    24.673    mips/datapath/alu/hi_lo[56]_i_43_n_0
    SLICE_X15Y106        LUT3 (Prop_lut3_I1_O)        0.124    24.797 r  mips/datapath/alu/hi_lo[56]_i_22/O
                         net (fo=1, routed)           0.000    24.797    mips/datapath/alu/hi_lo[56]_i_22_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.329 r  mips/datapath/alu/hi_lo_reg[56]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.329    mips/datapath/alu/hi_lo_reg[56]_i_12_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.663 r  mips/datapath/alu/hi_lo_reg[51]_i_9/O[1]
                         net (fo=4, routed)           0.995    26.658    mips/datapath/alu/hi_lo1[37]
    SLICE_X25Y107        LUT5 (Prop_lut5_I0_O)        0.329    26.987 f  mips/datapath/alu/hi_lo[56]_i_10/O
                         net (fo=4, routed)           0.811    27.797    mips/datapath/alu/hi_lo[56]_i_10_n_0
    SLICE_X27Y108        LUT5 (Prop_lut5_I0_O)        0.352    28.149 f  mips/datapath/alu/hi_lo[60]_i_10/O
                         net (fo=2, routed)           0.454    28.603    mips/datapath/alu/hi_lo[60]_i_10_n_0
    SLICE_X28Y108        LUT5 (Prop_lut5_I0_O)        0.326    28.929 r  mips/datapath/alu/hi_lo[44]_i_2/O
                         net (fo=1, routed)           0.537    29.466    mips/datapath/alu/hi_lo[44]_i_2_n_0
    SLICE_X28Y108        LUT6 (Prop_lut6_I2_O)        0.124    29.590 r  mips/datapath/alu/hi_lo[44]_i_1/O
                         net (fo=1, routed)           0.000    29.590    mips/datapath/alu/hi_lo[44]_i_1_n_0
    SLICE_X28Y108        FDRE                                         r  mips/datapath/alu/hi_lo_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.607    30.956    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X28Y108        FDRE                                         r  mips/datapath/alu/hi_lo_reg[44]/C
                         clock pessimism              0.320    31.277    
                         clock uncertainty           -0.092    31.185    
    SLICE_X28Y108        FDRE (Setup_fdre_C_D)        0.031    31.216    mips/datapath/alu/hi_lo_reg[44]
  -------------------------------------------------------------------
                         required time                         31.216    
                         arrival time                         -29.590    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        23.093ns  (logic 9.971ns (43.179%)  route 13.122ns (56.821%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT3=4 LUT5=6 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 30.955 - 25.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.807     6.389    mips/datapath/clk_pixel_BUFG
    SLICE_X6Y101         FDRE                                         r  mips/datapath/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     6.907 f  mips/datapath/pc_reg[5]/Q
                         net (fo=24, routed)          1.218     8.125    mips/datapath/regs/Q[5]
    SLICE_X4Y103         LUT5 (Prop_lut5_I1_O)        0.124     8.249 r  mips/datapath/regs/hi_lo_temp0_i_71/O
                         net (fo=4, routed)           0.494     8.743    mips/datapath/regs/hi_lo_temp0_i_71_n_0
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.867 r  mips/datapath/regs/hi_lo_temp0_i_48/O
                         net (fo=11, routed)          0.930     9.796    mips/datapath/instruction[0]
    SLICE_X8Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.920 r  mips/datapath/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.507    10.427    mips/datapath/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.124    10.551 f  mips/datapath/regs_reg_r1_0_31_0_5_i_29/O
                         net (fo=37, routed)          0.958    11.509    mips/datapath/regs/wr_enable
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.150    11.659 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          1.019    12.678    mips/datapath/regs/regs_reg_r1_0_31_0_5/ADDRC3
    SLICE_X8Y102         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.384    13.062 r  mips/datapath/regs/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1625, routed)        1.452    14.514    mips/datapath/regs/read_data_1[4]
    SLICE_X26Y102        LUT6 (Prop_lut6_I1_O)        0.331    14.845 f  mips/datapath/regs/hi_lo_temp0_i_62/O
                         net (fo=2, routed)           0.957    15.802    mips/datapath/regs/count_down_reg[4]_6
    SLICE_X24Y100        LUT3 (Prop_lut3_I2_O)        0.152    15.954 f  mips/datapath/regs/hi_lo_temp0_i_32/O
                         net (fo=4, routed)           1.021    16.975    mips/datapath/regs/count_down_reg[2]_2
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.326    17.301 r  mips/datapath/regs/hi_lo_temp0_i_4/O
                         net (fo=1, routed)           0.604    17.905    mips/datapath/alu/B[2]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.756 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.758    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    23.276 f  mips/datapath/alu/hi_lo_temp0__0/P[15]
                         net (fo=2, routed)           0.986    24.262    mips/datapath/alu/hi_lo_temp0__0_n_90
    SLICE_X12Y106        LUT5 (Prop_lut5_I1_O)        0.124    24.386 r  mips/datapath/alu/hi_lo[56]_i_43/O
                         net (fo=1, routed)           0.287    24.673    mips/datapath/alu/hi_lo[56]_i_43_n_0
    SLICE_X15Y106        LUT3 (Prop_lut3_I1_O)        0.124    24.797 r  mips/datapath/alu/hi_lo[56]_i_22/O
                         net (fo=1, routed)           0.000    24.797    mips/datapath/alu/hi_lo[56]_i_22_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.329 r  mips/datapath/alu/hi_lo_reg[56]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.329    mips/datapath/alu/hi_lo_reg[56]_i_12_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.663 r  mips/datapath/alu/hi_lo_reg[51]_i_9/O[1]
                         net (fo=4, routed)           0.995    26.658    mips/datapath/alu/hi_lo1[37]
    SLICE_X25Y107        LUT5 (Prop_lut5_I0_O)        0.329    26.987 f  mips/datapath/alu/hi_lo[56]_i_10/O
                         net (fo=4, routed)           0.811    27.797    mips/datapath/alu/hi_lo[56]_i_10_n_0
    SLICE_X27Y108        LUT5 (Prop_lut5_I0_O)        0.352    28.149 f  mips/datapath/alu/hi_lo[60]_i_10/O
                         net (fo=2, routed)           0.451    28.600    mips/datapath/alu/hi_lo[60]_i_10_n_0
    SLICE_X28Y108        LUT6 (Prop_lut6_I5_O)        0.326    28.926 r  mips/datapath/alu/hi_lo[60]_i_3/O
                         net (fo=1, routed)           0.431    29.357    mips/datapath/alu/hi_lo[60]_i_3_n_0
    SLICE_X29Y110        LUT6 (Prop_lut6_I3_O)        0.124    29.481 r  mips/datapath/alu/hi_lo[60]_i_1/O
                         net (fo=1, routed)           0.000    29.481    mips/datapath/alu/hi_lo[60]_i_1_n_0
    SLICE_X29Y110        FDRE                                         r  mips/datapath/alu/hi_lo_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.606    30.955    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X29Y110        FDRE                                         r  mips/datapath/alu/hi_lo_reg[60]/C
                         clock pessimism              0.320    31.276    
                         clock uncertainty           -0.092    31.184    
    SLICE_X29Y110        FDRE (Setup_fdre_C_D)        0.031    31.215    mips/datapath/alu/hi_lo_reg[60]
  -------------------------------------------------------------------
                         required time                         31.215    
                         arrival time                         -29.481    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 9.947ns (43.302%)  route 13.024ns (56.698%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=2 LUT3=4 LUT5=4 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 30.954 - 25.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.807     6.389    mips/datapath/clk_pixel_BUFG
    SLICE_X6Y101         FDRE                                         r  mips/datapath/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     6.907 f  mips/datapath/pc_reg[5]/Q
                         net (fo=24, routed)          1.218     8.125    mips/datapath/regs/Q[5]
    SLICE_X4Y103         LUT5 (Prop_lut5_I1_O)        0.124     8.249 r  mips/datapath/regs/hi_lo_temp0_i_71/O
                         net (fo=4, routed)           0.494     8.743    mips/datapath/regs/hi_lo_temp0_i_71_n_0
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.867 r  mips/datapath/regs/hi_lo_temp0_i_48/O
                         net (fo=11, routed)          0.930     9.796    mips/datapath/instruction[0]
    SLICE_X8Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.920 r  mips/datapath/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.507    10.427    mips/datapath/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.124    10.551 f  mips/datapath/regs_reg_r1_0_31_0_5_i_29/O
                         net (fo=37, routed)          0.958    11.509    mips/datapath/regs/wr_enable
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.150    11.659 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          1.019    12.678    mips/datapath/regs/regs_reg_r1_0_31_0_5/ADDRC3
    SLICE_X8Y102         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.384    13.062 r  mips/datapath/regs/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1625, routed)        1.452    14.514    mips/datapath/regs/read_data_1[4]
    SLICE_X26Y102        LUT6 (Prop_lut6_I1_O)        0.331    14.845 f  mips/datapath/regs/hi_lo_temp0_i_62/O
                         net (fo=2, routed)           0.957    15.802    mips/datapath/regs/count_down_reg[4]_6
    SLICE_X24Y100        LUT3 (Prop_lut3_I2_O)        0.152    15.954 f  mips/datapath/regs/hi_lo_temp0_i_32/O
                         net (fo=4, routed)           1.021    16.975    mips/datapath/regs/count_down_reg[2]_2
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.326    17.301 r  mips/datapath/regs/hi_lo_temp0_i_4/O
                         net (fo=1, routed)           0.604    17.905    mips/datapath/alu/B[2]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.756 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.758    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.276 r  mips/datapath/alu/hi_lo_temp0__0/P[0]
                         net (fo=1, routed)           0.840    24.116    mips/datapath/alu/hi_lo_temp0__0_n_105
    SLICE_X15Y102        LUT3 (Prop_lut3_I2_O)        0.124    24.240 r  mips/datapath/alu/hi_lo[52]_i_18/O
                         net (fo=1, routed)           0.000    24.240    mips/datapath/alu/hi_lo[52]_i_18_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.790 r  mips/datapath/alu/hi_lo_reg[52]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.790    mips/datapath/alu/hi_lo_reg[52]_i_11_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.904 r  mips/datapath/alu/hi_lo_reg[54]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.904    mips/datapath/alu/hi_lo_reg[54]_i_23_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.018 r  mips/datapath/alu/hi_lo_reg[56]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.018    mips/datapath/alu/hi_lo_reg[56]_i_14_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.132 r  mips/datapath/alu/hi_lo_reg[56]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.132    mips/datapath/alu/hi_lo_reg[56]_i_13_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.466 r  mips/datapath/alu/hi_lo_reg[56]_i_12/O[1]
                         net (fo=4, routed)           0.845    26.311    mips/datapath/alu/hi_lo1[33]
    SLICE_X18Y106        LUT6 (Prop_lut6_I1_O)        0.303    26.614 f  mips/datapath/alu/hi_lo[54]_i_9/O
                         net (fo=4, routed)           1.037    27.651    mips/datapath/alu/hi_lo[54]_i_9_n_0
    SLICE_X25Y108        LUT6 (Prop_lut6_I1_O)        0.124    27.775 f  mips/datapath/alu/hi_lo[58]_i_7/O
                         net (fo=2, routed)           0.699    28.474    mips/datapath/alu/hi_lo[58]_i_7_n_0
    SLICE_X29Y108        LUT5 (Prop_lut5_I1_O)        0.118    28.592 r  mips/datapath/alu/hi_lo[58]_i_2/O
                         net (fo=1, routed)           0.442    29.034    mips/datapath/alu/hi_lo[58]_i_2_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I0_O)        0.326    29.360 r  mips/datapath/alu/hi_lo[58]_i_1/O
                         net (fo=1, routed)           0.000    29.360    mips/datapath/alu/hi_lo[58]_i_1_n_0
    SLICE_X29Y111        FDRE                                         r  mips/datapath/alu/hi_lo_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.605    30.954    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X29Y111        FDRE                                         r  mips/datapath/alu/hi_lo_reg[58]/C
                         clock pessimism              0.320    31.275    
                         clock uncertainty           -0.092    31.183    
    SLICE_X29Y111        FDRE (Setup_fdre_C_D)        0.029    31.212    mips/datapath/alu/hi_lo_reg[58]
  -------------------------------------------------------------------
                         required time                         31.212    
                         arrival time                         -29.360    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        22.949ns  (logic 9.961ns (43.405%)  route 12.988ns (56.595%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=2 LUT3=4 LUT5=4 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 30.953 - 25.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.807     6.389    mips/datapath/clk_pixel_BUFG
    SLICE_X6Y101         FDRE                                         r  mips/datapath/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     6.907 f  mips/datapath/pc_reg[5]/Q
                         net (fo=24, routed)          1.218     8.125    mips/datapath/regs/Q[5]
    SLICE_X4Y103         LUT5 (Prop_lut5_I1_O)        0.124     8.249 r  mips/datapath/regs/hi_lo_temp0_i_71/O
                         net (fo=4, routed)           0.494     8.743    mips/datapath/regs/hi_lo_temp0_i_71_n_0
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.867 r  mips/datapath/regs/hi_lo_temp0_i_48/O
                         net (fo=11, routed)          0.930     9.796    mips/datapath/instruction[0]
    SLICE_X8Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.920 r  mips/datapath/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.507    10.427    mips/datapath/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.124    10.551 f  mips/datapath/regs_reg_r1_0_31_0_5_i_29/O
                         net (fo=37, routed)          0.958    11.509    mips/datapath/regs/wr_enable
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.150    11.659 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          1.019    12.678    mips/datapath/regs/regs_reg_r1_0_31_0_5/ADDRC3
    SLICE_X8Y102         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.384    13.062 r  mips/datapath/regs/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1625, routed)        1.452    14.514    mips/datapath/regs/read_data_1[4]
    SLICE_X26Y102        LUT6 (Prop_lut6_I1_O)        0.331    14.845 f  mips/datapath/regs/hi_lo_temp0_i_62/O
                         net (fo=2, routed)           0.957    15.802    mips/datapath/regs/count_down_reg[4]_6
    SLICE_X24Y100        LUT3 (Prop_lut3_I2_O)        0.152    15.954 f  mips/datapath/regs/hi_lo_temp0_i_32/O
                         net (fo=4, routed)           1.021    16.975    mips/datapath/regs/count_down_reg[2]_2
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.326    17.301 r  mips/datapath/regs/hi_lo_temp0_i_4/O
                         net (fo=1, routed)           0.604    17.905    mips/datapath/alu/B[2]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.756 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.758    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.276 r  mips/datapath/alu/hi_lo_temp0__0/P[0]
                         net (fo=1, routed)           0.840    24.116    mips/datapath/alu/hi_lo_temp0__0_n_105
    SLICE_X15Y102        LUT3 (Prop_lut3_I2_O)        0.124    24.240 r  mips/datapath/alu/hi_lo[52]_i_18/O
                         net (fo=1, routed)           0.000    24.240    mips/datapath/alu/hi_lo[52]_i_18_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.790 r  mips/datapath/alu/hi_lo_reg[52]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.790    mips/datapath/alu/hi_lo_reg[52]_i_11_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.904 r  mips/datapath/alu/hi_lo_reg[54]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.904    mips/datapath/alu/hi_lo_reg[54]_i_23_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.018 r  mips/datapath/alu/hi_lo_reg[56]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.018    mips/datapath/alu/hi_lo_reg[56]_i_14_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.132 r  mips/datapath/alu/hi_lo_reg[56]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.132    mips/datapath/alu/hi_lo_reg[56]_i_13_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.445 r  mips/datapath/alu/hi_lo_reg[56]_i_12/O[3]
                         net (fo=4, routed)           0.976    26.421    mips/datapath/alu/hi_lo1[35]
    SLICE_X20Y108        LUT6 (Prop_lut6_I5_O)        0.306    26.727 f  mips/datapath/alu/hi_lo[61]_i_29/O
                         net (fo=4, routed)           0.776    27.504    mips/datapath/alu/hi_lo[61]_i_29_n_0
    SLICE_X26Y109        LUT6 (Prop_lut6_I1_O)        0.124    27.628 f  mips/datapath/alu/hi_lo[57]_i_9/O
                         net (fo=2, routed)           0.801    28.429    mips/datapath/alu/hi_lo[57]_i_9_n_0
    SLICE_X31Y110        LUT5 (Prop_lut5_I1_O)        0.150    28.579 r  mips/datapath/alu/hi_lo[57]_i_4/O
                         net (fo=1, routed)           0.433    29.012    mips/datapath/alu/hi_lo[57]_i_4_n_0
    SLICE_X31Y110        LUT6 (Prop_lut6_I3_O)        0.326    29.338 r  mips/datapath/alu/hi_lo[57]_i_1/O
                         net (fo=1, routed)           0.000    29.338    mips/datapath/alu/hi_lo[57]_i_1_n_0
    SLICE_X31Y110        FDRE                                         r  mips/datapath/alu/hi_lo_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.604    30.953    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X31Y110        FDRE                                         r  mips/datapath/alu/hi_lo_reg[57]/C
                         clock pessimism              0.320    31.274    
                         clock uncertainty           -0.092    31.182    
    SLICE_X31Y110        FDRE (Setup_fdre_C_D)        0.031    31.213    mips/datapath/alu/hi_lo_reg[57]
  -------------------------------------------------------------------
                         required time                         31.213    
                         arrival time                         -29.338    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        22.925ns  (logic 9.228ns (40.253%)  route 13.697ns (59.747%))
  Logic Levels:           18  (CARRY4=1 DSP48E1=2 LUT3=4 LUT5=5 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 30.955 - 25.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.807     6.389    mips/datapath/clk_pixel_BUFG
    SLICE_X6Y101         FDRE                                         r  mips/datapath/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     6.907 f  mips/datapath/pc_reg[5]/Q
                         net (fo=24, routed)          1.218     8.125    mips/datapath/regs/Q[5]
    SLICE_X4Y103         LUT5 (Prop_lut5_I1_O)        0.124     8.249 r  mips/datapath/regs/hi_lo_temp0_i_71/O
                         net (fo=4, routed)           0.494     8.743    mips/datapath/regs/hi_lo_temp0_i_71_n_0
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.867 r  mips/datapath/regs/hi_lo_temp0_i_48/O
                         net (fo=11, routed)          0.930     9.796    mips/datapath/instruction[0]
    SLICE_X8Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.920 r  mips/datapath/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.507    10.427    mips/datapath/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.124    10.551 f  mips/datapath/regs_reg_r1_0_31_0_5_i_29/O
                         net (fo=37, routed)          0.958    11.509    mips/datapath/regs/wr_enable
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.150    11.659 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          1.019    12.678    mips/datapath/regs/regs_reg_r1_0_31_0_5/ADDRC3
    SLICE_X8Y102         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.384    13.062 r  mips/datapath/regs/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1625, routed)        1.452    14.514    mips/datapath/regs/read_data_1[4]
    SLICE_X26Y102        LUT6 (Prop_lut6_I1_O)        0.331    14.845 f  mips/datapath/regs/hi_lo_temp0_i_62/O
                         net (fo=2, routed)           0.957    15.802    mips/datapath/regs/count_down_reg[4]_6
    SLICE_X24Y100        LUT3 (Prop_lut3_I2_O)        0.152    15.954 f  mips/datapath/regs/hi_lo_temp0_i_32/O
                         net (fo=4, routed)           1.021    16.975    mips/datapath/regs/count_down_reg[2]_2
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.326    17.301 r  mips/datapath/regs/hi_lo_temp0_i_4/O
                         net (fo=1, routed)           0.604    17.905    mips/datapath/alu/B[2]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.756 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.758    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    23.276 f  mips/datapath/alu/hi_lo_temp0__0/P[20]
                         net (fo=1, routed)           1.167    24.443    mips/datapath/alu/hi_lo_temp0__0_n_85
    SLICE_X14Y104        LUT5 (Prop_lut5_I1_O)        0.124    24.567 r  mips/datapath/alu/hi_lo[37]_i_5/O
                         net (fo=2, routed)           0.447    25.014    mips/datapath/alu/hi_lo[37]_i_5_n_0
    SLICE_X15Y107        LUT3 (Prop_lut3_I1_O)        0.124    25.138 r  mips/datapath/alu/hi_lo[51]_i_26/O
                         net (fo=1, routed)           0.000    25.138    mips/datapath/alu/hi_lo[51]_i_26_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.718 r  mips/datapath/alu/hi_lo_reg[51]_i_9/O[2]
                         net (fo=6, routed)           1.032    26.750    mips/datapath/alu/hi_lo1[38]
    SLICE_X20Y107        LUT6 (Prop_lut6_I0_O)        0.302    27.052 f  mips/datapath/alu/hi_lo[51]_i_3/O
                         net (fo=4, routed)           0.566    27.617    mips/datapath/alu/hi_lo[51]_i_3_n_0
    SLICE_X27Y106        LUT6 (Prop_lut6_I1_O)        0.124    27.741 f  mips/datapath/alu/hi_lo[55]_i_4/O
                         net (fo=2, routed)           0.880    28.622    mips/datapath/alu/hi_lo[55]_i_4_n_0
    SLICE_X28Y110        LUT5 (Prop_lut5_I0_O)        0.124    28.746 r  mips/datapath/alu/hi_lo[39]_i_4/O
                         net (fo=1, routed)           0.444    29.190    mips/datapath/alu/hi_lo[39]_i_4_n_0
    SLICE_X28Y110        LUT6 (Prop_lut6_I3_O)        0.124    29.314 r  mips/datapath/alu/hi_lo[39]_i_1/O
                         net (fo=1, routed)           0.000    29.314    mips/datapath/alu/hi_lo[39]_i_1_n_0
    SLICE_X28Y110        FDRE                                         r  mips/datapath/alu/hi_lo_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.606    30.955    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X28Y110        FDRE                                         r  mips/datapath/alu/hi_lo_reg[39]/C
                         clock pessimism              0.320    31.276    
                         clock uncertainty           -0.092    31.184    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)        0.029    31.213    mips/datapath/alu/hi_lo_reg[39]
  -------------------------------------------------------------------
                         required time                         31.213    
                         arrival time                         -29.314    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        22.899ns  (logic 9.548ns (41.696%)  route 13.351ns (58.304%))
  Logic Levels:           19  (CARRY4=1 DSP48E1=2 LUT3=4 LUT4=1 LUT5=4 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 30.953 - 25.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.807     6.389    mips/datapath/clk_pixel_BUFG
    SLICE_X6Y101         FDRE                                         r  mips/datapath/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     6.907 f  mips/datapath/pc_reg[5]/Q
                         net (fo=24, routed)          1.218     8.125    mips/datapath/regs/Q[5]
    SLICE_X4Y103         LUT5 (Prop_lut5_I1_O)        0.124     8.249 r  mips/datapath/regs/hi_lo_temp0_i_71/O
                         net (fo=4, routed)           0.494     8.743    mips/datapath/regs/hi_lo_temp0_i_71_n_0
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.867 r  mips/datapath/regs/hi_lo_temp0_i_48/O
                         net (fo=11, routed)          0.930     9.796    mips/datapath/instruction[0]
    SLICE_X8Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.920 r  mips/datapath/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.507    10.427    mips/datapath/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.124    10.551 f  mips/datapath/regs_reg_r1_0_31_0_5_i_29/O
                         net (fo=37, routed)          0.958    11.509    mips/datapath/regs/wr_enable
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.150    11.659 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          1.019    12.678    mips/datapath/regs/regs_reg_r1_0_31_0_5/ADDRC3
    SLICE_X8Y102         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.384    13.062 r  mips/datapath/regs/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1625, routed)        1.452    14.514    mips/datapath/regs/read_data_1[4]
    SLICE_X26Y102        LUT6 (Prop_lut6_I1_O)        0.331    14.845 f  mips/datapath/regs/hi_lo_temp0_i_62/O
                         net (fo=2, routed)           0.957    15.802    mips/datapath/regs/count_down_reg[4]_6
    SLICE_X24Y100        LUT3 (Prop_lut3_I2_O)        0.152    15.954 f  mips/datapath/regs/hi_lo_temp0_i_32/O
                         net (fo=4, routed)           1.021    16.975    mips/datapath/regs/count_down_reg[2]_2
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.326    17.301 r  mips/datapath/regs/hi_lo_temp0_i_4/O
                         net (fo=1, routed)           0.604    17.905    mips/datapath/alu/B[2]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.756 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.758    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    23.276 f  mips/datapath/alu/hi_lo_temp0__0/P[20]
                         net (fo=1, routed)           1.167    24.443    mips/datapath/alu/hi_lo_temp0__0_n_85
    SLICE_X14Y104        LUT5 (Prop_lut5_I1_O)        0.124    24.567 r  mips/datapath/alu/hi_lo[37]_i_5/O
                         net (fo=2, routed)           0.447    25.014    mips/datapath/alu/hi_lo[37]_i_5_n_0
    SLICE_X15Y107        LUT3 (Prop_lut3_I1_O)        0.124    25.138 r  mips/datapath/alu/hi_lo[51]_i_26/O
                         net (fo=1, routed)           0.000    25.138    mips/datapath/alu/hi_lo[51]_i_26_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.718 r  mips/datapath/alu/hi_lo_reg[51]_i_9/O[2]
                         net (fo=6, routed)           1.032    26.750    mips/datapath/alu/hi_lo1[38]
    SLICE_X20Y107        LUT6 (Prop_lut6_I0_O)        0.302    27.052 f  mips/datapath/alu/hi_lo[51]_i_3/O
                         net (fo=4, routed)           0.572    27.623    mips/datapath/alu/hi_lo[51]_i_3_n_0
    SLICE_X25Y106        LUT4 (Prop_lut4_I0_O)        0.118    27.741 f  mips/datapath/alu/hi_lo[47]_i_7/O
                         net (fo=2, routed)           0.532    28.273    mips/datapath/alu/hi_lo[47]_i_7_n_0
    SLICE_X26Y113        LUT6 (Prop_lut6_I0_O)        0.326    28.599 r  mips/datapath/alu/hi_lo[63]_i_4/O
                         net (fo=1, routed)           0.280    28.878    mips/datapath/alu/hi_lo[63]_i_4_n_0
    SLICE_X26Y113        LUT6 (Prop_lut6_I1_O)        0.124    29.002 r  mips/datapath/alu/hi_lo[63]_i_2/O
                         net (fo=1, routed)           0.162    29.164    mips/datapath/alu/hi_lo[63]_i_2_n_0
    SLICE_X26Y113        LUT6 (Prop_lut6_I0_O)        0.124    29.288 r  mips/datapath/alu/hi_lo[63]_i_1/O
                         net (fo=1, routed)           0.000    29.288    mips/datapath/alu/hi_lo[63]_i_1_n_0
    SLICE_X26Y113        FDRE                                         r  mips/datapath/alu/hi_lo_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.604    30.953    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X26Y113        FDRE                                         r  mips/datapath/alu/hi_lo_reg[63]/C
                         clock pessimism              0.320    31.274    
                         clock uncertainty           -0.092    31.182    
    SLICE_X26Y113        FDRE (Setup_fdre_C_D)        0.029    31.211    mips/datapath/alu/hi_lo_reg[63]
  -------------------------------------------------------------------
                         required time                         31.211    
                         arrival time                         -29.288    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        22.892ns  (logic 9.751ns (42.596%)  route 13.141ns (57.404%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=2 LUT3=4 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 30.954 - 25.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.807     6.389    mips/datapath/clk_pixel_BUFG
    SLICE_X6Y101         FDRE                                         r  mips/datapath/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     6.907 f  mips/datapath/pc_reg[5]/Q
                         net (fo=24, routed)          1.218     8.125    mips/datapath/regs/Q[5]
    SLICE_X4Y103         LUT5 (Prop_lut5_I1_O)        0.124     8.249 r  mips/datapath/regs/hi_lo_temp0_i_71/O
                         net (fo=4, routed)           0.494     8.743    mips/datapath/regs/hi_lo_temp0_i_71_n_0
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.867 r  mips/datapath/regs/hi_lo_temp0_i_48/O
                         net (fo=11, routed)          0.930     9.796    mips/datapath/instruction[0]
    SLICE_X8Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.920 r  mips/datapath/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.507    10.427    mips/datapath/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.124    10.551 f  mips/datapath/regs_reg_r1_0_31_0_5_i_29/O
                         net (fo=37, routed)          0.958    11.509    mips/datapath/regs/wr_enable
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.150    11.659 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          1.019    12.678    mips/datapath/regs/regs_reg_r1_0_31_0_5/ADDRC3
    SLICE_X8Y102         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.384    13.062 r  mips/datapath/regs/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1625, routed)        1.452    14.514    mips/datapath/regs/read_data_1[4]
    SLICE_X26Y102        LUT6 (Prop_lut6_I1_O)        0.331    14.845 f  mips/datapath/regs/hi_lo_temp0_i_62/O
                         net (fo=2, routed)           0.957    15.802    mips/datapath/regs/count_down_reg[4]_6
    SLICE_X24Y100        LUT3 (Prop_lut3_I2_O)        0.152    15.954 f  mips/datapath/regs/hi_lo_temp0_i_32/O
                         net (fo=4, routed)           1.021    16.975    mips/datapath/regs/count_down_reg[2]_2
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.326    17.301 r  mips/datapath/regs/hi_lo_temp0_i_4/O
                         net (fo=1, routed)           0.604    17.905    mips/datapath/alu/B[2]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.756 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.758    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.276 r  mips/datapath/alu/hi_lo_temp0__0/P[0]
                         net (fo=1, routed)           0.840    24.116    mips/datapath/alu/hi_lo_temp0__0_n_105
    SLICE_X15Y102        LUT3 (Prop_lut3_I2_O)        0.124    24.240 r  mips/datapath/alu/hi_lo[52]_i_18/O
                         net (fo=1, routed)           0.000    24.240    mips/datapath/alu/hi_lo[52]_i_18_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.790 r  mips/datapath/alu/hi_lo_reg[52]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.790    mips/datapath/alu/hi_lo_reg[52]_i_11_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.904 r  mips/datapath/alu/hi_lo_reg[54]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.904    mips/datapath/alu/hi_lo_reg[54]_i_23_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.018 r  mips/datapath/alu/hi_lo_reg[56]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.018    mips/datapath/alu/hi_lo_reg[56]_i_14_n_0
    SLICE_X15Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.132 r  mips/datapath/alu/hi_lo_reg[56]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.132    mips/datapath/alu/hi_lo_reg[56]_i_13_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.466 r  mips/datapath/alu/hi_lo_reg[56]_i_12/O[1]
                         net (fo=4, routed)           0.845    26.311    mips/datapath/alu/hi_lo1[33]
    SLICE_X18Y106        LUT6 (Prop_lut6_I1_O)        0.303    26.614 f  mips/datapath/alu/hi_lo[54]_i_9/O
                         net (fo=4, routed)           0.994    27.608    mips/datapath/alu/hi_lo[54]_i_9_n_0
    SLICE_X27Y108        LUT6 (Prop_lut6_I3_O)        0.124    27.732 f  mips/datapath/alu/hi_lo[62]_i_6/O
                         net (fo=2, routed)           0.867    28.600    mips/datapath/alu/hi_lo[62]_i_6_n_0
    SLICE_X27Y112        LUT6 (Prop_lut6_I3_O)        0.124    28.724 r  mips/datapath/alu/hi_lo[62]_i_2/O
                         net (fo=1, routed)           0.433    29.156    mips/datapath/alu/hi_lo[62]_i_2_n_0
    SLICE_X27Y112        LUT6 (Prop_lut6_I0_O)        0.124    29.280 r  mips/datapath/alu/hi_lo[62]_i_1/O
                         net (fo=1, routed)           0.000    29.280    mips/datapath/alu/hi_lo[62]_i_1_n_0
    SLICE_X27Y112        FDRE                                         r  mips/datapath/alu/hi_lo_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.605    30.954    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X27Y112        FDRE                                         r  mips/datapath/alu/hi_lo_reg[62]/C
                         clock pessimism              0.320    31.275    
                         clock uncertainty           -0.092    31.183    
    SLICE_X27Y112        FDRE (Setup_fdre_C_D)        0.029    31.212    mips/datapath/alu/hi_lo_reg[62]
  -------------------------------------------------------------------
                         required time                         31.212    
                         arrival time                         -29.280    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        22.831ns  (logic 9.424ns (41.278%)  route 13.407ns (58.722%))
  Logic Levels:           18  (CARRY4=1 DSP48E1=2 LUT3=4 LUT5=6 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 30.955 - 25.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.807     6.389    mips/datapath/clk_pixel_BUFG
    SLICE_X6Y101         FDRE                                         r  mips/datapath/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     6.907 f  mips/datapath/pc_reg[5]/Q
                         net (fo=24, routed)          1.218     8.125    mips/datapath/regs/Q[5]
    SLICE_X4Y103         LUT5 (Prop_lut5_I1_O)        0.124     8.249 r  mips/datapath/regs/hi_lo_temp0_i_71/O
                         net (fo=4, routed)           0.494     8.743    mips/datapath/regs/hi_lo_temp0_i_71_n_0
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.867 r  mips/datapath/regs/hi_lo_temp0_i_48/O
                         net (fo=11, routed)          0.930     9.796    mips/datapath/instruction[0]
    SLICE_X8Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.920 r  mips/datapath/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.507    10.427    mips/datapath/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.124    10.551 f  mips/datapath/regs_reg_r1_0_31_0_5_i_29/O
                         net (fo=37, routed)          0.958    11.509    mips/datapath/regs/wr_enable
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.150    11.659 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          1.019    12.678    mips/datapath/regs/regs_reg_r1_0_31_0_5/ADDRC3
    SLICE_X8Y102         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.384    13.062 r  mips/datapath/regs/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1625, routed)        1.452    14.514    mips/datapath/regs/read_data_1[4]
    SLICE_X26Y102        LUT6 (Prop_lut6_I1_O)        0.331    14.845 f  mips/datapath/regs/hi_lo_temp0_i_62/O
                         net (fo=2, routed)           0.957    15.802    mips/datapath/regs/count_down_reg[4]_6
    SLICE_X24Y100        LUT3 (Prop_lut3_I2_O)        0.152    15.954 f  mips/datapath/regs/hi_lo_temp0_i_32/O
                         net (fo=4, routed)           1.021    16.975    mips/datapath/regs/count_down_reg[2]_2
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.326    17.301 r  mips/datapath/regs/hi_lo_temp0_i_4/O
                         net (fo=1, routed)           0.604    17.905    mips/datapath/alu/B[2]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.756 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.758    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    23.276 f  mips/datapath/alu/hi_lo_temp0__0/P[20]
                         net (fo=1, routed)           1.167    24.443    mips/datapath/alu/hi_lo_temp0__0_n_85
    SLICE_X14Y104        LUT5 (Prop_lut5_I1_O)        0.124    24.567 r  mips/datapath/alu/hi_lo[37]_i_5/O
                         net (fo=2, routed)           0.447    25.014    mips/datapath/alu/hi_lo[37]_i_5_n_0
    SLICE_X15Y107        LUT3 (Prop_lut3_I1_O)        0.124    25.138 r  mips/datapath/alu/hi_lo[51]_i_26/O
                         net (fo=1, routed)           0.000    25.138    mips/datapath/alu/hi_lo[51]_i_26_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.718 r  mips/datapath/alu/hi_lo_reg[51]_i_9/O[2]
                         net (fo=6, routed)           1.032    26.750    mips/datapath/alu/hi_lo1[38]
    SLICE_X20Y107        LUT6 (Prop_lut6_I0_O)        0.302    27.052 f  mips/datapath/alu/hi_lo[51]_i_3/O
                         net (fo=4, routed)           0.572    27.623    mips/datapath/alu/hi_lo[51]_i_3_n_0
    SLICE_X25Y106        LUT5 (Prop_lut5_I4_O)        0.124    27.747 f  mips/datapath/alu/hi_lo[43]_i_4/O
                         net (fo=2, routed)           0.433    28.181    mips/datapath/alu/hi_lo[43]_i_4_n_0
    SLICE_X26Y105        LUT5 (Prop_lut5_I1_O)        0.118    28.299 r  mips/datapath/alu/hi_lo[59]_i_2/O
                         net (fo=1, routed)           0.595    28.893    mips/datapath/alu/hi_lo[59]_i_2_n_0
    SLICE_X26Y111        LUT6 (Prop_lut6_I0_O)        0.326    29.219 r  mips/datapath/alu/hi_lo[59]_i_1/O
                         net (fo=1, routed)           0.000    29.219    mips/datapath/alu/hi_lo[59]_i_1_n_0
    SLICE_X26Y111        FDRE                                         r  mips/datapath/alu/hi_lo_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.606    30.955    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X26Y111        FDRE                                         r  mips/datapath/alu/hi_lo_reg[59]/C
                         clock pessimism              0.320    31.276    
                         clock uncertainty           -0.092    31.184    
    SLICE_X26Y111        FDRE (Setup_fdre_C_D)        0.029    31.213    mips/datapath/alu/hi_lo_reg[59]
  -------------------------------------------------------------------
                         required time                         31.213    
                         arrival time                         -29.219    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        22.766ns  (logic 9.424ns (41.395%)  route 13.342ns (58.605%))
  Logic Levels:           18  (CARRY4=1 DSP48E1=2 LUT3=4 LUT4=1 LUT5=5 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 30.957 - 25.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.807     6.389    mips/datapath/clk_pixel_BUFG
    SLICE_X6Y101         FDRE                                         r  mips/datapath/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     6.907 f  mips/datapath/pc_reg[5]/Q
                         net (fo=24, routed)          1.218     8.125    mips/datapath/regs/Q[5]
    SLICE_X4Y103         LUT5 (Prop_lut5_I1_O)        0.124     8.249 r  mips/datapath/regs/hi_lo_temp0_i_71/O
                         net (fo=4, routed)           0.494     8.743    mips/datapath/regs/hi_lo_temp0_i_71_n_0
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.867 r  mips/datapath/regs/hi_lo_temp0_i_48/O
                         net (fo=11, routed)          0.930     9.796    mips/datapath/instruction[0]
    SLICE_X8Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.920 r  mips/datapath/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.507    10.427    mips/datapath/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.124    10.551 f  mips/datapath/regs_reg_r1_0_31_0_5_i_29/O
                         net (fo=37, routed)          0.958    11.509    mips/datapath/regs/wr_enable
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.150    11.659 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          1.019    12.678    mips/datapath/regs/regs_reg_r1_0_31_0_5/ADDRC3
    SLICE_X8Y102         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.384    13.062 r  mips/datapath/regs/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1625, routed)        1.452    14.514    mips/datapath/regs/read_data_1[4]
    SLICE_X26Y102        LUT6 (Prop_lut6_I1_O)        0.331    14.845 f  mips/datapath/regs/hi_lo_temp0_i_62/O
                         net (fo=2, routed)           0.957    15.802    mips/datapath/regs/count_down_reg[4]_6
    SLICE_X24Y100        LUT3 (Prop_lut3_I2_O)        0.152    15.954 f  mips/datapath/regs/hi_lo_temp0_i_32/O
                         net (fo=4, routed)           1.021    16.975    mips/datapath/regs/count_down_reg[2]_2
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.326    17.301 r  mips/datapath/regs/hi_lo_temp0_i_4/O
                         net (fo=1, routed)           0.604    17.905    mips/datapath/alu/B[2]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.756 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.758    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    23.276 f  mips/datapath/alu/hi_lo_temp0__0/P[20]
                         net (fo=1, routed)           1.167    24.443    mips/datapath/alu/hi_lo_temp0__0_n_85
    SLICE_X14Y104        LUT5 (Prop_lut5_I1_O)        0.124    24.567 r  mips/datapath/alu/hi_lo[37]_i_5/O
                         net (fo=2, routed)           0.447    25.014    mips/datapath/alu/hi_lo[37]_i_5_n_0
    SLICE_X15Y107        LUT3 (Prop_lut3_I1_O)        0.124    25.138 r  mips/datapath/alu/hi_lo[51]_i_26/O
                         net (fo=1, routed)           0.000    25.138    mips/datapath/alu/hi_lo[51]_i_26_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.718 r  mips/datapath/alu/hi_lo_reg[51]_i_9/O[2]
                         net (fo=6, routed)           1.032    26.750    mips/datapath/alu/hi_lo1[38]
    SLICE_X20Y107        LUT6 (Prop_lut6_I0_O)        0.302    27.052 f  mips/datapath/alu/hi_lo[51]_i_3/O
                         net (fo=4, routed)           0.572    27.623    mips/datapath/alu/hi_lo[51]_i_3_n_0
    SLICE_X25Y106        LUT4 (Prop_lut4_I0_O)        0.118    27.741 f  mips/datapath/alu/hi_lo[47]_i_7/O
                         net (fo=2, routed)           0.474    28.215    mips/datapath/alu/hi_lo[47]_i_7_n_0
    SLICE_X26Y108        LUT5 (Prop_lut5_I4_O)        0.326    28.541 r  mips/datapath/alu/hi_lo[47]_i_3/O
                         net (fo=1, routed)           0.490    29.031    mips/datapath/alu/hi_lo[47]_i_3_n_0
    SLICE_X26Y108        LUT6 (Prop_lut6_I2_O)        0.124    29.155 r  mips/datapath/alu/hi_lo[47]_i_1/O
                         net (fo=1, routed)           0.000    29.155    mips/datapath/alu/hi_lo[47]_i_1_n_0
    SLICE_X26Y108        FDRE                                         r  mips/datapath/alu/hi_lo_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.608    30.957    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X26Y108        FDRE                                         r  mips/datapath/alu/hi_lo_reg[47]/C
                         clock pessimism              0.320    31.278    
                         clock uncertainty           -0.092    31.186    
    SLICE_X26Y108        FDRE (Setup_fdre_C_D)        0.031    31.217    mips/datapath/alu/hi_lo_reg[47]
  -------------------------------------------------------------------
                         required time                         31.217    
                         arrival time                         -29.155    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 mips/datapath/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel rise@25.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        22.735ns  (logic 9.533ns (41.930%)  route 13.202ns (58.070%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT3=4 LUT5=5 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns = ( 30.956 - 25.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.485    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.807     6.389    mips/datapath/clk_pixel_BUFG
    SLICE_X6Y101         FDRE                                         r  mips/datapath/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     6.907 f  mips/datapath/pc_reg[5]/Q
                         net (fo=24, routed)          1.218     8.125    mips/datapath/regs/Q[5]
    SLICE_X4Y103         LUT5 (Prop_lut5_I1_O)        0.124     8.249 r  mips/datapath/regs/hi_lo_temp0_i_71/O
                         net (fo=4, routed)           0.494     8.743    mips/datapath/regs/hi_lo_temp0_i_71_n_0
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.867 r  mips/datapath/regs/hi_lo_temp0_i_48/O
                         net (fo=11, routed)          0.930     9.796    mips/datapath/instruction[0]
    SLICE_X8Y100         LUT5 (Prop_lut5_I2_O)        0.124     9.920 r  mips/datapath/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.507    10.427    mips/datapath/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.124    10.551 f  mips/datapath/regs_reg_r1_0_31_0_5_i_29/O
                         net (fo=37, routed)          0.958    11.509    mips/datapath/regs/wr_enable
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.150    11.659 r  mips/datapath/regs/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          1.019    12.678    mips/datapath/regs/regs_reg_r1_0_31_0_5/ADDRC3
    SLICE_X8Y102         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.384    13.062 r  mips/datapath/regs/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1625, routed)        1.452    14.514    mips/datapath/regs/read_data_1[4]
    SLICE_X26Y102        LUT6 (Prop_lut6_I1_O)        0.331    14.845 f  mips/datapath/regs/hi_lo_temp0_i_62/O
                         net (fo=2, routed)           0.957    15.802    mips/datapath/regs/count_down_reg[4]_6
    SLICE_X24Y100        LUT3 (Prop_lut3_I2_O)        0.152    15.954 f  mips/datapath/regs/hi_lo_temp0_i_32/O
                         net (fo=4, routed)           1.021    16.975    mips/datapath/regs/count_down_reg[2]_2
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.326    17.301 r  mips/datapath/regs/hi_lo_temp0_i_4/O
                         net (fo=1, routed)           0.604    17.905    mips/datapath/alu/B[2]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.756 r  mips/datapath/alu/hi_lo_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.758    mips/datapath/alu/hi_lo_temp0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.276 r  mips/datapath/alu/hi_lo_temp0__0/P[0]
                         net (fo=1, routed)           0.840    24.116    mips/datapath/alu/hi_lo_temp0__0_n_105
    SLICE_X15Y102        LUT3 (Prop_lut3_I2_O)        0.124    24.240 r  mips/datapath/alu/hi_lo[52]_i_18/O
                         net (fo=1, routed)           0.000    24.240    mips/datapath/alu/hi_lo[52]_i_18_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.790 r  mips/datapath/alu/hi_lo_reg[52]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.790    mips/datapath/alu/hi_lo_reg[52]_i_11_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.124 r  mips/datapath/alu/hi_lo_reg[54]_i_23/O[1]
                         net (fo=4, routed)           0.859    25.983    mips/datapath/alu/hi_lo1[21]
    SLICE_X27Y103        LUT6 (Prop_lut6_I1_O)        0.303    26.286 f  mips/datapath/alu/hi_lo[62]_i_10/O
                         net (fo=4, routed)           0.627    26.913    mips/datapath/alu/hi_lo[62]_i_10_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I0_O)        0.124    27.037 f  mips/datapath/alu/hi_lo[54]_i_13/O
                         net (fo=3, routed)           0.587    27.624    mips/datapath/alu/hi_lo[54]_i_13_n_0
    SLICE_X29Y107        LUT5 (Prop_lut5_I1_O)        0.124    27.748 r  mips/datapath/alu/hi_lo[38]_i_6/O
                         net (fo=1, routed)           0.635    28.383    mips/datapath/alu/hi_lo[38]_i_6_n_0
    SLICE_X28Y107        LUT5 (Prop_lut5_I0_O)        0.124    28.507 r  mips/datapath/alu/hi_lo[38]_i_2/O
                         net (fo=1, routed)           0.493    29.000    mips/datapath/alu/hi_lo[38]_i_2_n_0
    SLICE_X28Y107        LUT6 (Prop_lut6_I0_O)        0.124    29.124 r  mips/datapath/alu/hi_lo[38]_i_1/O
                         net (fo=1, routed)           0.000    29.124    mips/datapath/alu/hi_lo[38]_i_1_n_0
    SLICE_X28Y107        FDRE                                         r  mips/datapath/alu/hi_lo_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.599    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.682 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    29.258    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.349 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        1.607    30.956    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X28Y107        FDRE                                         r  mips/datapath/alu/hi_lo_reg[38]/C
                         clock pessimism              0.320    31.277    
                         clock uncertainty           -0.092    31.185    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)        0.029    31.214    mips/datapath/alu/hi_lo_reg[38]
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                         -29.124    
  -------------------------------------------------------------------
                         slack                                  2.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 encode_G/channel/acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_G/channel/tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.427%)  route 0.077ns (37.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.591     1.864    encode_G/channel/clk_pixel_BUFG
    SLICE_X0Y54          FDRE                                         r  encode_G/channel/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.128     1.992 r  encode_G/channel/acc_reg[4]/Q
                         net (fo=7, routed)           0.077     2.070    encode_G/channel/acc_reg[4]
    SLICE_X1Y54          FDSE                                         r  encode_G/channel/tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.861     2.415    encode_G/channel/clk_pixel_BUFG
    SLICE_X1Y54          FDSE                                         r  encode_G/channel/tmds_reg[2]/C
                         clock pessimism             -0.537     1.877    
    SLICE_X1Y54          FDSE (Hold_fdse_C_D)         0.013     1.890    encode_G/channel/tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_R/channel/tmds_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.431%)  route 0.388ns (67.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.598     1.871    clk_pixel_BUFG
    SLICE_X3Y47          FDRE                                         r  red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     2.012 f  red_reg[0]/Q
                         net (fo=16, routed)          0.388     2.400    encode_R/channel/red[0]
    SLICE_X0Y52          LUT1 (Prop_lut1_I0_O)        0.045     2.445 r  encode_R/channel/tmds[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.445    encode_R/channel/tmds[8]_i_1__0_n_0
    SLICE_X0Y52          FDSE                                         r  encode_R/channel/tmds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.863     2.416    encode_R/channel/clk_pixel_BUFG
    SLICE_X0Y52          FDSE                                         r  encode_R/channel/tmds_reg[8]/C
                         clock pessimism             -0.280     2.136    
    SLICE_X0Y52          FDSE (Hold_fdse_C_D)         0.091     2.227    encode_R/channel/tmds_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_R/channel/tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.185ns (31.117%)  route 0.410ns (68.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.598     1.871    clk_pixel_BUFG
    SLICE_X3Y47          FDRE                                         r  red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     2.012 r  red_reg[0]/Q
                         net (fo=16, routed)          0.410     2.422    encode_R/channel/red[0]
    SLICE_X3Y52          LUT3 (Prop_lut3_I1_O)        0.044     2.466 r  encode_R/channel/tmds[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.466    encode_R/channel/tmds[9]_i_1__0_n_0
    SLICE_X3Y52          FDRE                                         r  encode_R/channel/tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.863     2.416    encode_R/channel/clk_pixel_BUFG
    SLICE_X3Y52          FDRE                                         r  encode_R/channel/tmds_reg[9]/C
                         clock pessimism             -0.280     2.136    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.107     2.243    encode_R/channel/tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 encode_R/channel/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_R/channel/acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.184ns (51.617%)  route 0.172ns (48.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.592     1.865    encode_R/channel/clk_pixel_BUFG
    SLICE_X3Y51          FDRE                                         r  encode_R/channel/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     2.006 f  encode_R/channel/acc_reg[1]/Q
                         net (fo=4, routed)           0.172     2.179    encode_R/channel/acc_reg[1]
    SLICE_X3Y51          LUT5 (Prop_lut5_I2_O)        0.043     2.222 r  encode_R/channel/acc[4]_i_2/O
                         net (fo=1, routed)           0.000     2.222    encode_R/channel/p_0_in__0[4]
    SLICE_X3Y51          FDRE                                         r  encode_R/channel/acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.863     2.416    encode_R/channel/clk_pixel_BUFG
    SLICE_X3Y51          FDRE                                         r  encode_R/channel/acc_reg[4]/C
                         clock pessimism             -0.550     1.865    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.107     1.972    encode_R/channel/acc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.331%)  route 0.115ns (33.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.592     1.865    clk_pixel_BUFG
    SLICE_X3Y50          FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.993 r  CounterX_reg[4]/Q
                         net (fo=30, routed)          0.115     2.109    CounterX[4]
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.099     2.208 r  CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     2.208    CounterX[5]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.863     2.416    clk_pixel_BUFG
    SLICE_X3Y50          FDRE                                         r  CounterX_reg[5]/C
                         clock pessimism             -0.550     1.865    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.092     1.957    CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mips/datapath/alu/hi_lo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.639     1.913    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X33Y110        FDRE                                         r  mips/datapath/alu/hi_lo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.141     2.054 r  mips/datapath/alu/hi_lo_reg[1]/Q
                         net (fo=6, routed)           0.168     2.222    mips/datapath/alu/hi_lo_reg[1]_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.045     2.267 r  mips/datapath/alu/hi_lo[1]_i_1/O
                         net (fo=1, routed)           0.000     2.267    mips/datapath/alu/hi_lo[1]_i_1_n_0
    SLICE_X33Y110        FDRE                                         r  mips/datapath/alu/hi_lo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.912     2.465    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X33Y110        FDRE                                         r  mips/datapath/alu/hi_lo_reg[1]/C
                         clock pessimism             -0.553     1.913    
    SLICE_X33Y110        FDRE (Hold_fdre_C_D)         0.091     2.004    mips/datapath/alu/hi_lo_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mips/datapath/alu/hi_lo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mips/datapath/alu/hi_lo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.639     1.913    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X34Y107        FDRE                                         r  mips/datapath/alu/hi_lo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.164     2.077 r  mips/datapath/alu/hi_lo_reg[2]/Q
                         net (fo=6, routed)           0.175     2.252    mips/datapath/alu/hi_lo_reg_n_0_[2]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.045     2.297 r  mips/datapath/alu/hi_lo[2]_i_1/O
                         net (fo=1, routed)           0.000     2.297    mips/datapath/alu/hi_lo[2]_i_1_n_0
    SLICE_X34Y107        FDRE                                         r  mips/datapath/alu/hi_lo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.913     2.466    mips/datapath/alu/clk_pixel_BUFG
    SLICE_X34Y107        FDRE                                         r  mips/datapath/alu/hi_lo_reg[2]/C
                         clock pessimism             -0.554     1.913    
    SLICE_X34Y107        FDRE (Hold_fdre_C_D)         0.120     2.033    mips/datapath/alu/hi_lo_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.141%)  route 0.171ns (47.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.569     1.842    clk_pixel_BUFG
    SLICE_X9Y47          FDRE                                         r  CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  CounterY_reg[8]/Q
                         net (fo=24, routed)          0.171     2.154    CounterY[8]
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.045     2.199 r  CounterY[10]_i_2/O
                         net (fo=1, routed)           0.000     2.199    CounterY[10]_i_2_n_0
    SLICE_X9Y47          FDRE                                         r  CounterY_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.839     2.392    clk_pixel_BUFG
    SLICE_X9Y47          FDRE                                         r  CounterY_reg[10]/C
                         clock pessimism             -0.550     1.842    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.092     1.934    CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.949%)  route 0.172ns (48.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.569     1.842    clk_pixel_BUFG
    SLICE_X9Y47          FDRE                                         r  CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  CounterY_reg[9]/Q
                         net (fo=23, routed)          0.172     2.155    CounterY[9]
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.045     2.200 r  CounterY[9]_i_1/O
                         net (fo=1, routed)           0.000     2.200    CounterY[9]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.839     2.392    clk_pixel_BUFG
    SLICE_X9Y47          FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism             -0.550     1.842    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.092     1.934    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 encode_R/channel/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            encode_R/channel/acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel rise@0.000ns - clk_pixel rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.248    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.592     1.865    encode_R/channel/clk_pixel_BUFG
    SLICE_X3Y51          FDRE                                         r  encode_R/channel/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  encode_R/channel/acc_reg[1]/Q
                         net (fo=4, routed)           0.172     2.179    encode_R/channel/acc_reg[1]
    SLICE_X3Y51          LUT5 (Prop_lut5_I3_O)        0.045     2.224 r  encode_R/channel/acc[3]_i_1/O
                         net (fo=1, routed)           0.000     2.224    encode_R/channel/p_0_in__0[3]
    SLICE_X3Y51          FDRE                                         r  encode_R/channel/acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.524    clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clk_pixel_BUFG_inst/O
                         net (fo=1530, routed)        0.863     2.416    encode_R/channel/clk_pixel_BUFG
    SLICE_X3Y51          FDRE                                         r  encode_R/channel/acc_reg[3]/C
                         clock pessimism             -0.550     1.865    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.092     1.957    encode_R/channel/acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  clk_pixel_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y76    ser_blue/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y75    ser_blue/OSERDESE2_inst2/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y78    ser_clock/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y77    ser_clock/OSERDESE2_inst2/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y54    ser_green/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y53    ser_green/OSERDESE2_inst2/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y52    ser_red/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y51    ser_red/OSERDESE2_inst2/CLKDIV
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X12Y44    getPix/str_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X12Y44    getPix/str_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X10Y47    getPix/str_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X12Y44    getPix/str_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         12.500      11.250     SLICE_X12Y44    getPix/str_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_x5
  To Clock:  clk_pixel_x5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_x5
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  clk_pixel_x5_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y76    ser_blue/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y75    ser_blue/OSERDESE2_inst2/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y78    ser_clock/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y77    ser_clock/OSERDESE2_inst2/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y54    ser_green/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y53    ser_green/OSERDESE2_inst2/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y52    ser_red/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y51    ser_red/OSERDESE2_inst2/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_feedback
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clk_feedback'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_feedback fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.742    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.830 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.844    clk_feedback
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clk_feedback'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_feedback rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.752    clk_feedback
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pixel_x5
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ser_clock/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.365ns  (logic 2.364ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.650     6.232    ser_clock/clk_pixel_x5
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.704 r  ser_clock/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.705    tmds_clock_output
    E15                  OBUFDS (Prop_obufds_I_OB)    1.892     8.596 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.596    TMDSn_clock
    E16                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_clock/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.364ns  (logic 2.363ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.650     6.232    ser_clock/clk_pixel_x5
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.704 r  ser_clock/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.705    tmds_clock_output
    E15                  OBUFDS (Prop_obufds_I_O)     1.891     8.595 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     8.595    TMDSp_clock
    E15                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_green/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSngreen
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.664     6.246    ser_green/clk_pixel_x5
    OLOGIC_X0Y54         OSERDESE2                                    r  ser_green/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.718 r  ser_green/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.719    tmds_green_output
    J17                  OBUFDS (Prop_obufds_I_OB)    1.876     8.594 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     8.594    TMDSngreen
    J18                                                               r  TMDSngreen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_blue/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSnblue
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.364ns  (logic 2.363ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.648     6.230    ser_blue/clk_pixel_x5
    OLOGIC_X0Y76         OSERDESE2                                    r  ser_blue/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.702 r  ser_blue/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.703    tmds_blue_output
    D15                  OBUFDS (Prop_obufds_I_OB)    1.891     8.594 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.594    TMDSnblue
    C15                                                               r  TMDSnblue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_green/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpgreen
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.664     6.246    ser_green/clk_pixel_x5
    OLOGIC_X0Y54         OSERDESE2                                    r  ser_green/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.718 r  ser_green/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.719    tmds_green_output
    J17                  OBUFDS (Prop_obufds_I_O)     1.875     8.593 r  OBUFDS_green/O
                         net (fo=0)                   0.000     8.593    TMDSpgreen
    J17                                                               r  TMDSpgreen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_blue/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpblue
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.363ns  (logic 2.362ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.648     6.230    ser_blue/clk_pixel_x5
    OLOGIC_X0Y76         OSERDESE2                                    r  ser_blue/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.702 r  ser_blue/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.703    tmds_blue_output
    D15                  OBUFDS (Prop_obufds_I_O)     1.890     8.593 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     8.593    TMDSpblue
    D15                                                               r  TMDSpblue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_red/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSnred
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.345ns  (logic 2.344ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.665     6.247    ser_red/clk_pixel_x5
    OLOGIC_X0Y52         OSERDESE2                                    r  ser_red/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.719 r  ser_red/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.720    tmds_red_output
    K15                  OBUFDS (Prop_obufds_I_OB)    1.872     8.592 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     8.592    TMDSnred
    J15                                                               r  TMDSnred (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_red/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpred
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.344ns  (logic 2.343ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           1.665     6.247    ser_red/clk_pixel_x5
    OLOGIC_X0Y52         OSERDESE2                                    r  ser_red/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.719 r  ser_red/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     6.720    tmds_red_output
    K15                  OBUFDS (Prop_obufds_I_O)     1.871     8.591 r  OBUFDS_red/O
                         net (fo=0)                   0.000     8.591    TMDSpred
    K15                                                               r  TMDSpred (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ser_red/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpred
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.998ns  (logic 0.997ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.585     1.858    ser_red/clk_pixel_x5
    OLOGIC_X0Y52         OSERDESE2                                    r  ser_red/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.035 r  ser_red/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.036    tmds_red_output
    K15                  OBUFDS (Prop_obufds_I_O)     0.820     2.856 r  OBUFDS_red/O
                         net (fo=0)                   0.000     2.856    TMDSpred
    K15                                                               r  TMDSpred (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_red/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSnred
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.999ns  (logic 0.998ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.585     1.858    ser_red/clk_pixel_x5
    OLOGIC_X0Y52         OSERDESE2                                    r  ser_red/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.035 r  ser_red/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.036    tmds_red_output
    K15                  OBUFDS (Prop_obufds_I_OB)    0.821     2.857 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     2.857    TMDSnred
    J15                                                               r  TMDSnred (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_green/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpgreen
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 1.000ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.857    ser_green/clk_pixel_x5
    OLOGIC_X0Y54         OSERDESE2                                    r  ser_green/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.034 r  ser_green/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.035    tmds_green_output
    J17                  OBUFDS (Prop_obufds_I_O)     0.823     2.859 r  OBUFDS_green/O
                         net (fo=0)                   0.000     2.859    TMDSpgreen
    J17                                                               r  TMDSpgreen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_green/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSngreen
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.857    ser_green/clk_pixel_x5
    OLOGIC_X0Y54         OSERDESE2                                    r  ser_green/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.034 r  ser_green/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.035    tmds_green_output
    J17                  OBUFDS (Prop_obufds_I_OB)    0.824     2.860 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     2.860    TMDSngreen
    J18                                                               r  TMDSngreen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_blue/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSpblue
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.576     1.849    ser_blue/clk_pixel_x5
    OLOGIC_X0Y76         OSERDESE2                                    r  ser_blue/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.026 r  ser_blue/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.027    tmds_blue_output
    D15                  OBUFDS (Prop_obufds_I_O)     0.839     2.866 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     2.866    TMDSpblue
    D15                                                               r  TMDSpblue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_blue/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSnblue
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.018ns  (logic 1.017ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.576     1.849    ser_blue/clk_pixel_x5
    OLOGIC_X0Y76         OSERDESE2                                    r  ser_blue/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.026 r  ser_blue/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.027    tmds_blue_output
    D15                  OBUFDS (Prop_obufds_I_OB)    0.840     2.867 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.867    TMDSnblue
    C15                                                               r  TMDSnblue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_clock/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.577     1.850    ser_clock/clk_pixel_x5
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.027 r  ser_clock/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.028    tmds_clock_output
    E15                  OBUFDS (Prop_obufds_I_O)     0.839     2.868 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     2.868    TMDSp_clock
    E15                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_clock/OSERDESE2_inst1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.018ns  (logic 1.017ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clk_pixel_x5
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_pixel_x5_BUFG_inst/O
                         net (fo=8, routed)           0.577     1.850    ser_clock/clk_pixel_x5
    OLOGIC_X0Y78         OSERDESE2                                    r  ser_clock/OSERDESE2_inst1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.027 r  ser_clock/OSERDESE2_inst1/OQ
                         net (fo=1, routed)           0.001     2.028    tmds_clock_output
    E15                  OBUFDS (Prop_obufds_I_OB)    0.840     2.869 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.869    TMDSn_clock
    E16                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





