{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys-dev",
	"source": "yosys",
	"version": "0.23-6",
	"section": "electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"tcl-dev",
		"libffi-dev",
		"libreadline-dev"
	],
	"installedSize": 475,
	"maintainer": "Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>",
	"description": "Framework for Verilog RTL synthesis (development files)",
	"homepage": "https://github.com/YosysHQ/yosys",
	"filename": "pool/main/y/yosys/yosys-dev_0.23-6_amd64.deb",
	"size": 95268,
	"md5": "922ce00ac8016e5fdfa1845d57a600c0",
	"sha256": "9d8139c9b1537a79e52f51336973d44c357b188e5c2da025ccd5896bff4be561",
	"descriptionMd5": "1046b72bf5b8ccf517ca1661cff5d331"
}