Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec  8 18:05:59 2020
| Host         : DESKTOP-6AB8R6E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file modulul_principal_timing_summary_routed.rpt -pb modulul_principal_timing_summary_routed.pb -rpx modulul_principal_timing_summary_routed.rpx -warn_on_violation
| Design       : modulul_principal
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: kb/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.844        0.000                      0                  321        0.200        0.000                      0                  321        4.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.844        0.000                      0                  321        0.200        0.000                      0                  321        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 uart_tx/CntRate_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.952ns (20.474%)  route 3.698ns (79.526%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611     5.132    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  uart_tx/CntRate_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  uart_tx/CntRate_reg[22]/Q
                         net (fo=2, routed)           0.972     6.560    uart_tx/CntRate[22]
    SLICE_X60Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.449     7.134    uart_tx/St[2]_i_8_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.258 f  uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.689     7.947    uart_tx/St[2]_i_4_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.071 f  uart_tx/St[2]_i_2/O
                         net (fo=4, routed)           0.851     8.922    uart_tx/St[2]_i_2_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.124     9.046 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.736     9.782    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X61Y74         FDRE                                         r  uart_tx/CntRate_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.491    14.832    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  uart_tx/CntRate_reg[5]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X61Y74         FDRE (Setup_fdre_C_R)       -0.429    14.626    uart_tx/CntRate_reg[5]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 uart_tx/CntRate_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.952ns (20.474%)  route 3.698ns (79.526%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611     5.132    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  uart_tx/CntRate_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  uart_tx/CntRate_reg[22]/Q
                         net (fo=2, routed)           0.972     6.560    uart_tx/CntRate[22]
    SLICE_X60Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.449     7.134    uart_tx/St[2]_i_8_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.258 f  uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.689     7.947    uart_tx/St[2]_i_4_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.071 f  uart_tx/St[2]_i_2/O
                         net (fo=4, routed)           0.851     8.922    uart_tx/St[2]_i_2_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.124     9.046 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.736     9.782    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X61Y74         FDRE                                         r  uart_tx/CntRate_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.491    14.832    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  uart_tx/CntRate_reg[6]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X61Y74         FDRE (Setup_fdre_C_R)       -0.429    14.626    uart_tx/CntRate_reg[6]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 uart_tx/CntRate_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.952ns (20.474%)  route 3.698ns (79.526%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611     5.132    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  uart_tx/CntRate_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  uart_tx/CntRate_reg[22]/Q
                         net (fo=2, routed)           0.972     6.560    uart_tx/CntRate[22]
    SLICE_X60Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.449     7.134    uart_tx/St[2]_i_8_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.258 f  uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.689     7.947    uart_tx/St[2]_i_4_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.071 f  uart_tx/St[2]_i_2/O
                         net (fo=4, routed)           0.851     8.922    uart_tx/St[2]_i_2_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.124     9.046 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.736     9.782    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X61Y74         FDRE                                         r  uart_tx/CntRate_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.491    14.832    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  uart_tx/CntRate_reg[7]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X61Y74         FDRE (Setup_fdre_C_R)       -0.429    14.626    uart_tx/CntRate_reg[7]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 uart_tx/CntRate_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.952ns (20.474%)  route 3.698ns (79.526%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611     5.132    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  uart_tx/CntRate_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  uart_tx/CntRate_reg[22]/Q
                         net (fo=2, routed)           0.972     6.560    uart_tx/CntRate[22]
    SLICE_X60Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.449     7.134    uart_tx/St[2]_i_8_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.258 f  uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.689     7.947    uart_tx/St[2]_i_4_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.071 f  uart_tx/St[2]_i_2/O
                         net (fo=4, routed)           0.851     8.922    uart_tx/St[2]_i_2_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.124     9.046 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.736     9.782    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X61Y74         FDRE                                         r  uart_tx/CntRate_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.491    14.832    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  uart_tx/CntRate_reg[8]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X61Y74         FDRE (Setup_fdre_C_R)       -0.429    14.626    uart_tx/CntRate_reg[8]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 uart_tx/CntRate_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.952ns (20.673%)  route 3.653ns (79.327%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611     5.132    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  uart_tx/CntRate_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  uart_tx/CntRate_reg[22]/Q
                         net (fo=2, routed)           0.972     6.560    uart_tx/CntRate[22]
    SLICE_X60Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.449     7.134    uart_tx/St[2]_i_8_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.258 f  uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.689     7.947    uart_tx/St[2]_i_4_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.071 f  uart_tx/St[2]_i_2/O
                         net (fo=4, routed)           0.851     8.922    uart_tx/St[2]_i_2_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.124     9.046 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.691     9.737    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X61Y80         FDRE                                         r  uart_tx/CntRate_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.497    14.838    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  uart_tx/CntRate_reg[29]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X61Y80         FDRE (Setup_fdre_C_R)       -0.429    14.646    uart_tx/CntRate_reg[29]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 uart_tx/CntRate_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.952ns (20.673%)  route 3.653ns (79.327%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611     5.132    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  uart_tx/CntRate_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  uart_tx/CntRate_reg[22]/Q
                         net (fo=2, routed)           0.972     6.560    uart_tx/CntRate[22]
    SLICE_X60Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.449     7.134    uart_tx/St[2]_i_8_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.258 f  uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.689     7.947    uart_tx/St[2]_i_4_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.071 f  uart_tx/St[2]_i_2/O
                         net (fo=4, routed)           0.851     8.922    uart_tx/St[2]_i_2_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.124     9.046 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.691     9.737    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X61Y80         FDRE                                         r  uart_tx/CntRate_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.497    14.838    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  uart_tx/CntRate_reg[30]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X61Y80         FDRE (Setup_fdre_C_R)       -0.429    14.646    uart_tx/CntRate_reg[30]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 uart_tx/CntRate_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.952ns (20.673%)  route 3.653ns (79.327%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611     5.132    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  uart_tx/CntRate_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  uart_tx/CntRate_reg[22]/Q
                         net (fo=2, routed)           0.972     6.560    uart_tx/CntRate[22]
    SLICE_X60Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.449     7.134    uart_tx/St[2]_i_8_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.258 f  uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.689     7.947    uart_tx/St[2]_i_4_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.071 f  uart_tx/St[2]_i_2/O
                         net (fo=4, routed)           0.851     8.922    uart_tx/St[2]_i_2_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.124     9.046 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.691     9.737    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X61Y80         FDRE                                         r  uart_tx/CntRate_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.497    14.838    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  uart_tx/CntRate_reg[31]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X61Y80         FDRE (Setup_fdre_C_R)       -0.429    14.646    uart_tx/CntRate_reg[31]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 uart_tx/CntRate_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.952ns (21.207%)  route 3.537ns (78.793%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611     5.132    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  uart_tx/CntRate_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  uart_tx/CntRate_reg[22]/Q
                         net (fo=2, routed)           0.972     6.560    uart_tx/CntRate[22]
    SLICE_X60Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.449     7.134    uart_tx/St[2]_i_8_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.258 f  uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.689     7.947    uart_tx/St[2]_i_4_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.071 f  uart_tx/St[2]_i_2/O
                         net (fo=4, routed)           0.851     8.922    uart_tx/St[2]_i_2_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.124     9.046 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.575     9.621    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  uart_tx/CntRate_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.491    14.832    uart_tx/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  uart_tx/CntRate_reg[0]/C
                         clock pessimism              0.272    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y75         FDRE (Setup_fdre_C_R)       -0.524    14.545    uart_tx/CntRate_reg[0]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 uart_tx/CntRate_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.952ns (21.091%)  route 3.562ns (78.909%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611     5.132    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  uart_tx/CntRate_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  uart_tx/CntRate_reg[22]/Q
                         net (fo=2, routed)           0.972     6.560    uart_tx/CntRate[22]
    SLICE_X60Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.449     7.134    uart_tx/St[2]_i_8_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.258 f  uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.689     7.947    uart_tx/St[2]_i_4_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.071 f  uart_tx/St[2]_i_2/O
                         net (fo=4, routed)           0.851     8.922    uart_tx/St[2]_i_2_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.124     9.046 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.599     9.646    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X61Y73         FDRE                                         r  uart_tx/CntRate_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.493    14.834    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  uart_tx/CntRate_reg[1]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X61Y73         FDRE (Setup_fdre_C_R)       -0.429    14.628    uart_tx/CntRate_reg[1]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 uart_tx/CntRate_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.952ns (21.091%)  route 3.562ns (78.909%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611     5.132    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  uart_tx/CntRate_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  uart_tx/CntRate_reg[22]/Q
                         net (fo=2, routed)           0.972     6.560    uart_tx/CntRate[22]
    SLICE_X60Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  uart_tx/St[2]_i_8/O
                         net (fo=1, routed)           0.449     7.134    uart_tx/St[2]_i_8_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.258 f  uart_tx/St[2]_i_4/O
                         net (fo=1, routed)           0.689     7.947    uart_tx/St[2]_i_4_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.124     8.071 f  uart_tx/St[2]_i_2/O
                         net (fo=4, routed)           0.851     8.922    uart_tx/St[2]_i_2_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.124     9.046 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.599     9.646    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X61Y73         FDRE                                         r  uart_tx/CntRate_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.493    14.834    uart_tx/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  uart_tx/CntRate_reg[2]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X61Y73         FDRE (Setup_fdre_C_R)       -0.429    14.628    uart_tx/CntRate_reg[2]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  4.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 kb/debounce_ps2_data/flipflops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/debounce_ps2_data/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.558     1.441    kb/debounce_ps2_data/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  kb/debounce_ps2_data/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.148     1.589 r  kb/debounce_ps2_data/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.074     1.663    kb/debounce_ps2_data/p_0_in
    SLICE_X54Y82         LUT4 (Prop_lut4_I1_O)        0.098     1.761 r  kb/debounce_ps2_data/result_i_1__0/O
                         net (fo=1, routed)           0.000     1.761    kb/debounce_ps2_data/result_i_1__0_n_0
    SLICE_X54Y82         FDRE                                         r  kb/debounce_ps2_data/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.826     1.954    kb/debounce_ps2_data/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  kb/debounce_ps2_data/result_reg/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y82         FDRE (Hold_fdre_C_D)         0.120     1.561    kb/debounce_ps2_data/result_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 kb/sync_ffs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/debounce_ps2_clk/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.560     1.443    kb/clk_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  kb/sync_ffs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  kb/sync_ffs_reg[0]/Q
                         net (fo=1, routed)           0.110     1.717    kb/debounce_ps2_clk/Q[0]
    SLICE_X54Y83         FDRE                                         r  kb/debounce_ps2_clk/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.827     1.955    kb/debounce_ps2_clk/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  kb/debounce_ps2_clk/flipflops_reg[0]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.059     1.515    kb/debounce_ps2_clk/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 kb/debounce_ps2_data/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/debounce_ps2_data/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.177%)  route 0.127ns (37.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.557     1.440    kb/debounce_ps2_data/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  kb/debounce_ps2_data/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  kb/debounce_ps2_data/counter_out_reg[0]/Q
                         net (fo=7, routed)           0.127     1.731    kb/debounce_ps2_data/counter_out_reg_n_0_[0]
    SLICE_X54Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  kb/debounce_ps2_data/counter_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.776    kb/debounce_ps2_data/plusOp__0[5]
    SLICE_X54Y80         FDRE                                         r  kb/debounce_ps2_data/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.824     1.952    kb/debounce_ps2_data/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  kb/debounce_ps2_data/counter_out_reg[5]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.121     1.574    kb/debounce_ps2_data/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart_tx/TSR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/TSR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.580     1.463    uart_tx/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  uart_tx/TSR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  uart_tx/TSR_reg[0]/Q
                         net (fo=2, routed)           0.122     1.726    uart_tx/TSR[0]
    SLICE_X59Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.771 r  uart_tx/TSR[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    uart_tx/TSR[0]_i_1_n_0
    SLICE_X59Y76         FDRE                                         r  uart_tx/TSR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.846     1.974    uart_tx/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  uart_tx/TSR_reg[0]/C
                         clock pessimism             -0.511     1.463    
    SLICE_X59Y76         FDRE (Hold_fdre_C_D)         0.092     1.555    uart_tx/TSR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 kb/debounce_ps2_data/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/debounce_ps2_data/counter_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.251ns (70.008%)  route 0.108ns (29.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.556     1.439    kb/debounce_ps2_data/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  kb/debounce_ps2_data/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  kb/debounce_ps2_data/counter_out_reg[7]/Q
                         net (fo=3, routed)           0.108     1.695    kb/debounce_ps2_data/counter_out_reg_n_0_[7]
    SLICE_X54Y80         LUT5 (Prop_lut5_I0_O)        0.103     1.798 r  kb/debounce_ps2_data/counter_out[9]_i_3__0/O
                         net (fo=1, routed)           0.000     1.798    kb/debounce_ps2_data/plusOp__0[9]
    SLICE_X54Y80         FDRE                                         r  kb/debounce_ps2_data/counter_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.824     1.952    kb/debounce_ps2_data/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  kb/debounce_ps2_data/counter_out_reg[9]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.131     1.570    kb/debounce_ps2_data/counter_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 kb/debounce_ps2_data/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/debounce_ps2_data/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.556     1.439    kb/debounce_ps2_data/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  kb/debounce_ps2_data/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  kb/debounce_ps2_data/counter_out_reg[7]/Q
                         net (fo=3, routed)           0.108     1.695    kb/debounce_ps2_data/counter_out_reg_n_0_[7]
    SLICE_X54Y80         LUT5 (Prop_lut5_I4_O)        0.099     1.794 r  kb/debounce_ps2_data/counter_out[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    kb/debounce_ps2_data/plusOp__0[8]
    SLICE_X54Y80         FDRE                                         r  kb/debounce_ps2_data/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.824     1.952    kb/debounce_ps2_data/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  kb/debounce_ps2_data/counter_out_reg[8]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.121     1.560    kb/debounce_ps2_data/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 kb/debounce_ps2_clk/counter_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/debounce_ps2_clk/counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.552     1.435    kb/debounce_ps2_clk/clk_IBUF_BUFG
    SLICE_X55Y76         FDRE                                         r  kb/debounce_ps2_clk/counter_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  kb/debounce_ps2_clk/counter_out_reg[6]/Q
                         net (fo=4, routed)           0.168     1.745    kb/debounce_ps2_clk/counter_out_reg_n_0_[6]
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.042     1.787 r  kb/debounce_ps2_clk/counter_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.787    kb/debounce_ps2_clk/plusOp[7]
    SLICE_X55Y76         FDRE                                         r  kb/debounce_ps2_clk/counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.819     1.947    kb/debounce_ps2_clk/clk_IBUF_BUFG
    SLICE_X55Y76         FDRE                                         r  kb/debounce_ps2_clk/counter_out_reg[7]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.107     1.542    kb/debounce_ps2_clk/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_tx/TSR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/TSR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.628%)  route 0.154ns (45.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.582     1.465    uart_tx/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  uart_tx/TSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_tx/TSR_reg[7]/Q
                         net (fo=2, routed)           0.154     1.761    uart_tx/TSR[7]
    SLICE_X59Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  uart_tx/TSR[7]_i_1/O
                         net (fo=1, routed)           0.000     1.806    uart_tx/TSR[7]_i_1_n_0
    SLICE_X59Y78         FDRE                                         r  uart_tx/TSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.850     1.977    uart_tx/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  uart_tx/TSR_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.092     1.557    uart_tx/TSR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uart_tx/TSR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/TSR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.582     1.465    uart_tx/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  uart_tx/TSR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_tx/TSR_reg[2]/Q
                         net (fo=2, routed)           0.154     1.760    uart_tx/TSR[2]
    SLICE_X59Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  uart_tx/TSR[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    uart_tx/TSR[1]_i_1_n_0
    SLICE_X59Y77         FDRE                                         r  uart_tx/TSR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.849     1.976    uart_tx/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  uart_tx/TSR_reg[1]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.091     1.556    uart_tx/TSR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uart_tx/TSR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/TSR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.582     1.465    uart_tx/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  uart_tx/TSR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_tx/TSR_reg[2]/Q
                         net (fo=2, routed)           0.155     1.761    uart_tx/TSR[2]
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  uart_tx/TSR[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    uart_tx/TSR[2]_i_1_n_0
    SLICE_X59Y77         FDRE                                         r  uart_tx/TSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.849     1.976    uart_tx/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  uart_tx/TSR_reg[2]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.092     1.557    uart_tx/TSR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30   kb/ps2_code_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y73   kb/count_idle_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y75   kb/count_idle_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y75   kb/count_idle_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y76   kb/count_idle_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y73   kb/count_idle_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y74   kb/count_idle_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y74   kb/count_idle_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y74   kb/count_idle_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y73   kb/count_idle_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y75   kb/count_idle_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y75   kb/count_idle_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y76   kb/count_idle_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y73   kb/count_idle_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y74   kb/count_idle_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y74   kb/count_idle_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y74   kb/count_idle_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y75   kb/count_idle_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y75   kb/count_idle_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y77   kb/debounce_ps2_clk/flipflops_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y77   kb/debounce_ps2_clk/result_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y77   kb/ps2_code_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y75   uart_tx/CntBit_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y75   uart_tx/CntBit_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y75   uart_tx/CntBit_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y79   uart_tx/CntBit_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y79   uart_tx/CntBit_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y79   uart_tx/CntBit_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y79   uart_tx/CntBit_reg[28]/C



