

================================================================
== Vitis HLS Report for 'decision_function_3'
================================================================
* Date:           Wed Jun 29 02:58:36 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.992 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.99>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read55 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5"   --->   Operation 3 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 4 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 5 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 6 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 7 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read11, i32 61935"   --->   Operation 8 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.11ns)   --->   "%comparison_72 = icmp_slt  i32 %p_read11, i32 4294910968"   --->   Operation 9 'icmp' 'comparison_72' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.11ns)   --->   "%comparison_66 = icmp_slt  i32 %p_read44, i32 4294903686"   --->   Operation 10 'icmp' 'comparison_66' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.11ns)   --->   "%comparison_67 = icmp_slt  i32 %p_read44, i32 88701"   --->   Operation 11 'icmp' 'comparison_67' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.11ns)   --->   "%comparison_68 = icmp_slt  i32 %p_read22, i32 41273"   --->   Operation 12 'icmp' 'comparison_68' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.11ns)   --->   "%comparison_69 = icmp_slt  i32 %p_read55, i32 94594"   --->   Operation 13 'icmp' 'comparison_69' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.11ns)   --->   "%comparison_70 = icmp_slt  i32 %p_read33, i32 105657"   --->   Operation 14 'icmp' 'comparison_70' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.11ns)   --->   "%comparison_71 = icmp_slt  i32 %p_read22, i32 4294836064"   --->   Operation 15 'icmp' 'comparison_71' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%activation_193 = xor i1 %comparison, i1 1" [firmware/BDT.h:135]   --->   Operation 16 'xor' 'activation_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node activation)   --->   "%xor_ln135 = xor i1 %comparison_72, i1 1" [firmware/BDT.h:135]   --->   Operation 17 'xor' 'xor_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation = and i1 %comparison, i1 %xor_ln135" [firmware/BDT.h:135]   --->   Operation 18 'and' 'activation' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_7)   --->   "%activation_194 = and i1 %comparison_66, i1 %activation" [firmware/BDT.h:133]   --->   Operation 19 'and' 'activation_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node activation_181)   --->   "%xor_ln135_5 = xor i1 %comparison_66, i1 1" [firmware/BDT.h:135]   --->   Operation 20 'xor' 'xor_ln135_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_181 = and i1 %activation, i1 %xor_ln135_5" [firmware/BDT.h:135]   --->   Operation 21 'and' 'activation_181' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.33ns)   --->   "%activation_182 = and i1 %comparison_67, i1 %activation_181" [firmware/BDT.h:133]   --->   Operation 22 'and' 'activation_182' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_8)   --->   "%xor_ln135_6 = xor i1 %comparison_67, i1 1" [firmware/BDT.h:135]   --->   Operation 23 'xor' 'xor_ln135_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_8)   --->   "%activation_195 = and i1 %activation_181, i1 %xor_ln135_6" [firmware/BDT.h:135]   --->   Operation 24 'and' 'activation_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.33ns)   --->   "%activation_184 = and i1 %comparison_68, i1 %activation_182" [firmware/BDT.h:133]   --->   Operation 25 'and' 'activation_184' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_9)   --->   "%xor_ln135_7 = xor i1 %comparison_68, i1 1" [firmware/BDT.h:135]   --->   Operation 26 'xor' 'xor_ln135_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_9)   --->   "%activation_196 = and i1 %activation_182, i1 %xor_ln135_7" [firmware/BDT.h:135]   --->   Operation 27 'and' 'activation_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.33ns)   --->   "%activation_189 = and i1 %comparison_69, i1 %activation_184" [firmware/BDT.h:133]   --->   Operation 28 'and' 'activation_189' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_10)   --->   "%xor_ln135_8 = xor i1 %comparison_69, i1 1" [firmware/BDT.h:135]   --->   Operation 29 'xor' 'xor_ln135_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_10)   --->   "%activation_197 = and i1 %activation_184, i1 %xor_ln135_8" [firmware/BDT.h:135]   --->   Operation 30 'and' 'activation_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_11)   --->   "%xor_ln135_9 = xor i1 %comparison_70, i1 1" [firmware/BDT.h:135]   --->   Operation 31 'xor' 'xor_ln135_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_11)   --->   "%activation_198 = and i1 %activation_189, i1 %xor_ln135_9" [firmware/BDT.h:135]   --->   Operation 32 'and' 'activation_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln133 = and i1 %activation_189, i1 %comparison_71" [firmware/BDT.h:133]   --->   Operation 33 'and' 'and_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%activation_199 = and i1 %and_ln133, i1 %comparison_70" [firmware/BDT.h:133]   --->   Operation 34 'and' 'activation_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148 = or i1 %comparison_72, i1 %activation_193" [firmware/BDT.h:148]   --->   Operation 35 'or' 'or_ln148' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_11)   --->   "%zext_ln148 = zext i1 %comparison" [firmware/BDT.h:148]   --->   Operation 36 'zext' 'zext_ln148' <Predicate = (or_ln148 & or_ln148_7 & or_ln148_8 & or_ln148_9 & or_ln148_10 & or_ln148_11 & or_ln148_12)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_7 = or i1 %or_ln148, i1 %activation_194" [firmware/BDT.h:148]   --->   Operation 37 'or' 'or_ln148_7' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_11)   --->   "%select_ln148 = select i1 %or_ln148, i2 %zext_ln148, i2 2" [firmware/BDT.h:148]   --->   Operation 38 'select' 'select_ln148' <Predicate = (or_ln148_7 & or_ln148_8 & or_ln148_9 & or_ln148_10 & or_ln148_11 & or_ln148_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_8 = or i1 %or_ln148_7, i1 %activation_195" [firmware/BDT.h:148]   --->   Operation 39 'or' 'or_ln148_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_11)   --->   "%select_ln148_8 = select i1 %or_ln148_7, i2 %select_ln148, i2 3" [firmware/BDT.h:148]   --->   Operation 40 'select' 'select_ln148_8' <Predicate = (or_ln148_8 & or_ln148_9 & or_ln148_10 & or_ln148_11 & or_ln148_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_11)   --->   "%zext_ln148_3 = zext i2 %select_ln148_8" [firmware/BDT.h:148]   --->   Operation 41 'zext' 'zext_ln148_3' <Predicate = (or_ln148_8 & or_ln148_9 & or_ln148_10 & or_ln148_11 & or_ln148_12)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_9 = or i1 %or_ln148_8, i1 %activation_196" [firmware/BDT.h:148]   --->   Operation 42 'or' 'or_ln148_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_11)   --->   "%select_ln148_9 = select i1 %or_ln148_8, i3 %zext_ln148_3, i3 4" [firmware/BDT.h:148]   --->   Operation 43 'select' 'select_ln148_9' <Predicate = (or_ln148_9 & or_ln148_10 & or_ln148_11 & or_ln148_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_10 = or i1 %or_ln148_9, i1 %activation_197" [firmware/BDT.h:148]   --->   Operation 44 'or' 'or_ln148_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_11)   --->   "%select_ln148_10 = select i1 %or_ln148_9, i3 %select_ln148_9, i3 5" [firmware/BDT.h:148]   --->   Operation 45 'select' 'select_ln148_10' <Predicate = (or_ln148_10 & or_ln148_11 & or_ln148_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_11 = or i1 %or_ln148_10, i1 %activation_198" [firmware/BDT.h:148]   --->   Operation 46 'or' 'or_ln148_11' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln148_11 = select i1 %or_ln148_10, i3 %select_ln148_10, i3 6" [firmware/BDT.h:148]   --->   Operation 47 'select' 'select_ln148_11' <Predicate = (or_ln148_11 & or_ln148_12)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln148_12 = or i1 %or_ln148_11, i1 %activation_199" [firmware/BDT.h:148]   --->   Operation 48 'or' 'or_ln148_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln148_12 = select i1 %or_ln148_11, i3 %select_ln148_11, i3 7" [firmware/BDT.h:148]   --->   Operation 49 'select' 'select_ln148_12' <Predicate = (or_ln148_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%zext_ln148_4 = zext i3 %select_ln148_12" [firmware/BDT.h:148]   --->   Operation 50 'zext' 'zext_ln148_4' <Predicate = (or_ln148_12)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln148_13 = select i1 %or_ln148_12, i4 %zext_ln148_4, i4 8" [firmware/BDT.h:148]   --->   Operation 51 'select' 'select_ln148_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.89ns) (out node of the LUT)   --->   "%agg_result = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 34879, i32 28789, i32 20241, i32 28059, i32 4294964877, i32 18414, i32 21443, i32 25233, i32 4294903833, i4 %select_ln148_13" [firmware/BDT.h:149]   --->   Operation 52 'mux' 'agg_result' <Predicate = true> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln153 = ret i32 %agg_result" [firmware/BDT.h:153]   --->   Operation 53 'ret' 'ret_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln0 (specpipeline) [ 00]
p_read55         (read        ) [ 00]
p_read44         (read        ) [ 00]
p_read33         (read        ) [ 00]
p_read22         (read        ) [ 00]
p_read11         (read        ) [ 00]
comparison       (icmp        ) [ 00]
comparison_72    (icmp        ) [ 00]
comparison_66    (icmp        ) [ 00]
comparison_67    (icmp        ) [ 00]
comparison_68    (icmp        ) [ 00]
comparison_69    (icmp        ) [ 00]
comparison_70    (icmp        ) [ 00]
comparison_71    (icmp        ) [ 00]
activation_193   (xor         ) [ 00]
xor_ln135        (xor         ) [ 00]
activation       (and         ) [ 00]
activation_194   (and         ) [ 00]
xor_ln135_5      (xor         ) [ 00]
activation_181   (and         ) [ 00]
activation_182   (and         ) [ 00]
xor_ln135_6      (xor         ) [ 00]
activation_195   (and         ) [ 00]
activation_184   (and         ) [ 00]
xor_ln135_7      (xor         ) [ 00]
activation_196   (and         ) [ 00]
activation_189   (and         ) [ 00]
xor_ln135_8      (xor         ) [ 00]
activation_197   (and         ) [ 00]
xor_ln135_9      (xor         ) [ 00]
activation_198   (and         ) [ 00]
and_ln133        (and         ) [ 00]
activation_199   (and         ) [ 00]
or_ln148         (or          ) [ 01]
zext_ln148       (zext        ) [ 00]
or_ln148_7       (or          ) [ 01]
select_ln148     (select      ) [ 00]
or_ln148_8       (or          ) [ 01]
select_ln148_8   (select      ) [ 00]
zext_ln148_3     (zext        ) [ 00]
or_ln148_9       (or          ) [ 01]
select_ln148_9   (select      ) [ 00]
or_ln148_10      (or          ) [ 01]
select_ln148_10  (select      ) [ 00]
or_ln148_11      (or          ) [ 01]
select_ln148_11  (select      ) [ 00]
or_ln148_12      (or          ) [ 01]
select_ln148_12  (select      ) [ 00]
zext_ln148_4     (zext        ) [ 00]
select_ln148_13  (select      ) [ 00]
agg_result       (mux         ) [ 00]
ret_ln153        (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i32.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="p_read55_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read55/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read44_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read44/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read33_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read22_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read11_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="comparison_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="17" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="comparison_72_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="17" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_72/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="comparison_66_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="17" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_66/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="comparison_67_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="18" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_67/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="comparison_68_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="17" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_68/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="comparison_69_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="18" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_69/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="comparison_70_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="18" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_70/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="comparison_71_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="19" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_71/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="activation_193_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="activation_193/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="xor_ln135_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="activation_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="activation_194_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_194/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="xor_ln135_5_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_5/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="activation_181_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_181/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="activation_182_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_182/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="xor_ln135_6_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_6/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="activation_195_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_195/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="activation_184_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_184/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="xor_ln135_7_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_7/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="activation_196_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_196/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="activation_189_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_189/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="xor_ln135_8_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_8/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="activation_197_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_197/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xor_ln135_9_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_9/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="activation_198_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_198/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="and_ln133_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln133/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="activation_199_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_199/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln148_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln148_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="or_ln148_7_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_7/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln148_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="2" slack="0"/>
<pin id="284" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="or_ln148_8_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_8/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln148_8_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_8/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln148_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_3/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln148_9_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_9/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln148_9_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="2" slack="0"/>
<pin id="315" dir="0" index="2" bw="3" slack="0"/>
<pin id="316" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_9/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="or_ln148_10_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_10/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln148_10_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="3" slack="0"/>
<pin id="329" dir="0" index="2" bw="3" slack="0"/>
<pin id="330" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_10/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="or_ln148_11_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_11/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln148_11_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="0" index="2" bw="2" slack="0"/>
<pin id="344" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_11/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="or_ln148_12_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_12/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln148_12_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_12/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln148_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_4/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="select_ln148_13_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="3" slack="0"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_13/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="agg_result_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="17" slack="0"/>
<pin id="377" dir="0" index="2" bw="16" slack="0"/>
<pin id="378" dir="0" index="3" bw="16" slack="0"/>
<pin id="379" dir="0" index="4" bw="16" slack="0"/>
<pin id="380" dir="0" index="5" bw="13" slack="0"/>
<pin id="381" dir="0" index="6" bw="16" slack="0"/>
<pin id="382" dir="0" index="7" bw="16" slack="0"/>
<pin id="383" dir="0" index="8" bw="16" slack="0"/>
<pin id="384" dir="0" index="9" bw="17" slack="0"/>
<pin id="385" dir="0" index="10" bw="4" slack="0"/>
<pin id="386" dir="1" index="11" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="agg_result/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="96" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="78" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="78" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="90" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="72" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="84" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="90" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="102" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="108" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="102" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="114" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="114" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="162" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="120" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="120" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="180" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="126" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="186" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="126" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="186" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="132" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="204" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="132" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="204" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="138" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="222" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="222" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="144" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="138" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="108" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="150" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="102" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="264" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="168" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="264" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="270" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="274" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="198" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="274" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="280" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="40" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="288" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="216" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="288" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="302" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="306" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="234" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="306" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="312" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="44" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="320" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="246" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="320" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="326" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="46" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="334" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="258" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="334" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="340" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="354" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="348" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="50" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="387"><net_src comp="52" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="391"><net_src comp="60" pin="0"/><net_sink comp="374" pin=4"/></net>

<net id="392"><net_src comp="62" pin="0"/><net_sink comp="374" pin=5"/></net>

<net id="393"><net_src comp="64" pin="0"/><net_sink comp="374" pin=6"/></net>

<net id="394"><net_src comp="66" pin="0"/><net_sink comp="374" pin=7"/></net>

<net id="395"><net_src comp="68" pin="0"/><net_sink comp="374" pin=8"/></net>

<net id="396"><net_src comp="70" pin="0"/><net_sink comp="374" pin=9"/></net>

<net id="397"><net_src comp="366" pin="3"/><net_sink comp="374" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decision_function.3 : p_read1 | {1 }
	Port: decision_function.3 : p_read2 | {1 }
	Port: decision_function.3 : p_read3 | {1 }
	Port: decision_function.3 : p_read4 | {1 }
	Port: decision_function.3 : p_read5 | {1 }
  - Chain level:
	State 1
		activation_193 : 1
		xor_ln135 : 1
		activation : 1
		activation_194 : 1
		xor_ln135_5 : 1
		activation_181 : 1
		activation_182 : 1
		xor_ln135_6 : 1
		activation_195 : 1
		activation_184 : 1
		xor_ln135_7 : 1
		activation_196 : 1
		activation_189 : 1
		xor_ln135_8 : 1
		activation_197 : 1
		xor_ln135_9 : 1
		activation_198 : 1
		and_ln133 : 1
		activation_199 : 1
		or_ln148 : 1
		zext_ln148 : 1
		or_ln148_7 : 1
		select_ln148 : 1
		or_ln148_8 : 1
		select_ln148_8 : 1
		zext_ln148_3 : 2
		or_ln148_9 : 1
		select_ln148_9 : 3
		or_ln148_10 : 1
		select_ln148_10 : 4
		or_ln148_11 : 1
		select_ln148_11 : 5
		or_ln148_12 : 1
		select_ln148_12 : 6
		zext_ln148_4 : 7
		select_ln148_13 : 8
		agg_result : 9
		ret_ln153 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    comparison_fu_102   |    0    |    20   |
|          |  comparison_72_fu_108  |    0    |    20   |
|          |  comparison_66_fu_114  |    0    |    20   |
|   icmp   |  comparison_67_fu_120  |    0    |    20   |
|          |  comparison_68_fu_126  |    0    |    20   |
|          |  comparison_69_fu_132  |    0    |    20   |
|          |  comparison_70_fu_138  |    0    |    20   |
|          |  comparison_71_fu_144  |    0    |    20   |
|----------|------------------------|---------|---------|
|    mux   |    agg_result_fu_374   |    0    |    49   |
|----------|------------------------|---------|---------|
|          |    activation_fu_162   |    0    |    2    |
|          |  activation_194_fu_168 |    0    |    2    |
|          |  activation_181_fu_180 |    0    |    2    |
|          |  activation_182_fu_186 |    0    |    2    |
|          |  activation_195_fu_198 |    0    |    2    |
|    and   |  activation_184_fu_204 |    0    |    2    |
|          |  activation_196_fu_216 |    0    |    2    |
|          |  activation_189_fu_222 |    0    |    2    |
|          |  activation_197_fu_234 |    0    |    2    |
|          |  activation_198_fu_246 |    0    |    2    |
|          |    and_ln133_fu_252    |    0    |    2    |
|          |  activation_199_fu_258 |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   select_ln148_fu_280  |    0    |    2    |
|          |  select_ln148_8_fu_294 |    0    |    2    |
|          |  select_ln148_9_fu_312 |    0    |    3    |
|  select  | select_ln148_10_fu_326 |    0    |    3    |
|          | select_ln148_11_fu_340 |    0    |    3    |
|          | select_ln148_12_fu_354 |    0    |    3    |
|          | select_ln148_13_fu_366 |    0    |    4    |
|----------|------------------------|---------|---------|
|          |  activation_193_fu_150 |    0    |    2    |
|          |    xor_ln135_fu_156    |    0    |    2    |
|          |   xor_ln135_5_fu_174   |    0    |    2    |
|    xor   |   xor_ln135_6_fu_192   |    0    |    2    |
|          |   xor_ln135_7_fu_210   |    0    |    2    |
|          |   xor_ln135_8_fu_228   |    0    |    2    |
|          |   xor_ln135_9_fu_240   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln148_fu_264    |    0    |    2    |
|          |    or_ln148_7_fu_274   |    0    |    2    |
|          |    or_ln148_8_fu_288   |    0    |    2    |
|    or    |    or_ln148_9_fu_306   |    0    |    2    |
|          |   or_ln148_10_fu_320   |    0    |    2    |
|          |   or_ln148_11_fu_334   |    0    |    2    |
|          |   or_ln148_12_fu_348   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   p_read55_read_fu_72  |    0    |    0    |
|          |   p_read44_read_fu_78  |    0    |    0    |
|   read   |   p_read33_read_fu_84  |    0    |    0    |
|          |   p_read22_read_fu_90  |    0    |    0    |
|          |   p_read11_read_fu_96  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln148_fu_270   |    0    |    0    |
|   zext   |   zext_ln148_3_fu_302  |    0    |    0    |
|          |   zext_ln148_4_fu_362  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   281   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   281  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   281  |
+-----------+--------+--------+
