<!doctype html>
<html lang="zh-Hans" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-standards/semi/semi-chapter-099">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.4.1">
<title data-rh="true">M6-1000 - ¬© SEMI 1981, 20006... | ÂçäÂØº‰ΩìÁü•ËØÜÊñáÊ°£Â∫ì</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-099"><meta data-rh="true" name="docusaurus_locale" content="zh-Hans"><meta data-rh="true" name="docsearch:language" content="zh-Hans"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="M6-1000 - ¬© SEMI 1981, 20006... | ÂçäÂØº‰ΩìÁü•ËØÜÊñáÊ°£Â∫ì"><meta data-rh="true" name="description" content="SEMIÊ†áÂáÜÊñáÊ°£"><meta data-rh="true" property="og:description" content="SEMIÊ†áÂáÜÊñáÊ°£"><link data-rh="true" rel="canonical" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-099"><link data-rh="true" rel="alternate" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-099" hreflang="zh-Hans"><link data-rh="true" rel="alternate" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-099" hreflang="x-default"><link rel="stylesheet" href="/semiconductor-docs/assets/css/styles.58e34f8c.css">
<link rel="preload" href="/semiconductor-docs/assets/js/runtime~main.876ff4c3.js" as="script">
<link rel="preload" href="/semiconductor-docs/assets/js/main.9c9bdf4d.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}return t}()||function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"dark")}()</script><div id="__docusaurus">
<div role="region" aria-label="Ë∑≥Âà∞‰∏ªË¶ÅÂÜÖÂÆπ"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Ë∑≥Âà∞‰∏ªË¶ÅÂÜÖÂÆπ</a></div><nav aria-label="‰∏ªÂØºËà™" class="navbar navbar--fixed-top navbar--dark"><div class="navbar__inner"><div class="navbar__items"><button aria-label="ÂàáÊç¢ÂØºËà™Ê†è" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/semiconductor-docs/"><b class="navbar__title text--truncate">‚ö° ÂçäÂØº‰ΩìÁü•ËØÜÂ∫ì</b></a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/ic-design/intro">ËäØÁâáËÆæËÆ°</a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/process/intro">Â∑•Ëâ∫Âà∂ÈÄ†</a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/eda-tools/intro">EDAÂ∑•ÂÖ∑</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/semiconductor-docs/docs/standards/intro">ÂçèËÆÆÊ†áÂáÜ</a><a class="navbar__item navbar__link" href="/semiconductor-docs/blog">ÊäÄÊúØÂçöÂÆ¢</a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/your-org/semiconductor-docs" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="ÂõûÂà∞È°∂ÈÉ®" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebarViewport_Xe31"><div class="sidebar_njMd"><nav aria-label="ÊñáÊ°£‰æßËæπÊ†è" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" href="/semiconductor-docs/docs/standards/intro">ÂçèËÆÆ‰∏éÊ†áÂáÜ</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/intro">ÂçèËÆÆ‰∏éÊ†áÂáÜÊ¶ÇËø∞</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/secs-e5">SECS-II Ê†áÂáÜ</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-133">SEMIÊ†áÂáÜÂêàÈõÜ</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-133">CÁ≥ªÂàó - ÂÖ∂‰ªñ (Others)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-090">DÁ≥ªÂàó - ÊñáÊ°£ (Documentation)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-001">EÁ≥ªÂàó - ËÆæÂ§áËá™Âä®Âåñ (Equipment Automation)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-076">FÁ≥ªÂàó - ËÆæÊñΩ (Facilities)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-122">GÁ≥ªÂàó - Ê∞î‰Ωì (Gases)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-098">MÁ≥ªÂàó - ÊùêÊñô (Materials)</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-098">M1-0305 - ¬© SEMI 1978, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-099">M6-1000 - ¬© SEMI 1981, 20006...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-100">M11-0704 - ¬© SEMI 1988, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-101">M13-1103 - ¬© SEMI 1988, 2003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-102">M19-91 - ¬© SEMI 1991, 19963...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-103">M24-1103 - ¬© SEMI 1994, 2003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-104">M31-0705 - ¬© SEMI 1998, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-105">M37-0699 - ¬© SEMI 19992 Figure...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-106">M41-1101 - ¬© SEMI 2000, 20018...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-107">M48-1101 - ¬© SEMI 2001 11...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-108">M53-1103 - ¬© SEMI 2003 2...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-109">M57-0705 - ¬© SEMI 2004, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-110">M60-0305 - ¬© SEMI 2005 19...</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-111">PÁ≥ªÂàó - ÂÖâÊé©Ê®° (Photomask)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-137">SÁ≥ªÂàó - ÂÆâÂÖ® (Safety)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-152">TÁ≥ªÂàó - ËøΩÊ∫ØÊÄß (Traceability)</a></div></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/bus/amba-axi">ÊÄªÁ∫øÂçèËÆÆ</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/memory/ddr4-ddr5">Â≠òÂÇ®ÂçèËÆÆ</a></div></li></ul></li></ul></nav></div></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="È°µÈù¢Ë∑ØÂæÑ"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="‰∏ªÈ°µÈù¢" class="breadcrumbs__link" href="/semiconductor-docs/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">ÂçèËÆÆ‰∏éÊ†áÂáÜ</span><meta itemprop="position" content="1"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">SEMIÊ†áÂáÜÂêàÈõÜ</span><meta itemprop="position" content="2"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">MÁ≥ªÂàó - ÊùêÊñô (Materials)</span><meta itemprop="position" content="3"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">M6-1000 - ¬© SEMI 1981, 20006...</span><meta itemprop="position" content="4"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">Êú¨È°µÊÄªËßà</button></div><div class="theme-doc-markdown markdown"><header><h1>M6-1000 - ¬© SEMI 1981, 20006...</h1></header><div class="pdf-download-card"><div class="pdf-download-card__header"><div class="pdf-download-card__icon">üì•</div><div class="pdf-download-card__title"><h3>‰∏ãËΩΩÂÆåÊï¥PDF</h3><p class="pdf-download-card__doc-title">M6-1000 - ¬© SEMI 1981, 20006...</p></div></div><div class="pdf-download-card__info"><div class="pdf-download-card__meta"><span class="pdf-download-card__label">Êñá‰ª∂Â§ßÂ∞è:</span><span class="pdf-download-card__value">N/A</span></div><div class="pdf-download-card__description">SEMIÊ†áÂáÜÊñáÊ°£</div></div><div class="pdf-download-card__actions"><a href="/pdfs/semi/099.pdf" class="pdf-download-card__button pdf-download-card__button--primary" download="099.pdf"><span class="pdf-download-card__button-icon">‚¨áÔ∏è</span>‰∏ãËΩΩPDF</a></div></div><hr><h2 class="anchor anchorWithStickyNavbar_LWe7" id="-Âπ∂ÊéíÊü•ÁúãmarkdownÊñáÊú¨--pdfÂéüÊñáÊ°£">üìñ Âπ∂ÊéíÊü•ÁúãÔºöMarkdownÊñáÊú¨ + PDFÂéüÊñáÊ°£<a href="#-Âπ∂ÊéíÊü•ÁúãmarkdownÊñáÊú¨--pdfÂéüÊñáÊ°£" class="hash-link" aria-label="üìñ Âπ∂ÊéíÊü•ÁúãÔºöMarkdownÊñáÊú¨ + PDFÂéüÊñáÊ°£ÁöÑÁõ¥Êé•ÈìæÊé•" title="üìñ Âπ∂ÊéíÊü•ÁúãÔºöMarkdownÊñáÊú¨ + PDFÂéüÊñáÊ°£ÁöÑÁõ¥Êé•ÈìæÊé•">‚Äã</a></h2><div class="splitViewContainer_iH6n"><div class="controlBar_iKDH"><div class="controlGroup_BBJh"><button class="controlButton_cxQo" aria-label="ÊäòÂè†Â∑¶‰æßÈù¢Êùø" title="ÊäòÂè†Markdown">üìù</button><button class="controlButton_cxQo" aria-label="ÊäòÂè†Âè≥‰æßÈù¢Êùø" title="ÊäòÂè†PDF">üìÑ</button><button class="controlButton_cxQo" aria-label="ÈáçÁΩÆÂ∏ÉÂ±Ä" title="ÈáçÁΩÆ‰∏∫ÈªòËÆ§Â∏ÉÂ±Ä">üîÑ</button></div><div class="hint_qO3d">üí° ÊãñÊãΩÂàÜÈöîÊù°Ë∞ÉÊï¥ÂÆΩÂ∫¶</div></div><div class="panesContainer_qYAM"><div id="split-pane-left" class="splitPane_s_c3 leftPane_O8eB" aria-hidden="false"><hr><p>title: &quot;M6-1000 - ¬© SEMI 1981, 20006...&quot;
description: &quot;SEMIÊ†áÂáÜÊñáÊ°£&quot;
sidebar_label: &quot;M6-1000 - ¬© SEMI 1981, 20006...&quot;
sidebar_position: 99
tags: <!-- -->[&#x27;SEMI&#x27;, &#x27;Standard&#x27;]<!-- -->
custom_props:
source_type: &#x27;pdf&#x27;
source_file: &#x27;semi-chapter-099.pdf&#x27;
chapter: 99</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="page_count-50">page_count: 50<a href="#page_count-50" class="hash-link" aria-label="page_count: 50ÁöÑÁõ¥Êé•ÈìæÊé•" title="page_count: 50ÁöÑÁõ¥Êé•ÈìæÊé•">‚Äã</a></h2><p>&lt;<!-- -->!-- Page 1 --<!-- -->&gt;</p><p>SEMI M6-1000 ¬© SEMI 1981, 2000 6 A BC D Figure 1Rectangular Mainly Square Photovoltaic Solar Cell Silicon Wafer Dimensions Table 2 Rectangular Mainly Square Photovoltaic Solar Cell Silicon Wafer Dimensions (letters as in Figure 1) Nominal Size (mm) Dimensions (mm) A B C DMax. Min. Max. Min. Max. Min. Max. Min.100 101 99 101 99 142.8 140.0 2.0 0.5125 126 124 126 124 187.2 175.4 2.0 0.5150 151 149 151 149 213.5 210.7 2.0 0.5200 201 199 201 199 284.3 281.4 2.0 0.5</p><p>&lt;<!-- -->!-- Page 2 --<!-- -->&gt;</p><p>SEMI M6-1000 ¬© SEMI 1981, 20007 A AB C CD D D D Figure 2Pseudo-Square Monocrystalline Photovoltaic Solar Cell Silicon Wafer Dimensions Table 3 Pseudo-Square Monocrystalline Photovoltaic Solar Cell Silicon Wafer Dimensions (letters as inFigure 2) Nominal size (mm) Dimensions (mm) A B C DMin. Max. Min. Max. Min. Max. Min. Max.100 99 101 124 126 71.9 77.9 10.6 14.6125 124 126 149 151 79.5 86.2 23.2 28.9150 149 151 174 176 86.4 93.7 27.6 32.3</p><p>&lt;<!-- -->!-- Page 3 --<!-- -->&gt;</p><p>SEMI M6-1000 ¬© SEMI 1981, 2000 8 APPENDIX 1 NOTE: The material in this appendix is an official part of SEMI M6 and was approved by full letter ballot procedures on July 28,2000 by the European Regional Standards Committee. A1-1 Crystal Orientation of Monocr ystalline siliconwafersA1-1.1 A typical crystal orientation fo r monocrystal-line silicon wafers is <!-- -->&lt;<!-- -->100<!-- -->&gt;<!-- -->.in the plane of the wafer.A1-2 Wafer resistivityA1-2.1 Typical wafer resistivity is betw een 0.5 Œ©-cmand 2 Œ©-cm.A1-3 Oxygen and Carbon ContentsA1-3.1 Typical values.A-1.3.1.1 Interstitial oxygen <!-- -->&lt;<!-- --> l  10 l8 at /cm 3 for CZmaterial and less than 8  10 17 at/cm3 for multicrystal-line wafers.A-1.3.1.2 Substitutional carbon <!-- -->&lt;<!-- --> 5  10 l 7 at/cm3 forCZ and 1  10 l8 at/cm3 for multicrystalline material.A1-4 Lifetime and Minority Carrier Diffusion LengthA1-4.1 Typical minority carrier lifetim e values forwafers used in the solar cell manufacturing process liein a range between 1 s and 20 s. NOTICE: SEMI makes no warranties orrepresentations as to the suitability of the guidelines setforth herein for any particular application. Thedetermination of the suitability of these guidelines issolely the responsibility of the user. Users are cautionedto refer to manufacturers instructions, product labels,product data sheets, and other relevant literaturerespecting any materials mentioned herein. Theseguidelines are subject to change without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 4 --<!-- -->&gt;</p><p>SEMI M8-0703 ¬© SEMI 1984, 20031 SEMI M8-0703SPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TESTWAFERS This specification was technically approved by the Global Silicon Wafer Committee and is the directresponsibility of the North American Silicon Wafer Committee. Current edition approved by the NorthAmerican Regional Standards Committee on April 11, 2003. Initially available at <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> June 2003;to be published July 2003. Originally published in 1984; previously published March 2001. NOTICE: This document was completely rewritten in2003. 1 Purpose1.1 This specification covers requirements for virginsilicon test wafers to be used for mechanical testing,and routine process monitoring in semiconductormanufacturing. 2 Scope2.1 This specification covers dimensional andcrystallographic properties of monocrystalline virginsilicon test wafers together with selected electrical andsurface defect characteristic.2.2 This specification covers virgin test wafers in allstandard wafer diameters from 2 inch to 300 mm. Itclassifies test wafers according to the items specified.It provides three classes of smaller diameter test wafers(through 125 mm), and two classes of larger diametertest wafers (from 150 mm).2.3 This specification does not cover test wafersintended for applications placing higher demands onsilicon wafers, such as particle counting, measuringresolution in a photolithography process, or monitoringmetallic contamination; for wafers to be used in theseapplications, the user should reference SEMI M24.2.4 For referee purposes, U.S. customary units shall beused for wafers of 2- and 3-inch nominal diameter andSI (System International), commonly called metricunits, for 100 mm and larger diameter wafers.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Referenced Standards3.1 SEMI StandardsSEMI M1  Specifications for PolishedMonocrystalline Silicon Wafers SEMI M18  Format for Silicon Wafer SpecificationForm for Order EntrySEMI M24  Specification for PolishedMonocrystalline Silicon Premium Wafers3.2 ASTM Standards1 F1241  Standard Terminology of Silicon Technology3.3 Other StandardsA comprehensive list of applicable standard testmethods from a variety of sources is given in Table 1 ofSEMI M18.NOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 4 Terminology4.1 Definitions of terms related to silicon wafertechnology are given in ASTM Terminology F1241.4.2 Definitions for some additional relevant terms aregiven in SEMI M1.4.3 The following definitions apply in the context ofthis specification:4.4 Definitions4.4.1 mechanical test wafer  silicon wafer suitablefor testing equipment with emphasis on dimensionaland structural characteristics only.4.4.2 process test wafer  silicon wafer suitable forprocess monitoring as well as some processingapplications in semiconductor manufacturing. Alsocalled monitor wafer.4.4.3 virgin test wafer  test wafer that has not beenused previously in semiconductor manufacturing. 1 American Society for Testing and Materials, 100 Barr HarborDrive, West Conshohocken, Pennsylvania 19428-2959, USA.Telephone: 610.832.9585, Fax: 610.832.9555 Website:<a href="http://www.astm.org" target="_blank" rel="noopener noreferrer">www.astm.org</a></p><p>&lt;<!-- -->!-- Page 5 --<!-- -->&gt;</p><p>SEMI M8-0703 ¬© SEMI 1984, 2003 2 5 Ordering Information5.1 Small Diameter Wafers5.1.1 Items that may be specified when ordering siliconwafers are listed in SEMI M18. Not all of these itemsare required for ordering small diameter (2 in., 3 in.,100 mm, and 125 mm) test wafers. The followingitems are included in the three specification groupsshown in Table 1; numbers in square brackets followingthe item are the item numbers in SEMI M18:5.1.1.1 Group 1, General and Geometrical  Growthmethod <!-- -->[<!-- -->1.1<!-- -->]<!-- -->, diameter <!-- -->[<!-- -->6.1<!-- -->]<!-- -->, surface orientation <!-- -->[<!-- -->6.9<!-- -->]<!-- -->,thickness <!-- -->[<!-- -->6.7<!-- -->]<!-- -->, orientation fiducials (flats and notches)<!-- -->[<!-- -->6.26.5<!-- -->]<!-- -->, and edge profile <!-- -->[<!-- -->6.6<!-- -->]<!-- -->.5.1.1.2 Group 2, Surface Characteristics  Surfacedefects as listed in Tables 3 and 4 <!-- -->[<!-- -->7.17.2, 8.18.16<!-- -->]<!-- -->.5.1.1.3 Group 3, Basic Intrinsic Properties Conductivity type <!-- -->[<!-- -->1.3<!-- -->]<!-- -->, dopant <!-- -->[<!-- -->1.4<!-- -->]<!-- -->, and resistivity<!-- -->[<!-- -->2.1<!-- -->]<!-- -->.Table 1 Classifications for Small Diameter WafersClassification Applicable Specification GroupsA 1, 2, 3B 1, 2C 1 5.1.2 Not all of the above items must be specifiedexplicitly; the specifications for many of the items aredetermined by the combination of wafer classificationand nominal diameter. In all cases, the following mustbe specified on the purchase order for all classes ofsmall diameter test wafers:5.1.2.1 Wafer Classification (A, B or C),5.1.2.2 Nominal diameter and surface orientation,5.1.2.3 Growth method (see Section 7.1),5.1.2.4 Lot acceptance procedures (see Section 9.1),5.1.2.5 Certification (if required) (see Section 12),5.1.2.6 Packing and Marking (see Section 13),5.1.2.7 Any options listed in the table, and5.1.2.8 Appropriate test methods when more than oneis listed for the parameter in Table 1 of SEMI M18.5.1.3 For Class A and B test wafers, that requirecontrolled surface characteristics, certain surface defectlimits (see Section 11), must be specified in addition tothe items listed in Section 5.1.2, see Table 3, Sections8.18.16. 5.1.4 For Class A wafers, the following must bespecified in addition to the items listed in Sections 5.1.2and 5.1.3 (see Section 8.1):5.1.4.1 Conductivity type5.1.4.2 Resistivity5.2 Large Diameter Wafers5.2.1 Items that may be specified when ordering siliconwafers are listed in SEMI M18. Not all of these itemsare required for ordering large diameter (150, 200, and300 mm) test wafers. The following items are includedin the two specification groups shown in Table 2;numbers in square brackets following the item are theitem numbers in SEMI M18.Table 2 Wafer Classifications for Large DiameterWafersClassifications Applicable Specification GroupsMechanical 1Process 1, 25.2.1.1 Group 1, General and Geometrical  Growthmethod <!-- -->[<!-- -->1.1<!-- -->]<!-- -->, diameter <!-- -->[<!-- -->6.1<!-- -->]<!-- -->, surface orientation <!-- -->[<!-- -->6.9<!-- -->]<!-- -->,thickness <!-- -->[<!-- -->6.7<!-- -->]<!-- -->, orientation fiducials (flats and notches)<!-- -->[<!-- -->6.26.5<!-- -->]<!-- -->, and edge profile <!-- -->[<!-- -->6.6<!-- -->]<!-- -->.5.2.1.2 Group 2, Surface and Intrinsic Properties Surface defects as listed in Table 3 <!-- -->[<!-- -->7.17.2, 8.18.16<!-- -->]<!-- -->,conductivity type <!-- -->[<!-- -->1.3<!-- -->]<!-- -->, dopant <!-- -->[<!-- -->1.4<!-- -->]<!-- -->, and resistivity<!-- -->[<!-- -->2.1<!-- -->]<!-- -->.5.2.2 Not all the specifications must be specifiedexplicitly; the specifications for many of the items aredetermined by wafer classification and nominaldiameter. In all cases the following must be specifiedon the purchase order for all classes of large diametertest wafers:5.2.2.1 Wafer Classification (Mechanical or Process),5.2.2.2 Nominal diameter and surface orientation,5.2.2.3 Growth method (see Section 7.1),5.2.2.4 Lot acceptance procedures (see Section 9.1),5.2.2.5 Certification (if required) (see Section 12),5.2.2.6 Packing and Marking (see Section 13),5.2.2.7 Any options listed in the table, and5.2.2.8 Appropriate test methods when more than oneis listed for the parameter in Table 1 of SEMI M18. 6 Dimensions and Permissible Variations6.1 The material shall conform to the parameters asspecified in Table 3, 4, or 5.</p><p>&lt;<!-- -->!-- Page 6 --<!-- -->&gt;</p><p>SEMI M8-0703 ¬© SEMI 1984, 20033 6.2 If test wafers are specified to be edge contoured,the profile shall conform to the requirements in Section5.2 of SEMI M1 and to the dimension Cy in theassociated polished silicon wafer standard applicable tothe same nominal diameter and thickness. If edgeprofiling is not specified explicitly, there is nospecification for the geometrical dimensions of anyprofiles that may exist on the wafers.6.3 The material shall conform to the crystallographicorientation details as listed in the tables. 7 Materials and Manufacture7.1 The material shall consist of wafers from crystalsgrown by the process specified in the purchase order orcontract. 8 Electrical Requirements8.1 Class A test wafers and process test wafers (only)shall conform to the details specified in the purchaseorder or contract, as follows:8.1.1 Conductivity type8.1.2 Resistivity 9 Sampling9.1 Unless otherwise specified, ASTM Practice E 122shall be used. When so specified, appropriate samplesizes shall be selected from each lot in accordance withANSI/ASQC Z1.4. Each quality characteristic shall beassigned an acceptable quality level (AQL) and lot totalpercent defective (LTPD) value in accordance withANSI/ASQC Z1.4 definitions for critical, major, andminor classifications. If desired and so specified in thecontract or order, each of these classifications mayalternatively be assigned cumulative AQL and LTPDvalues. Inspection levels shall be agreed upon betweenthe supplier and the purchaser. 10 Test MethodsNOTE 1: Silicon wafers are extremely fragile. While themechanical dimensions of a wafer can be measured by use oftools such as micrometer calipers and other conventionaltechniques, the wafer may be damaged physically in ways thatare not immediately evident. Special care must therefore beused in the selection and execution of measurement methods.NOTE 2: The crystal growth method (for example,Czochralski or Float Zone) and dopant (for example, boron,phosphorous or antimony) used are difficult to ascertain infinished wafers. Verification test procedures for certificationof these characteristics shall be agreed upon between thesupplier and the purchaser.10.1 Use test methods for the specified quantities aslisted in Table 1 of SEMI M18. 11 Surface Defect Criteria11.1 Minimal Conditions or Dimensions  Theminimal conditions or dimensions for defects statedbelow shall be used for determining wafer acceptability.Anomalies smaller than these limits shall not beconsidered defects.11.2 area contamination  any foreign matter on thesurface in localized areas which is revealed under theinspection lighting conditions as discolored, mottled, orcloudy appearance resulting from smudges, stains,water spots, etc.11.3 crack  any anomaly conforming to thedefinition and greater than 0.25 mm (0.010 inch) intotal length.11.4 crow&#x27;s foot  any anomaly conforming to thedefinition and greater than 0.25 mm (0.010 inch) intotal length.11.5 dimple  any smooth surface depression greaterthan 3 mm in diameter.11.6 edge chip and indent  any edge anomalyincluding saw exit marks conforming to the definitionand greater than 0.25 mm (0.010 inch) in radial depthand peripheral length.11.7 hand scribe mark  any mark such as that causedby a diamond scribe that is visible under diffuseillumination.11.8 haze  haze is indicated when the image of anarrow beam tungsten lamp filament is detectable onthe polished wafer surface. (Under some conditionscontamination may appear as haze.)11.9 orange peel  any roughened surface conformingto the definition that is observable under diffuseillumination.11.10 particulate contamination  distinct particlesresting on the surface, which is revealed under,collimated light as bright points.11.11 pit  any individually distinguishable non-removable surface anomaly conforming to thedefinition and visible when viewed under high intensityillumination.11.12 saw marks  any surface irregularitiesconforming to the definition that is observable underdiffuse illumination.11.13 scratch  any anomaly conforming to thedefinition and having a length-to-width ratio greaterthan 5:1.11.14 slip  any pattern of short ridges aligned along<!-- -->&lt;<!-- -->110<!-- -->&gt;<!-- --> directions and visible under diffuse illumination.</p><p>&lt;<!-- -->!-- Page 7 --<!-- -->&gt;</p><p>SEMI M8-0703 ¬© SEMI 1984, 2003 4 11.15 striations  any helical features conforming tothe definition and visible under diffuse illumination. 12 Certification12.1 Upon request of the purchaser in the contract ororder, a manufacturers or suppliers certification thatthe material was manufactured and tested in accordancewith this specification, together with a report of the testresults, shall be furnished at the time of shipment.12.2 In the interest of controlling inspection costs, thesupplier and the purchaser may agree that the materialshall be certified as capable of meeting certainrequirements. In this context, capable of meetingshall signify that the supplier is not required to performthe appropriate tests in Section 9. However, if thepurchaser performs the test and the material fails to meet the requirement, the material may be subject torejection. 13 Packing and Marking13.1 Special packing requirements shall be subject toagreement between the supplier and the purchaser.Otherwise, all wafers shall be handled, inspected, andpacked in such a manner as to avoid chipping,scratches, and contamination, and in accordance withthe best industry practices, to provide ample protectionagainst damage during shipment.13.2 The wafers supplied under this specification shallbe identified by appropriately labeling the outside ofeach box or other container and each subdivisionthereof in which it may reasonably be expected that thewafers will be stored prior to further processing.Table 3 Specifications for Small Diameter Silicon Test WafersItem SpecificationCLASSIFICATIONA B C1.0 General Characteristics1.1 Growth Method User specified1.2 Crystal Orientation User specified1.2.1 Crystal Orientation User specified1.3 Conductivity Type User specified1.4 Dopant User specified1.5 Nominal Edge Exclusion Distance forFQANot specified 2.0 Electrical Characteristics2.1 Resistivity User specified2.2 Radial Resistivity Variation (RRG) Optional2.3 Resistivity Striations Unspecified2.4 Minority Carrier Lifetime Unspecified 3.0 Chemical Characteristics3.1 Oxygen Concentration Unspecified3.2 Radial Oxygen Variation Unspecified3.3 Carbon Concentration Unspecified 4.0 Structural Characteristics4.1 Dislocation Etch Pit Density None Optional Unspecified4.2 Slip None Optional Unspecified4.3 Lineage None Optional Unspecified4.4 Twins None Optional Unspecified4.5 Swirl None Optional Unspecified4.6 Shallow Pits None Optional Unspecified4.7 OISF Optional Optional Unspecified4.8 Oxide Precipitates Unspecified</p><p>&lt;<!-- -->!-- Page 8 --<!-- -->&gt;</p><p>SEMI M8-0703 ¬© SEMI 1984, 20035 Item SpecificationCLASSIFICATIONA B C5.0 Wafer Preparation Characteristics5.1 Wafer ID Marking Optional Optional Unspecified5.2 Front Surface Thin Films Optional Optional Unspecified5.3 Denuded Zone Optional Optional Unspecified5.4 Extrinsic Gettering Optional Optional Unspecified5.5 Backseal Optional Optional Unspecified5.6 Annealing Optional Optional Unspecified 6.0 Mechanical Characteristics6.1 Diameter2.00 inch ¬± 0.015 in. 0.020 in. 0.030 in.3.00 inch ¬± 0.020 in. 0.025 in. 0.050 in.100 mm ¬± 0.20 mm 0.50 mm 1.00 mm125 mm ¬± 0.20 mm 0.50 mm 1.00 mm6.2 Primary Flat Dimension2.00 inch (flat length) 0.5000.750 in. 0.5000.750 in. 0.5000.750 in.3.00 inch (flat length) 0.7501.00 in. 0.7501.00 in. 0.7501.00 in.100 mm (flat length) 3035 mm 2837 mm 2837 mm125 mm (flat length) 4045 mm 3847 mm 3847 mm6.3 Primary Flat Orientation <!-- -->{<!-- -->110<!-- -->}<!-- --> ¬± 26.4 Secondary Flat Length Unspecified6.5 Secondary Flat Location Unspecified6.6 Edge Profile 5.2 of SEMI M1 Optional6.7 Thickness2 inch 0.00950.0125 in. 0.00900.013 in. 0.00800.0130 in.3 inch 0.01350.0165 in. 0.0130.017 in. 0.0120.018 in.100 mm (SEMI M1.5) 505545 m 500550 m 475575 m100 mm (SEMI M1.6) 605645 m 600650 m 575675 m125 mm 605645 m 600650 m 575675 m6.8 Thickness Variation (TTV) Unspecified6.9 Surface Orientation User specified Optional Unspecified6.10 Bow Unspecified6.11 Warp Unspecified6.12 Sori Unspecified6.13 Flatness/Global Unspecified6.14 Flatness/Site Unspecified 7.0 Front Surface Chemistry7.1 Surface Metal ContaminationSodium Optional Unspecified UnspecifiedAluminum Optional Unspecified UnspecifiedPotassium Optional Unspecified UnspecifiedChromium Optional Unspecified UnspecifiedIron Optional Unspecified UnspecifiedNickel Optional Unspecified UnspecifiedCopper Optional Unspecified Unspecified</p><p>&lt;<!-- -->!-- Page 9 --<!-- -->&gt;</p><p>SEMI M8-0703 ¬© SEMI 1984, 2003 6 Item SpecificationCLASSIFICATIONA B CZinc Optional Unspecified Unspecified7.2 Surface Organics Optional Unspecified Unspecified 8.0 Front Surface Visual Characteristics8.1 Scratches (# of) Unspecified(cumulative length) R/5 R/2 Unspecified8.2 Pits None Unspecified8.3 Haze None Unspecified8.4 Localized Light Scatterers (Density per square meter with 4 mm edge exclusion) 2 inch ‚â§1900 ‚â§5000 Unspecified3 inch ‚â§1900 ‚â§5000 Unspecified100 mm ‚â§1900 ‚â§5000 Unspecified125 mm ‚â§1900 ‚â§5000 Unspecified8.5 Contamination/area None Unspecified8.6 Edge Chips None Unspecified8.7 Edge Cracks None Unspecified8.8 Cracks, Crow&#x27;s feet None Unspecified8.9 Craters None Unspecified8.10 Dimples None Unspecified8.11 Grooves None Unspecified8.12 Mounds None Unspecified8.13 Orange Peel None Unspecified8.14 Saw Marks None Unspecified8.15 Dopant Striation Rings None Unspecified8.16 Stains None Unspecified 9.0 Back Surface Characteristics9.1 Edge Chips None Unspecified9.2 Cracks, Crow&#x27;s feet None Unspecified9.3 Contamination/Area None Unspecified9.4 Saw Marks None Unspecified9.5 Stains None Unspecified9.6 Roughness Unspecified9.7 Brightness (gloss) UnspecifiedTBD(NOTE 1)Back Surface Finish Unspecified NOTE 1: A revision to SEMI M18 to provide this item number is being developed. When this revision is completed, this specification will berevised to include the assigned item number from SEMI M18.</p><p>&lt;<!-- -->!-- Page 10 --<!-- -->&gt;</p><p>SEMI M8-0703 ¬© SEMI 1984, 20037 Table 4 Specifications for Large Diameter Silicon Test WafersItem SpecificationCLASSIFICATIONMECHANICAL PROCESS1.0 General Characteristics1.1 Growth Method CZ or MCZ CZ or MCZ1.2 Crystal Orientation Unspecified User specified1.3 Conductivity Type Unspecified <!-- -->[<!-- --> <!-- -->]<!-- -->P or <!-- -->[<!-- --> <!-- -->]<!-- -->N1.4 Dopant Unspecified <!-- -->[<!-- --> <!-- -->]<!-- -->Boron <!-- -->[<!-- --> <!-- -->]<!-- -->Phosphorus1.5 Nominal Edge ExclusionDistance for FQA3 mm 2.0 Electrical Characteristics2.1 Resistivity Unspecified ‚â•1 Œ©cm2.2 Radial Resistivity Variation (RRG) Unspecified2.3 Resistivity Striations Unspecified2.4 Minority Carrier Lifetime Unspecified 3.0 Chemical Characteristics3.1 Oxygen Concentration Unspecified3.2 Radial Oxygen Variation Unspecified3.3 Carbon Concentration Unspecified 4.0 Structural Characteristics4.1 Dislocation Etch Pit Density Unspecified <!-- -->&lt;<!-- --> 500/cm24.2 Slip Unspecified None4.3 Lineage Unspecified None4.4 Twins Unspecified None4.5 Swirl Unspecified4.6 Shallow Pits Unspecified4.7 OISF Unspecified4.8 Oxide Precipitates Unspecified 5.0 Wafer Preparation Characteristics5.1 Wafer ID Marking Optional5.2 Front Surface Thin Films Unspecified5.3 Denuded Zone Unspecified5.4 Extrinsic Gettering Unspecified5.5 Backseal Unspecified5.6 Annealing Unspecified 6.0 Mechanical Characteristics6.1 Diameter150 mm ¬± SEMI M1.8 or SEMI M1.13200 mm ¬± SEMI M1.9 or SEMI M1.10300 mm ¬± SEMI M1.156.2 Primary Flat Dimension(or Notch Depth)150 mm (flat length) SEMI M1.8 or SEMI M1.13</p><p>&lt;<!-- -->!-- Page 11 --<!-- -->&gt;</p><p>SEMI M8-0703 ¬© SEMI 1984, 2003 8 Item SpecificationCLASSIFICATIONMECHANICAL PROCESS 200 mm (notch depth) SEMI M1.9200 mm (flat diameter) SEMI M1.10300 mm (notch depth) SEMI M1.156.3 Primary Flat/Notch Orientation SEMI M16.4 Secondary Flat Length SEMI M1.8 or SEMI M1.13 (150 mm) or SEMI M1.10 (200 mm)Secondary Flat Length (300 mm) None6.5 Secondary Flat Location SEMI M16.6 Edge Profile 5.2 of SEMI M16.7 Thickness150 mm (SEMI M1) SEMI M1.8 or SEMI M 1.13 200 mm (notched or flatted) SEMI M1.9 or SEMI M1.10300 mm SEMI M1.156.8 Thickness Variation (TTV) Unspecified6.9 Surface Orientation(for all diameters up to 200 mm)Unspecified Surface Orientation (for 300 mm) Unspecified6.10 Bow Unspecified6.11 Warp Unspecified6.12 Sori Unspecified6.13 Flatness/Global Unspecified6.14 Flatness/Site Unspecified7.0 Front Surface Chemistry7.1 Surface Metal Concentration Unspecified See Note 1.8.0 Front Surface VisualCharacteristics8.1A Scratches (macro)  total length Unspecified None8.1B Scratches (micro)  total length Unspecified ‚â§ 0.10  Diameter8.2 Pits Unspecified None8.3 Haze Unspecified None8.4 Localized Light Scatterers Unspecified See Note 2. 150 mm Unspecified ‚â§ 0.20/cm2 @ ‚â• 0.20 m200 mm Unspecified ‚â§ 0.20/cm2 @ ‚â• 0.20 m300 mm Unspecified ‚â§ 0.20/cm2 @ ‚â• 0.20 m8.5 Contamination/area Unspecified None8.6 Edge Chips Unspecified None8.7 Edge Cracks Unspecified None8.8 Cracks, Crows feet Unspecified None8.9 Craters Unspecified None8.10 Dimples Unspecified None8.11 Grooves Unspecified None8.12 Mounds Unspecified None8.13 Orange Peel Unspecified None8.14 Saw Marks Unspecified None</p><p>&lt;<!-- -->!-- Page 12 --<!-- -->&gt;</p><p>SEMI M8-0703 ¬© SEMI 1984, 20039 Item SpecificationCLASSIFICATIONMECHANICAL PROCESS 9.0 Back Surface Characteristics9.1 Edge Chips Unspecified None9.6 Roughness Unspecified9.7 Brightness (gloss)150 mm/200 mm Unspecified300 mm ‚â• 80%9.8 Localized Light Scatterers (LLSs) Unspecified9.9 Scratches (macro) Unspecified <!-- -->&lt;<!-- --> 0.25  Diameter9.10 Scratches (micro) Unspecified 10.0 Other CharacteristicsTBD(See Note 3.)150 mm/200 mm Unspecified TBD(See Note 3.)300 mm Unspecified Polished NOTE 1: Test wafers are cleaned according to a defined prime wafer supplier process, with a stated capability for surface metals. Test wafercharacteristics are defined to be the unsorted process capability for these parameters and accordingly, will not be sorted. Products neededspecial surface metal requirements should be described by SEMI M24 criteria.NOTE 2: Test wafers are cleaned according to a defined prime wafer supplier process, with a stated capability for removable LLS. Test wafercharacteristics are defined to be the unsorted process capability for these parameters and accordingly, will not be sorted. Products needingspecial LLS requirements should be described by SEMI M24 criteria.NOTE 3: A revision to SEMI M18 to provide this item number is being developed. When this revision is completed, this specification will berevised to include the assigned item number from SEMI M18.</p><p>&lt;<!-- -->!-- Page 13 --<!-- -->&gt;</p><p>SEMI M8-0703 ¬© SEMI 1984, 2003 10 Table 5 Guide for Specifying 200 mm &amp; 300 mm Polished Silicon Process Test Wafers for AdvancedApplicationsItem Process Test Wafers0.18 m or 0.13 m Design Rule1.0 GENERAL CHARACTERISTICS1.1 Growth Method CZ or MCZ1.2 Crystal Orientation <!-- -->&lt;<!-- -->100<!-- -->&gt;<!-- -->1.3 Conductivity Type P1.4 Dopant Boron1.5 Nominal Edge Exclusion 3 mm 2.0 ELECTRICAL CHARACTERISTICS2.1 Resistivity 0.5 50.0 Œ©cm2.2 Radial Resistivity Variation Unspecified2.3 Resistivity Striations Unspecified2.4 Minority Carrier Recombination Lifetime Unspecified 3.0 CHEMICAL CHARACTERISTICS3.1.1 Oxygen Concentration Unspecified3.2 Radial Oxygen Variation Unspecified3.3 Carbon Concentration Unspecified 4.0 STRUCTURAL CHARACTERISTICS4.1 Dislocation Etch Pit Density Unspecified4.2 Slip None4.3 Lineage None4.4 Twins None4.5 Swirl Unspecified4.6 Shallow pits Unspecified4.7 Oxidation-Induced Stacking Faults (OSF) Unspecified4.8 Oxide Precipitates Unspecified 5.0 WAFER PREPARATIONCHARACTERISTICS5.1 Wafer ID Marking200 mm300 mmUser SpecifiedSEMI M1.155.2 Front Surface Thin Films None5.3 Denuded Zone None5.4 Extrinsic Gettering None5.5 Backseal None 6.0 MECHANICAL CHARACTERISTICS6.1 Diameter SEMI M16.2 Primary Fiducial Location SEMI M16.3 Primary Fiducial Dimension SEMI M16.6 Edge Profile SEMI M1</p><p>&lt;<!-- -->!-- Page 14 --<!-- -->&gt;</p><p>SEMI M8-0703 ¬© SEMI 1984, 200311 Item Process Test Wafers0.18 m or 0.13 m Design Rule6.7 ThicknessTargetToleranceSEMI M1¬± 25 m6.8 Thickness Variation (TTV) Unspecified6.9 Wafer Surface Orientation <!-- -->{<!-- -->100<!-- -->}<!-- --> ¬± 1 deg6.11 Warp SEMI M16.12 Sori Unspecified6.14 Flatness/Site Unspecified 7.0 FRONT SURFACE CHEMISTRY7.1 Surface Metal Concentration: See Note 1. 8.0 FRONT SURFACE CRITERIA8.1 A Scratches (macro)  total length None8.1 B Scratches (micro)  total length ‚â§ 0.10  Diameter8.2 Pits None8.3 Haze None by Bright Light Inspection8.4 Localized Light Scatterers See Note 2.8.5 Contamination/Area None8.6 Edge Chips None8.7 Edge Cracks None8.8 Crack, crows feet None8.9 Craters None8.10 Dimples None8.11 Grooves None8.12 Mounds None8.13 Orange Peel None8.14 Saw Marks None9.0 BACK SURFACE CRITERIA9.1 Edge Chips None9.6 Roughness Unspecified9.7 Brightness (Gloss) 200 mm300 mmUnspecifiedSEMI M1.159.8 Scratches (macro)  total length 0.5  diameter9.9 Scratches (micro)  total length Unspecified9.10 Localized Light Scatters Unspecified 10.0 OTHER CHARACTERISTICSTBD(See Note 3).Edge Condition Bright Etched or Polished NOTE 1: Test wafers are cleaned according to a defined prime wafer supplier process, with a stated capability for removable LLS. Test wafercharacteristics are defined to be the unsorted process capability for these parameters and accordingly, will not be sorted. Products needingspecial LLS requirements should be described by SEMI M24 criteria.NOTE 2: Test wafers are cleaned according to a defined prime wafer supplier process, with a stated capability for surface metals. Test wafercharacteristics are defined to be the unsorted process capability for these parameters and accordingly, will not be sorted. Products neededspecial surface metal requirements should be described by SEMI M24 criteria.NOTE 3: The A revision to SEMI M18 to provide this designation item number is in process being developed. When the this revision to SEMIM18 is completed, this document specification will be revised to include the assigned item number from SEMI M18 designation.</p><p>&lt;<!-- -->!-- Page 15 --<!-- -->&gt;</p><p>SEMI M8-0703 ¬© SEMI 1984, 2003 12 NOTICE: SEMI makes no warranties or representations as to the suitability of the standard set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These standards are subject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copy-rightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 16 --<!-- -->&gt;</p><p>SEMI M9-0999 ¬© SEMI 1986, 19991 SEMI M9-0999SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUMARSENIDE SLICES NOTE: This specification was modified in September 1999 to correct an editorial error present in Figure 4A.A Publication Improvement Proposal (PIP) form was submitted in August 1999. 1 Preface1.1 These specifications cover two groups of substraterequirements for monocrystalline high-purity galliumarsenide wafers used in semiconductor and electronicdevice manufacture. Dimensional and crystallographicorientation characteristics and limits on surface defectsare the only standardized properties set forth below.1.2 A complete purchase specifica tion may requirethat additional physical, electrical, and bulk propertiesbe defined. These properties are listed, together withtest methods suitable for determining their magnitudewhere such procedures are documented.1.3 These specifications are direct ed specifically togallium arsenide wafers with one or both sidespolished. Unpolished wafers or wafers with epitaxialfilms are not covered; however, purchasers of suchwafers may find these specifications helpful in definingtheir requirements.1.4 The material is Single Crystal Gallium Arsenide(GaAs) having a cubic zinc blende structure and havingthe following properties. The following properties arefor use as guidelines:Density 5.316 gm/cm3 Melting Point 1238¬∞CDielectric Constant 13.1Lattice Parameter 5.654 Energy Gap 1.42 eV 1.5 For reference purposes, SI (Sy stem International,commonly called metric) units shall be used. 2 Applicable Documents2.1 ASTM Standards1E 122  Practice for Choice of Sample Size toEstimate Average Quality of a Lot or ProcessF 26  Test Methods for Determining the Orientationof a Semiconductive Single Crystal 1 American Society for Testing and Materials, 100 Barr HarborDrive, West Conshohoken, PA 19428-2959 (All cited standardsexcept for E 122 may be found in Volume 10.05 of the Annual Book ofASTM Standards; E 122 may be found in Volume 14.02.) F 76  Test Methods for Measuring Hall Mobility andHall Coefficient in Extrinsic Semiconductor SingleCrystalsF 154  Practices and Nomenclature for Identificationof Structures and Contaminants Seen on SpecularSilicon SurfacesF 523  Practice for Unaided Visual Inspection ofPolished Silicon SlicesF 533  Test Method for Thickness and ThicknessVariation of Silicon SlicesF 534  Test Method for Bow of Silicon SlicesF 613  Test Method for Measuring Diameter ofSilicon Slices and WafersF 657  Test Method for Measuring Warp and TotalThickness Variation on Silicon Slices and Wafers by aNon-Contact Scanning MethodF 671  Test Method for Measuring Fiducial FlatLength and DeviationF 928  Test Method for Edge Contour of SiliconWafers 2.2 Other Standard2ANSI/ASQC Z1.4-1993  Sampling Procedures andTables for Inspection by Attributes 3 Definitions3.1 Bow  of a semiconductor sli ce or wafer, ameasure of concave or convex deformation of themedian surface of a slice or wafer, independent of anythickness variation which may be present. Bow is abulk property of the test specimen, not a property of anexposed surface. Generally, bow is determined with atest specimen in a free, unclamped condition. Units ofbow are generally micrometers or inches.3.2 Dopant  a chemical element, usually from thesecond, fourth, or sixth columns of the periodic tablefor the case of III-V compounds, incorporated in traceamounts in a semiconductor crystal to establish itsconductivity type and resistivity. 2 American Society for Quality Control, 611 East Wisconsin Avenue,Milwaukee, WI 53202</p><p>&lt;<!-- -->!-- Page 17 --<!-- -->&gt;</p><p>SEMI M9-0999 ¬© SEMI 1986, 1999 2 3.3 Lot  for the purpose of this d ocument, (a) all ofthe wafers of nominally identical size andcharacteristics contained in a single shipment, or (b)subdivisions of large shipments consisting of wafers asabove which have been identified by the supplier asconstituting a lot.3.4 Flat Diameter  the linear dim ension across thesurface of a semiconductor wafer from the center of theflat through the wafer center to the circumference of thewafer on the opposite edge along the diameterperpendicular to the flat. (See Figure 6.)NOTE 4  The flat diameter may be associated withthe primary orientation flat, with a secondary flat, ifpresent, or with any other flat, if present. In such cases,the terms may be modified as primary orientation flatdiameter, secondary flat diameter, etc. 3.5 Orthogonal Misorientation  in <!-- -->{<!-- -->100<!-- -->}<!-- --> wafers cutintentionally off-orientation, the angle between theprojection of the vector normal to the slice surface ontothe <!-- -->{<!-- -->100<!-- -->}<!-- --> plane and the projection on that plane of thenearest direction. (See Figure 5.)3.6 Total Thickness Variation  ( TTV) the differencebetween the maximum and minimum thickness valuesof a slice or wafer encountered during a scan pattern ora series of point requirements. TTV is generallyexpressed in micrometers or mils (thousandths of aninch).3.7 Warp  of a semiconductor sl ice or wafer, thedifference between the maximum and minimumdistances of the median surface of the slice or waferfrom a reference plane, encountered during a scanpattern. Warp is a bulk property of the test specimen,not a property of an exposed surface. Warp is generallyexpressed in micrometers or mils (thousandths of aninch).3.8 Edge Contouring  on slices whose edges havebeen shaped by mechanical and/or chemical means, adescription of the profile of the boundary of the slicejoining the front and back sides. 4 Ordering Information4.1 Purchase orders for gallium ar senide wafersfurnished to this specification shall include thefollowing items:4.1.1 Nominal diameter (see applica ble SEMIStandard for polished GaAs wafers),4.1.2 Thickness (see applicable SEM l Standard forpolished GaAs wafers),4.1.3 Total Thickness Variation (see applicable SEMIStandard for polished GaAs wafers), 4.1.4 Surface orientation (see applic able SEMIStandard for polished GaAs wafers). There are twooptions of flat location for 2&quot; and 3&quot; diameter polishedmono-crystalline GaAs wafers for integrated circuit andoptoelectronic applications. They are V-Groove (asillustrated in Figures 1 and 3) and Dove-Tail (asillustrated in Figures 2 and 4). These designationsdescribe the shape of groove that can be etchedperpendicular to the primary flat.The following are the options of wafer surfaceorientation:A. (100) ¬± 0.5¬∞ as shown in Figures 1 and 2B. For V-Groove option:(100) off 2¬∞ toward the (110) plane which is locatedbetween the primary and secondary flats as shown inFigure 3. Figure 5 illustrates orthogonal misorientation.For Dove-Tail option:(100) off 2¬∞ toward any of the nearest (110) planes asshown in Figure 4. Figure 5 illustrates orthogonalmisorientation. 4.1.5 Lot Acceptance Procedures (se e Section 8),4.1.6 Certification (see Section 11),4.1.7 Packing and Marking (see Sec tion 12).4.2 Optional Criteria  The follo wing items may bespecified optionally in addition to those listed above:4.2.1 Crystal Growth Method,4.2.2 Etch Pit Density (EPD) of Cry stal,4.2.3 Crystal Growth Perfection,4.2.4 Impurity Type,4.2.5 Surface Condition of Wafer,4.2.6 Edge Contour,4.2.7 Mobility,4.2.8 Resistivity,4.2.9 Carrier Concentration,4.2.10 Thermal Conversion Characte ristics. 5 Dimensions and Permissi ble Variations5.1 The material shall conform to the dimensions anddimensional tolerances as specified in the applicablepolished gallium arsenide slice standard.5.2 If edge contoured wafers are s pecified on thepurchase order, the profile shall conform to thefollowing requirements at all points on the waferperiphery.</p><p>&lt;<!-- -->!-- Page 18 --<!-- -->&gt;</p><p>SEMI M9-0999 ¬© SEMI 1986, 19993 5.2.1 When the wafer is aligned with the SEMI WaferEdge Profile Template (see Figure 6) so that the x-axisof the template is coincident with the wafer surface andthe y-axis of the template is tangent with the outermostradial portion of the contour, the wafer edge profilemust be contained within the clear region of thetemplate. (See Figure 7 for example of acceptable andunacceptable contours.)5.2.2 No sharp points or protrusions are permittedanywhere on the wafer edge contour.5.2.3 Cosmetic attributes of the edge contour are notcovered by this specification. They shall be agreedupon between supplier and purchaser. 6 Materials and Manufactur e6.1 The material shall consist of w afers from ingotsgrown to the material definition specified in thepurchase order or contract. 7 Physical Requirements7.1 The material shall conform to the crystallographicorientation details as specified in the applicablepolished gallium arsenide slice standard.7.2 The material shall conform to the details specifiedin the purchase order or contract as follows:7.2.1 Conduction Type,7.2.2 Dopant,7.2.3 Carrier Concentration,7.2.4 Resistivity,7.2.5 Thermal Conversion Characte ristics,7.2.6 Etch Pit Density,7.2.7 Mobility,7.2.8 Surface Characteristics,7.2.9 Growth Methods. 8 Sampling8.1 Unless otherwise specified, Pr actice E 122 shall beused. When so specified, appropriate sample sizes shallbe selected from each lot in accordance withANSI/ASQC Z1.4. Each quality characteristic shall beassigned an acceptable quality level (AQL) or lot totalpercent defective (LTPD) value in accordance withANSI/ASQC Z1.4 definitions for critical, major andminor classifications. If desired and so specified in thecontract or order, each of these classifications mayalternatively be assigned cumulative AQL or LTPDvalues. Inspection levels shall be agreed upon betweenthe supplier and the purchaser. 9 Test Methods9.1 Diameter  Determine by AS TM Test Method F613.9.2 Thickness, Center Point  De termine by ASTMTest Method F 533.NOTE 2  GaAs wafers are extremely fragile. Whilethe mechanical dimensions of a slice can be measuredby use of tools such as a micrometer calipers and otherconventional techniques, the slice may be damagedphysically in ways that are not immediately evident.Special care must therefore be used in the selection andexecution of measurement methods. 9.3 Flat Length  Determine by A STM Test MethodF 671.9.4 Flat Orientation  Determine by etching methodidentified in the appropriate polished GaAs waferstandard.9.5 Bow and Warp  Determine b ow in accordancewith ASTM Test Method F 534 and warp in accordancewith ASTM Test Method F 657.9.6 Total Thickness Variation  D etermine by ASTMTest Method F 533 or F 657.9.7 Surface Orientation  Determined by ASTM TestMethods F 26.9.8 Orthogonal Misorientation  Determined by amethod agreed upon between the supplier andpurchaser.9.9 Surface Defects and Contamin ation Determined by a method agreed upon between thesupplier and purchaser.9.10 Mobility  Determined by AS TM Test MethodsF 76.9.11 Crystal Perfection  Determi ned by a methodagreed upon between the supplier and purchaser. 10 Standard Defect Limits10.1 Determined by agreement betw een supplier andpurchaser as to limits. 11 Certification11.1 Upon request of the purchaser in the contract ororder, a manufacturers or suppliers certification thatthe material was manufactured and tested in accordancewith this specification together, with a report of the testresults, shall be furnished at the time of shipment.11.2 In the interest of controlling in spection costs, thesupplier and the purchaser may agree that the material</p><p>&lt;<!-- -->!-- Page 19 --<!-- -->&gt;</p><p>SEMI M9-0999 ¬© SEMI 1986, 1999 4 shall be certified as capable of meeting certainrequirements. In this context, capable of meetingshall signify that the supplier is not required to performthe appropriate tests in Section 9. However, if thepurchaser performs the test and the material fails tomeet the requirement, the material may be subject torejection. 12 Packing and Marking12.1 Special packing and marking r equirements shallbe subject to agreement between the supplier and thepurchaser. Otherwise, all wafers shall be handled,inspected, and packed in such a manner as to avoidchipping, scratches, and contamination in accordancewith the best industry practices to provide ampleprotection against damage during shipment.12.2 The wafers supplied under the se specificationsshall be identified by appropriately labeling the outside of each box or other container and each subdivisionthereof in which it may reasonably be expected that thewafers will be stored prior to further processing.Identification shall include as a minimum the nominaldiameter, conductive dopant, orientation, resistivityrange, and lot number.12.3 The lot number, either (1) assi gned by theoriginal manufacturer of the wafers, or (2) assignedsubsequent to slice manufacture but providing referenceto the original lot number, shall provide easy access toinformation concerning the fabrication history of theparticular wafers in that lot. Such information shall beretained on file at the manufacturers facility for at leastone month or as negotiated between vendor and userafter that particular lot has been accepted by thepurchaser. Table 1. Equivalent Orientations  V-Groove OptionSurface orientation: )100( )100( )001( )001(Primary flat location: )101( )110( )110( )011( Secondary flat location: )011( )110( )110( )101( For Surface orientation B, the off-orientation tilt direction is toward:)110( )011( )011( )101( Table 2. Equivalent Orientations  Dove-Tail OptionSurface orientation: )100( )100( )001( )001(Primary flat location: )110( )011( )101( )110(Secondary flat location: )110( )101( )011( )110( For Surface orientation B, the off-orientation tilt direction is toward: )011( )110( )101( )011( The symmetry of GaAs crystal structure allows other Miller indices to be used for identifying surface and flat orientations. Thistable lists various possibilities which meet the requirements for the above two options.NOTE: For V-Groove Option, the relative directions in a single column must be maintained. For Dove-Tail Option, any of the110 tilt directions are considered equivalent.</p><p>&lt;<!-- -->!-- Page 20 --<!-- -->&gt;</p><p>SEMI M9-0999 ¬© SEMI 1986, 19995 Figures 1A and 1BBoth Diagrams Show a GaAs Wafer with Surface Orientation A and Flat Option V-Groove</p><p>&lt;<!-- -->!-- Page 21 --<!-- -->&gt;</p><p>SEMI M9-0999 ¬© SEMI 1986, 1999 6 Figures 2A and 2BBoth Diagrams Show a GaAs Wafer with Surface Orientation A and Flat Option Dove-Tail</p><p>&lt;<!-- -->!-- Page 22 --<!-- -->&gt;</p><p>SEMI M9-0999 ¬© SEMI 1986, 19997 Figures 3A and 3BBoth Diagrams Show a GaAs Wafer with Surface Orientation B and Flat Option V-Groove</p><p>&lt;<!-- -->!-- Page 23 --<!-- -->&gt;</p><p>SEMI M9-0999 ¬© SEMI 1986, 1999 8 Figures 4A and 4BBoth Diagrams Show a GaAs Wafer with Surface Orientation B and Flat Option Dove-Tail</p><p>&lt;<!-- -->!-- Page 24 --<!-- -->&gt;</p><p>SEMI M9-0999 ¬© SEMI 1986, 19999 Figure 5A GaAs Wafer with the Same Orientation as Figure 3,but with a Few Degrees of Orthogonal Misorientation</p><p>&lt;<!-- -->!-- Page 25 --<!-- -->&gt;</p><p>SEMI M9-0999 ¬© SEMI 1986, 1999 10 Figure 6Flat Diameter on Wafer with Primary Orientation Flat and Secondary Flat Figure 7SEMI Wafer Edge Profile Template Point x yin.m in.mA 0.0030 76 0.00 0B 0.0200 508 0.00 0C 0.0020 51 (See Note 2) (See Note 2)D 0.00 0 0.0030 76NOTE 1: For referee purposes, U.S. customary units are to be used for 2 and 3 in. diameter wafers and SI units otherwise.NOTE 2: The y-coordinate of point C is 1/3 the nominal wafer thickness.</p><p>&lt;<!-- -->!-- Page 26 --<!-- -->&gt;</p><p>SEMI M9-0999 ¬© SEMI 1986, 199911 Figure 8Examples of Acceptable and Unacceptable Wafer Edge Profiles NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any such patent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 27 --<!-- -->&gt;</p><p>SEMI M9.1-96 ¬© SEMI 1984, 19961 SEMI M9.1-96STANDARD FOR ROUND 50.8 mm POLISHED MONOCRYSTALLINEGALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICEAPPLICATIONS NOTE: This entire document was rewritten in 1995.The complete specification for this product includes all general requirements of SEMI M9. Table 1 Dimension and Tolerance Requirements Property Dimension Tolerance UnitsDIAMETER A 50.8 ¬± 0.5 mmTHICKNESS, CENTER POINT 450 ¬± 25 mPRIMARY FLAT LENGTH 16 ¬± 2 mmSECONDARY FLAT LENGTH 8 ¬± 2 mmA The diameter standard means that the dimension is centered to this value. Table 2 Orientation and Flat Location Requirements Property RequirementPRIMARY FLAT ORIENTATION )101( ¬± 0.5¬∞ A, under an Arsenic facet. The primary flat shallbe perpendicular to the V etch figure.BSECONDARY FLAT ORIENTATION 90¬∞ ¬± 5¬∞ counterclockwise from the primary flat.SURFACE ORIENTATIONC (100) ¬± 0.5¬∞A. (See Figure 1 in SEMI M9.)B. (100) off 2¬∞ ¬± 0.5¬∞ toward the (110) plane which is between theprimary and secondary flats (see Figure 3 in SEMI M9.)ORTHOGONAL MISORIENTATION ¬± 5¬∞ (See Figure 5 in SEMI M9.)A See Table 1 in SEMI M9.B Using A-B, bromine-methanol, ammonium hydroxide: hydrogen peroxide etch. See Figures 1 and 3 in SEMI M9. Figure 1 also shows theorientation of the V-groove figures relative to KOH etch pits.C The frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted toward the (110) plane of the crystal. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 28 --<!-- -->&gt;</p><p>SEMI M9.2-96 ¬© SEMI 1984, 19961 SEMI M9.2-96STANDARD FOR ROUND 76.2 mm POLISHED MONOCRYSTALLINEGALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICEAPPLICATIONS NOTE: This entire document was revised in 1995.The complete specification for this product includes all general requirements of SEMI M9. Table 1 Dimension and Tolerance Requirements Property Dimension Tolerance UnitsDIAMETER A 76.2 ¬± 0.5 mmTHICKNESS, CENTER POINT 625 ¬± 25 mPRIMARY FLAT LENGTH 22 ¬± 2 mmSECONDARY FLAT LENGTH 11 ¬± 2 mmA The diameter standard means that the dimension is centered to this value. Table 2 Orientation and Flat Location Requirements Property RequirementPRIMARY FLAT ORIENTATION ( )101( ) ¬± 0.5¬∞ A, under an Arsenic facet. The primary flat shallbe perpendicular to the V etch figure.BSECONDARY FLAT ORIENTATION 90¬∞ ¬± 5¬∞ counterclockwise from the primary flat.SURFACE ORIENTATIONC (100) ¬± 0.5¬∞A. (See Figure 1 in SEMI M9.)B. (100) off 2¬∞ ¬± 0.5¬∞ toward the (110) plane which is between theprimary and secondary flats (see Figure 3 in SEMI M9.)ORTHOGONAL MISORIENTATION ¬± 5¬∞ (See Figure 5 in SEMI M9.)A See Table 1 in SEMI M9.B Using A-B, bromine-methanol, ammonium hydroxide: hydrogen peroxide etch. See Figures 1 and 3 in SEMI M9. Figure 1 also shows theorientation of the V-groove figures relative to KOH etch pits.C The frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted toward the (110) plane of the crystal. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 29 --<!-- -->&gt;</p><p>SEMI M9.3-89 ¬© SEMI 1984, 19961 SEMI M9.3-89STANDARD FOR ROUND 2 inch DIAMETER POLISHEDMONOCRYSTALLINE GALLIUM ARSENIDE SLICES FOROPTOELECTRIC APPLICATIONS The complete specification for this product includes all general requirements of SEMI M9. Table 1 Dimension and Tolerance Requirements Property Min Max UnitsA DIAMETER 50.42 51.18 mm1.985 2.015 in.THICKNESS, CENTER POINT 350 400 mm0.0138 0.0158 in.PRIMARY FLAT LENGTH 14.23 17.52 mm0.560 0.690 in.SECONDARY FLAT LENGTH 6.35 9.65 mm0.250 0.380 In.BOW 20 m0.0008 in.A. 50 m0.0019 in.B. 30 m0.0011 in.C. 10 m0.0039 in.TOTAL THICKNESS VARIATION SCHEDULEA. 24 m0.0009 in.B. 12 m0.0005 in.C. 8 m0.0003 in.D. 4 m0.0002 in.A For referee purposes, metric (SI) units apply.</p><p>&lt;<!-- -->!-- Page 30 --<!-- -->&gt;</p><p>SEMI M9.3-89 ¬© SEMI 1984, 1996 2 Table 2 Orientation and Flat-Location Requirements Property RequirementOption V-Groove (See Figures 1 and 3.) Dove-Tail (See Figures 2 and 4.)PRIMARY FLAT ORIENTATION (011) ¬± 0.5¬∞ B, under an Arsenic facet.The primary flat shall be perpendicular tothe V etch figure. C(011) ¬± 0.5¬∞ B, under a Gallium facet. Theprimary flat shall be perpendicular to theDove-tail etch figure. CSECONDARY FLAT LOCATION 90¬∞ ¬± 5¬∞ counterclockwise from theprimary flat.90¬∞ ¬± 5¬∞ clockwise from the primary flat. SURFACE ORIENTATION AA. (100) ¬± 0.5¬∞ (See Figure 1.) (100) ¬± 0.5¬∞ (See Figure 2.)B. (100) off 2¬∞ ¬± 0.5¬∞ towards the (110)plane which is between the primary andsecondary flats (See Figure 3). (100) off 2¬∞ ¬± 0.5¬∞ towards any (110)plane (See Figure 4). ORTHOGONAL MISORIENTATION ¬± 5¬∞ (See Figure 5.) ¬± 5¬∞ (See Figure 5.)A The frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted towards the (110) plane of the crystal.B See Table 1.C Using A-B, bromine-methanol, ammonium hydroxide: hydrogen peroxide etch. See Figures 1 through 4. Figures 1 and 2 also show theorientation of the V-groove and Dove-tail figures relative to KOH etch pits. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 31 --<!-- -->&gt;</p><p>SEMI M9.4-89 ¬© SEMI 1984, 19961 SEMI M9.4-89STANDARD FOR ROUND 3 inch DIAMETER POLISHEDMONOCRYSTALLINE GALLIUM ARSENIDE SLICES FOROPTOELECTRIC APPLICATIONS The complete specification for this product includes all general requirements of SEMI M9. Table 1 Dimension and Tolerance Requirements Property Min Max UnitsA DIAMETER 75.82 76.58 mm2.985 3.015 in.THICKNESS, CENTER POINT 475 525 m0.0187 0.0207 in.PRIMARY FLAT LENGTH 19.05 25.40 mm in.0.750 1.000 mmSECONDARY FLAT LENGTH 9.66 12.70 mm0.380 0.500 in.BOW 20 m0.0008 in.A. 50 m0.0019 in.B. 30 m0.0011 in.C. 10 m0.0039 in.TOTAL THICKNESS VARIATION SCHEDULE:A. 24 m0.0009 in.B. 12 m0.0005 in.C. 8 m0.0003 in.D. 4 m0.0002 in.A For referee purposes, metric (SI) units apply.</p><p>&lt;<!-- -->!-- Page 32 --<!-- -->&gt;</p><p>SEMI M9.4-89 ¬© SEMI 1984, 1996 2 Table 2 Orientation and Flat-Location Requirements Property RequirementOption V-Groove (see Figures 1 and 3) Dove-Tail (see Figures 2 and 4)PRIMARY FLAT ORIENTATION (011) ¬± 0.5¬∞ B, under an Arsenic facet.The primary flat shall be perpendicular tothe V etch figure. C(011) ¬± 0.5¬∞ B, under a Gallium facet. Theprimary flat shall be perpendicular to theDove-tail etch figure. CSECONDARY FLAT LOCATION 90¬∞ ¬± 5¬∞ counterclockwise from theprimary flat.90¬∞ ¬± 5¬∞ clockwise from the primary flat. SURFACE ORIENTATION AA. (100) ¬± 0.5¬∞ (see Figure 1.) (100) ¬± 0.5¬∞ (see Figure 2.)B. (100) off 2¬∞ ¬± 0.5¬∞ towards the(110) planewhich is between the primary andsecondary flats (see Figure 3.) (100) off 2¬∞ ¬± 0.5¬∞ towards any nearest(110) plane (see Figure 4.) ORTHOGONAL MISORIENTATION ¬± 5¬∞ (see Figure 5.) ¬± 5¬∞ (see Figure 5.)A The frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted towards the (110) plane of the crystal.B See Table 1.C Using A-B, bromine-methanol, ammonium hydroxide: hydrogen peroxide etch. See Figures 1 through 4. Figures 1 and 2 also show theorientation of the V-groove and Dove-tail figures relative to KOH etch pits. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 33 --<!-- -->&gt;</p><p>SEMI M9.5-96 ¬© SEMI 1990, 19961 SEMI M9.5-96STANDARD FOR ROUND 100 mm POLISHED MONOCRYSTALLINEGALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICEAPPLICATIONS NOTE: This entire document was revised in 1995.The complete specification for this product includes all general requirements of SEMI M9. Table 1 Dimension and Tolerance Requirements Property Dimension Tolerance UnitsDIAMETER A 100.0 ¬± 0.5 mmTHICKNESS, CENTER POINT 625 ¬± 25 mPRIMARY FLAT LENGTH 32.5 ¬± 2 mmSECONDARY FLAT LENGTH 18 ¬± 2 mmA The diameter standard means that the dimension is centered to this value. Table 2 Orientation and Flat- Location Requirements Property RequirementPRIMARY FLAT ORIENTATION ( 101 ) ¬± 0.5¬∞ A, under an Arsenic facet. The primary flat shall beperpendicular to the V etch figure. BSECONDARY FLAT ORIENTATION 90¬∞ ¬± 5¬∞ counterclockwise from the primary flat.SURFACE ORIENTATIONC (100) ¬± 0.5¬∞A. (See Figure 1 in SEMI M9.)B. (100) off 2¬∞ ¬± 0.5¬∞ toward the (110) plane which is between theprimary and secondary flats (See Figure 3 in SEMI M9.)ORTHOGONAL MISORIENTATION ¬± 5¬∞ (See Figure 5 in SEMI M9).A See Table 1 in SEMI M9.B Using A-B, bromine-methanol, ammonium hydroxide: hydrogen peroxide etch. See Figures 1 and 3 in SEMI M9. Figure 1 also shows theorientation of the V-groove figures relative to KOH etch pits.C The frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted toward the (110) plane of the crystal. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 34 --<!-- -->&gt;</p><p>SEMI M9.6-95 ¬© SEMI 1995, 19961 SEMI M9.6-95STANDARD FOR ROUND 125 mm DIAMETER POLISHEDMONOCRYSTALLINE GALLIUM ARSENIDE WAFERS The complete specification for this product includes all general requirements of SEMI M9. Table 1 Dimension and Tolerance Requirements Property Dimension Tolerance UnitsDIAMETER 125.0 ¬± 0.3 mmTHICKNESS, CENTER POINT 625 ¬± 25 mPRIMARY ORIENTATION FLATDIAMETER A121.0 ¬± 0.3 mm SECONDARY FLAT DIAMETERB 123.5 ¬± 0.3 mmA Actual Primary Orientation Flat Length depends on allowed variation in the wafer diameter and the orientation flat diameter. Variation inPrimary Orientation Flat Length is calculated assuming that the end points of Primary Orientation Flat will have curvature of a circle of radius R= 0 or R = 3 mm; this circle will be tangent to the orientation flat and also tangent to the wafer circumference. Calculated nominal linear lengthof Primary Orientation Flat (the straight part of the flat) are 44.00 mm in a case of R = 0 mm and 42.90 respectively on a case of R = 3 mm.B Actual Secondary Flat Length also depends on allowed variation in the wafer diameter and the Secondary Flat Diameter. Variation inSecondary Flat Length is calculated. Calculated nominal linear lengths of the Secondary Flat (the straight part of the flat) are 27.22 mm in thecase of R = 0 mm, and 26.25 mm, respectively, in the case of R = 3 mm. Table 2 Orientation and Flat-Location Requirements Property RequirementPRIMARY FLAT ORIENTATION (011) ¬± 1.0¬∞, under an Arsenic facet. The primary flat shall beperpendicular to the V etch figure. CSECONDARY FLAT ORIENTATION 90¬∞ ¬± 5¬∞ counterclockwise from the primary flat.SURFACE ORIENTATIONA. (100) ¬± 0.5¬∞ (see Figure 1 in M9.)B. (100) off 2¬∞ ¬± 0.5¬∞ towards the (110) plane which is betweenthe primary and secondary flats (see Figure 3 in M9.)ORTHOGONAL MISORIENTATION ¬± 5¬∞ (see Figure 5 in M9.)A The frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted towards the (110) plane of the crystal.B See Table 1.C Using A-B, bromine-methanol, ammonium hydroxide: hydrogen peroxide etch. See Figures 1 through 4. Figure 1 also shows the orientation ofthe V-groove figure relative to the KOH etch pits. NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 35 --<!-- -->&gt;</p><p>SEMI M9.7-0200 ¬© SEMI 1995, 20001 SEMI M9.7-0200SPECIFICATION FOR ROUND 150 mm POLISHEDMONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED) This specification was technically approved by the Global Compound Semiconductor Committee and is thedirect responsibility of the North American Compound Semiconductor Committee. Current edition approvedby the North American Regional Standards Committee on December 15, 1999. Initially available at<a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> January 2000; to be published February 2000. Originally published in 1995; previouslypublished in 1996.NOTE: This document was rewritten in its entirety inFebruary 2000. 1 Purpose1.1 This specification defines prop erties of 150 mmmonocrystalline GaAs substrates, in agreement withpresently established industry practice. It uniquelydefines those mechanical parameters that do not need,for technical reasons, a choice of different values. 2 Scope2.1 The parameters defined includ e the values andtolerances of wafer diameter, thickness and surfaceorientation. The position and depth of the notch andlaser marking are also specified. 2.2 The complete specification of this product includesthe requirements of SEMI M9, excluding those that arenot relevant to this specification (e.g., flat positions).2.3 This standard does not purport to address safetyissues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use. 3 Referenced Standards3.1 SEMI StandardsSEMI M12  Specification for Serial AlphanumericMarking of the Front Surface of Wafers 4 Physical RequirementsTable 1 Physical Requirements Property Specification Tolerance Unit ReferenceWAFERDiameter 150.0 ¬± 0.5 mmThickness, center point 675 ¬± 25 mSurface orientation A (100) 0.5 max. degrees Figure 2Surface orientation BTilt 2 off (100) towards (110) ¬± 0.5 degrees Figure 3Orthogonal misorientation 0 ¬± 5 max. degrees Figure 4NOTCHOrientation <!-- -->[<!-- -->010<!-- -->]<!-- --> ¬± 2 degrees Figure 1Depth 1.0 + 0.25, -0.0 mm Figure 5Opening angle 90 + 5, -1 degrees Figure 5LASER MARKINGSurface front sidePosition adjacent to notch Figure 6Mandatory content check characters SEMI M12</p><p>&lt;<!-- -->!-- Page 36 --<!-- -->&gt;</p><p>SEMI M9.7-0200 ¬© SEMI 1995, 2000 2 <!-- -->_<!-- -->(111)As <!-- -->_<!-- -->(111)As <!-- -->_<!-- -->(011) <!-- -->_<!-- -->(001) (010) (110) (101) (001) (011) <!-- -->_<!-- -->(110) <!-- -->_<!-- --> <!-- -->_<!-- -->(111)Ga(111)Ga <!-- -->_<!-- -->(011) <!-- -->_<!-- -->(101) (100) <!-- -->_<!-- --> <!-- -->_<!-- -->(011) KOH Etch Pit<!-- -->_<!-- -->(010) Cross Section of Etch Figureon Front Face of Wafer Top View of LEC CrystalShowing As and Ga Facet As Ga Figure 1Diagram Shows a GaAs Wafer with Notch</p><p>&lt;<!-- -->!-- Page 37 --<!-- -->&gt;</p><p>SEMI M9.7-0200 ¬© SEMI 1995, 20003 (111)Ga Vector Normalto Wafer Surface (100) Vector Normalto (100) plane <!-- -->_<!-- -->(101) <!-- -->_<!-- -->(001) <!-- -->_<!-- -->(011) (010) <!-- -->_<!-- --> <!-- -->_<!-- -->(111)Ga (110) <!-- -->_<!-- -->(111)As Tolerance Figure 2Notched GaAs Wafer Illustrating Surface Orientation A</p><p>&lt;<!-- -->!-- Page 38 --<!-- -->&gt;</p><p>SEMI M9.7-0200 ¬© SEMI 1995, 2000 4 (111)Ga Vector Normalto Wafer Surface (100) Vector Normalto (100) Plane TiltAngle <!-- -->_<!-- -->(101) <!-- -->_<!-- -->(001) <!-- -->_<!-- -->(011) (010) <!-- -->_<!-- --> <!-- -->_<!-- -->(111)Ga (110)<!-- -->_<!-- -->(111)As <!-- -->_<!-- -->(110)(100)Tilt Angle wafer (110) Direction of tilttoward (110) plane Figure 3Notched GaAs Wafer Illustrating Surface Orientation B, with Tilt</p><p>&lt;<!-- -->!-- Page 39 --<!-- -->&gt;</p><p>SEMI M9.7-0200 ¬© SEMI 1995, 20005 (111)Ga Vector Normalto Wafer Surface (100) OrthogonalMisorientation Vector Normalto (100) Plane <!-- -->_<!-- -->(101) <!-- -->_<!-- -->(001) <!-- -->_<!-- -->(011) (010) <!-- -->_<!-- --> <!-- -->_<!-- -->(111)Ga (110) Vector Normalto (110) Plane Projection of Wafer SurfaceNormal on (100) Plane Projection of <!-- -->[<!-- -->110<!-- -->]<!-- --> on (100) Plane <!-- -->_<!-- -->(111)As Figure 4Notched GaAs Wafer Illustrating Surface Orientation B, with Tilt and Orthogonal Misorientation</p><p>&lt;<!-- -->!-- Page 40 --<!-- -->&gt;</p><p>SEMI M9.7-0200 ¬© SEMI 1995, 2000 6 Figure 5Notch Dimensions Figure 6Character Window Location NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein forany particular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These standards are subject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 41 --<!-- -->&gt;</p><p>SEMI M10-1296 ¬© SEMI 1987, 19961 SEMI M10-1296STANDARD NOMENCLATURE FOR IDENTIFICATION OFSTRUCTURES AND FEATURES SEEN ON GALLIUM ARSENIDEWAFERS 1 Scope1.1 The purpose of this document is to list, illustrate,and define various characters, features, andcontaminants that are seen on highly polished GaAswafers and present recommended practices forobservation of these defects. These occurrences arefrequently referred to as surface defects. The defectsand common synonyms are arranged alphabetically inSection 4, and each structure is referred to by its mostcommon name and, in some cases, probably origins.1.2 Two cases of surface preparati ons are consideredin this document: (1) surfaces after chemical polishing,and (2) mechanically and chemically polished surfaces.1.3 This standard may involve haz ardous materials,operations, and equipment. This standard does notpurport to address all the safety problems associatedwith its use. It is the responsibility of whoever uses thisstandard to consult and establish appropriate safety andhealth practices and determine the applicability ofregulatory limitations prior to use. 2 Applicable Documents2.1 SEMI StandardSEMI M9  Specifications for Round PolishedMonocrystalline Gallium Arsenide Slices 2.2 ASTM Standard1F 47  Crystallographic Perfection of Silicon byPreferential Etch Techniques 2.3 Other Standard2ANSI/ASQC Z1.4-1993  Sampling Procedures andTables for Inspection by Attributes 3 Significance and Use3.1 This document contains a com pilation of the mostcommonly observed singularly discernable structureson polished GaAs surfaces. Ambiguities anduncertainties regarding surface defects may be resolvedby reference to this document. 1 American Society for Testing and Materials, 100 Barr HarborDrive, West Conshohoken, PA 19428-2959 (The cited standard maybe found in Volume 10.05 of the Annual Book of ASTM Standards.)2 American Society for Quality Control, 611 East Wisconsin Avenue,Milwaukee, WI 53202 4 Definitions and Descriptio ns of Termscell structure  (block structure): Malformationsattributable to crystal inhomogeneities and that havetheir origins in the crystal growth process.chips  (edge chips, peripheral chips, peripheralindents, surface chips): Areas of material mechanicallyremoved from the surface or edge of a wafer.Chips indicate crystallographic damage in theadjacent material. The origins of some chips are inthe handling of wafers arising from the physicaltransfer or placement of the specimen for process,measurement, or inspection purposes. The size of achip is defined by its maximum radial depth andperipheral chord length as measurable on anorthographic shadow projection of the specimenoutline.apex chip Any material missing from the edge of awafer having at least 2 distinct interior boundarieswhich form one or more distinct intersections.chuck marks  Any physical mark on either surface ofa wafer caused by a chuck or wand.contaminant  (solvent residue, wax residue, film,mottled surface, smudge): Surface feature that cannotbe removed by the pre-inspection (non-etching)cleaning.NOTE Contaminant may be foreign matter on the surfacesuch as localized areas which are smudged, stained,discolored, mottled, etc., or larger areas exhibiting a hazy orcloudy appearance resulting from a film of foreign material.Solvent residue: type of film found on wafersurfaces after solvent evaporation from the surface.Note: The residue comes from either the solventitself or material that the solvent has removed fromthe surface and redeposited. Wax residue: film ofwax that migrated onto the wafer surface fromseveral possible sources.NOTE The wax originally may have been used to hold thecrystal in place during slicing or polishing. Excessive heatused in mounting or demounting, during lapping or polishingprocesses, may cause the wax to polymerize.crack  Cleavage or fracture that extends to the surfaceof a slice. It may or may not pass through the entire</p><p>&lt;<!-- -->!-- Page 42 --<!-- -->&gt;</p><p>SEMI M10-1296 ¬© SEMI 1987, 1996 2 thickness of the slice. Often cracks are caused by theimproper handling of wafers.NOTE Some crack-defect structures can be traced to processrelated events.cavity  (void) A vacancy or hole in the wafer.NOTE Usually left by dissolved precipitates and Gainclusions, As disassociation or created by excess vaporpressure.Dimple  Deformation appearing in mechanicallypolished GaAs wafers.NOTE This surface texture can be induced by floating thewafers during the initial stages of polishing.Dislocation  See slip, lineage, pit.edge chip  See chip.Embedded  abrasive grains Abrasive particlesmechanically forced into the surface of the wafer.etch pi t  See pit.film  See contaminant.flake  Material missing from one, but not the other,side of a wafer, whose sole interior boundary is onedistinct line or arc not exceeding 2 mm in length, norprojecting into the wafer beyond the specified edgeexclusion.gallium inclusion  A segregated Ga-rich dropletincorporated into the surface structure.NOTE Normally caused by insufficient As vapor pressure atthe termination of the crystal growth process or by Gacomplexing with some dopants near saturation.grain boundary  See lineage.haze  (cloud, nebula): Attributable to light scatteringby concentrations of microscopic surface irregularitiessuch as pits, oxides, small ridges or scratches, particles,etc. The light reflection from an individual irregularityprobably could not be readily detected by the unaidedeye, so haze is a mass effect. It is seen as a high densityof tiny reflections.NOTE This type of contamination may occur during slicing,lapping, or polishing.lamella  A special case of the twin. A multiple twin,extremely thin and relatively long, which may intersectmore than one plane.lineage  (dislocation pits, grain boundary): Low-angle grain boundary resulting from an array ofdislocations. This angle may vary from a fraction of asecond to a minute of arc difference in orientation fromone part of the crystal to another. The array of dislocations will appear as rows of pits on apreferentially etched surface.NOTE Lineage can be induced into the material in crystalgrowth or in subsequent thermal or epitaxial processes.Lineage will be visible to the unaided eye only afterpreferential etching.macroscratch See scratch.microscratch  See scratch.microtwin  See twin.orange peel  (roughness, texture): Large featuredroughened type of surface visible to the unaided eye,occasionally seen on all types of polished wafers.NOTE Orange peel is usually symptomatic of a processcontrol problem. In the case of chemical polishing forinstance, an excessively fast polishing rate, or nonuniformflow of oxidizer during polishing, can result in orange peel.Conversely, it can also be caused by insufficient stockremoval.particulate  (dust): Discrete particle of materialwhich can usually be removed by (non-etching)cleaning.pit  (dislocation, etch pit): Depression in the wafersurface which has a definite and distinguishable shape,that is, a place where the sloped sides of the pit meetthe wafer surface.NOTE Pits can be caused by the various growths or polishingprocesses.Preferential etch pits result where dislocations intersectthe wafer surface after treatment with a preferentialetch. These pits so formed usually have a characteristicshape related to the surface and bulk crystallographicorientation.polycrystalline  (poly): Body of semiconductormaterials that contain large-angle grain boundaries,twin boundaries, or both.precipitates  A localized concentration of dopant atits solubility limit formed during crystal growth.probe damage  Any damage to the wafer surfacecaused by mechanical probing or measurement.roughness  see orange peel.saw blade defects A depression in the wafer surfacemade by the blade, which may not be visible beforepolishing.saw exit chip A particular kind of edge chip, found atthe point where the saw blade completed its cut of thewafer. It is typically flat or arc shaped instead ofirregular in shape, and can sometimes be confused withthe orientation flats.</p><p>&lt;<!-- -->!-- Page 43 --<!-- -->&gt;</p><p>SEMI M10-1296 ¬© SEMI 1987, 19963 scratch  (macroscratch, microscratch): Long, narrow,shallow groove or cut below the established plane ofthe surface, seen either before or after etching. The ratioof the length of the figure to the width of the figuremust be greater than 5:1 in order to be defined as ascratch.Macroscratches are visible to the unaided eye underhigh intensity illumination.Microscratches are not visible to the unaided eyeunder high intensity illumination.slip  (dislocation pit, preferential etch pits, stresseffect) (see also pit): Process of plastic deformation inwhich one part of a crystal undergoes a sheardisplacement relative to another in a fashion whichpreserves the crystallinity of the material. Slip isevidenced by a pattern of one or more straight lines of10 or more dislocation etch pits per millimeter whichdo not necessarily touch each other.striations  Striations appear in Czochralski growncrystals regardless of their resistivity.tweezer mark  Any mark on the wafer caused byhandling with tweezers.twin  A body of crystal within the wafer in which thelattice is of two parts, related to each other inorientation as mirror images, across a coherent planarinterface known as the twinning plane or twinboundary. NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 44 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 20041 SEMI M11-0704SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FORINTEGRATED CIRCUIT (IC) APPLICATIONS This specification was technically approved by the Global Silicon Wafer Committee and is the directresponsibility of the North American Silicon Wafer Committee. Current edition approved by the NorthAmerican Regional Standards Committee on April 22, 2004. Initially available at <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> June 2004;to be published July 2004. Originally published in 1988; previously published November 2003. 1 Purpose1.1 This specification defines and provides examplesof silicon epitaxial wafer requirements for integratedcircuit device manufacture. It is restricted to wafers ofdiameter 100 mm or greater with epitaxial layerthickness less than or equal to 25 m. By defininginspection procedures and acceptance criteria, bothsuppliers and consumers may uniformly define productcharacteristics and quality requirements. 2 Scope2.1 This specification covers characteristics of both thesubstrate (as specified in SEMI M1) and the epitaxiallayer, in-cluding handling and packaging. The primarystandard-ized properties set forth in this specificationrelate to physical, electrical, and surface defectparameters.2.2 The primary standard-ized properties set forth inthis specification relate to physical, electrical, andsurface defect parameters.2.3 A complete purchase specification requires thatadditional physical properties be specified along withsuitable test methods for their measurements. SEMIM18 may be used for this purpose.2.4 These specifications are specifically directed tosilicon homoepitaxial deposits on homogeneous siliconsubstrates only, for which more stringent uniformityand surface defect criteria are required than specified inSEMI M2.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use. 3 Referenced Standards3.1 SEMI StandardsSEMI M1  Specifications for Polished Mono-crystalline Silicon WafersSEMI M2  Specification for Silicon Epitaxial Wafersfor Discrete Device Applications SEMI M18  Format for Silicon Wafer SpecificationForm for Order EntrySEMI M43  Guide for Reporting WaferNanotopographySEMI M44  Guide for Conversion Factors forInterstitial Oxygen in SiliconSEMI M53  Practice for Calibrating ScanningSurface Inspection Systems using Certified Depositionsof Monodisperse Polystyrene Latex Spheres onUnpatterned Semiconductor Wafer SurfacesSEMI MF95  Test Method for Thickness of EpitaxialLayers of Silicon on Substrates of the Same Type byInfrared ReflectanceSEMI MF110  Test Method for Thickness ofEpitaxial or Diffused Layers in Silicon by the AngleLapping and Staining TechniqueSEMI MF154  Guide for Identification of Structuresand Contaminants Seen on Specular Silicon SurfacesSEMI MF374  Test Method for Sheet Resistance ofSilicon Epitaxial Layers Using an Inline Four-PointProbe with the Single ConfigurationSEMI MF398  Test Method for Majority CarrierCon-centration in Semiconductors by Measurement ofWavelength of the Plasma Resonance MinimumSEMI MF523  Practice for Unaided VisualInspection of Polished Silicon SlicesSEMI MF525  Measuring Resistivity of SiliconWafers Using a Spreading Resistance ProbeSEMI MF672  Test Method for MeasuringResistivity Profiles Perpendicular to the Surface of aSilicon Wafer Using a Spreading Resistance ProbeSEMI MF723  Practice for Conversion betweenResistivity and Dopant Density for Boron-Doped andPhosphorus-Doped SiliconSEMI MF951  Test Method for Determination ofRadial Interstitial Oxygen Concentration Variation inSilicon</p><p>&lt;<!-- -->!-- Page 45 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 2 SEMI MF1188  Test Method for Interstitial AtomicOxygen Content of Silicon by Infrared Absorption WithShort BaselineSEMI MF1239  Test Methods for OxygenPrecipitation Characterization of Silicon Wafers byMeasurement of Interstitial Oxygen ReductionSEMI MF1241  Terminology of Silicon TechnologySEMI MF1366  Test Method for Measuring OxygenConcentration in Heavily Doped Silicon Substrates bySecondary Ion Mass SpectrometrySEMI MF1392  Test Method for Determining NetCarrier Density Profiles in Silicon Wafers byCapacitance-Voltage Measurements with a MercuryProbeSEMI MF1393  Test Method for Determining NetCarrier Density in Silicon Wafers by Miller FeedbackProfiler Measurements with a Mercury ProbeSEMI MF1726  Guide for Analysis ofCrystallographic Perfection of Silicon WafersSEMI MF1727  Practice for Detection of OxidationInduced Defects in Polished Silicon Wafers3.2 Other StandardsANSI/ASQC Z1.4  Sampling Procedures and Tablesfor Inspection by Attributes1 ISO 14644-1  Cleanrooms and associated controlledenvironments  Part 1: Classification of airborneparticulates2 NOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 4 Terminology4.1 Many terms relating to silicon technology aredefined in SEMI MF1241.4.2 Descriptions of other epitaxial wafer defectscovered in Table 1 are given in SEMI MF154.4.3 Definitions of selected epi wafer defects, extendedto consider automatic surface inspection are givenbelow.4.3.1 mound (epi)  a rounded protrusion on asemiconductor wafer surface, which may have one ormore partially developed facets (see Figure 1). 1 American Society for Quality Control, 611 East Wisconsin Avenue,Milwaukee, WI 53202. Website: <a href="http://www.asqc.org.2" target="_blank" rel="noopener noreferrer">www.asqc.org.2</a> ISO Central Secretariat, C. P. 56, CH-1211 Genve 20,Switzerland; Website: <a href="http://www.iso.ch" target="_blank" rel="noopener noreferrer">www.iso.ch</a>; available in the U.S. fromAmerican National Standards Institute, 11 West 42nd Street, 13thFloor, New York, NY 10036 Website: <a href="http://www.ansi.org." target="_blank" rel="noopener noreferrer">www.ansi.org.</a> NOTE 1: Scattering event size reported by SSIS will differfrom the physical size of the object. The figure captions inthe examples highlight this fact. No useful method exists atthe present time to quantify this relationship (see Section7.3.3.3)4.3.1.1 Discussion  Related characteristics includethe following: Device characteristics that may be affected critical feature dimensions, lithographic equipmentfocus, gate oxide integrity. Detection characteristics used for characterization mound height, diameter at 50% height. Discrimination characteristics used forcharacterization  positive height: 10100 nm, orapproximately 20% of the epi layer thickness;diameter: 0.16 m; circular symmetry.  Specification characteristics used for waferqualification  number per wafer, mound height,height to diameter.4.3.2 epi stacking fault  a two dimensional effect thatresults from a deviation from the normal stackingsequence of atoms in a crystal. <!-- -->[<!-- -->SEMI MF154, SEMIMF1727<!-- -->]<!-- -->NOTE 2: Discrimination and specification characteristics aregiven in this section to facilitate equipment development (seeSection 7.3.3.3) and are not intended for use in commercialwafer specifications.4.3.2.1 Discussion  Epi stacking faults are typicallylinked together into squares in the case of <!-- -->{<!-- -->100<!-- -->}<!-- -->oriented wafers, and triangles in the case of <!-- -->{<!-- -->111<!-- -->}<!-- -->oriented wafers. Most stacking faults are nucleated atthe epi layer substrate boundary, though some havebeen observed being nucleated further into the epigrowth process. Faults are aligned along specificcrystallographic directions. For <!-- -->{<!-- -->100<!-- -->}<!-- --> wafer the sidesof the faults are aligned along <!-- -->&lt;<!-- -->110<!-- -->&gt;<!-- --> directions. Thelength of a side is typically proportional to the epi layerthickness and related to the crystallographic orientation.In order to minimize the strain around a stacking faultcontaminants may diffuse to these defects. Somestacking faults may have an effect on the local growthrate giving the stacking fault a three dimension aspect.This three dimensional aspect changes their lightscattering cross section when observed by an SSIS (seeFigures 3 through 7). Still more complicated areoverlapping stacking faults which scatter even morethan a single stacking fault of the same size (see figure4). Other types of defects may be composites ofstacking faults and polysilicon growth which can alsoappear larger than a single stacking fault of the samelateral dimensions (see Figures 5 and 6). Relatedcharacteristics include the following:</p><p>&lt;<!-- -->!-- Page 46 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 20043  Device characteristics that may be affected leakage and gate oxide integrity, fromcrystallographic changes. Detection characteristics used for characterization side length and depth, orientation parallel to a<!-- -->&lt;<!-- -->110<!-- -->&gt;<!-- --> direction. Discrimination characteristics used forcharacterization  shape, length ~ epi layerthickness: 110 m. Stacking faults may cluster (see Figure 7) and scatter more than a singlestacking fault.  Specification characteristics used for waferqualification  Number per wafer. Since certaintypes of epi stacking faults have no observedimpact on device performance while others arekiller defects no number can be assigned without aclear identification of the type of epi stacking faultthat is involved. Figure 1A Mound. Magnification 1000 times using Nomarksi Interference Microscopy. Approximate SSIS scatteringevent size 0.22 m. 23 m</p><p>&lt;<!-- -->!-- Page 47 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 4 Figure 2This is a mound that does not have the sharp edges of an Epitaxial Stacking Fault, but is not as high as aBump. They are typically sized much smaller in a SSIS than their actual size, but some have facets thatscatter enough light to be more easily detected. Some people refer to this feature as a hillock which is a typeof mound. The shape can be either circular or square. Magnification 500 times using Nomarski InterferenceMicroscopy. Approximate SSIS event size: 0.15 m 20 m</p><p>&lt;<!-- -->!-- Page 48 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 20045 Figure 3The Epi Stacking Fault (ESF) defect is a grown-in defect with 1 to 4 sides of a square visible. Magnification1500 times using Nomarski Interference Microscopy. Approximate SSIS event size: 0.165 m 5 m</p><p>&lt;<!-- -->!-- Page 49 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 6 Figure 4Epitaxial Stacking Fault. Atomic Force Microscope (AFM) Image. Approximate SSIS scattering event size0.12 m.</p><p>&lt;<!-- -->!-- Page 50 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 20047 Figure 5Epitaxial Stacking Fault showing four sides and a deep depression on on side of about 20 nm. Atomic ForceMicroscope Image. Approximate SSIS scattering event size, 0.30 m.</p></div><div class="resizer_dZ2U" role="separator" aria-orientation="vertical" aria-label="ÊãñÊãΩË∞ÉÊï¥Èù¢ÊùøÂÆΩÂ∫¶" tabindex="0" style="cursor:col-resize"></div><div id="split-pane-right" class="splitPane_s_c3 rightPane_QUQS" aria-hidden="false"><div class="pdfViewer_YroH" style="height:100%"><div class="pdfHeader_niBL"><div class="headerContent_Wh6d"><h3 class="headerTitle_ZjfR">üìñ PDFÂéüÊñáÊ°£Êü•ÁúãÂô®</h3><p class="headerDescription_k4XX">ÂåÖÂê´ÂÆåÊï¥ÁöÑÂõæË°®„ÄÅË°®Ê†ºÂíåÊ†ºÂºè</p></div><a href="/pdfs/semi/099.pdf" download="" class="downloadButton_oAWW">‚¨áÔ∏è ‰∏ãËΩΩPDF</a></div><div class="pdfContainer_js_A"><iframe src="/pdfs/semi/099.pdf" class="pdfIframe__hMj" title="PDF Viewer"></iframe><div class="loadingIndicator_vVrf"><div class="loadingIcon_r9qq">üìÑ</div><div class="loadingText_fUBX">Ê≠£Âú®Âä†ËΩΩPDF...</div></div></div><div class="pdfFooter_LcMu">üí° ÊèêÁ§∫ÔºöÂ¶ÇÊûúÊó†Ê≥ïÊü•ÁúãPDFÔºåËØ∑ÁÇπÂáªÂè≥‰∏äËßíÁöÑ&quot;‰∏ãËΩΩPDF&quot;ÊåâÈíÆ‰∏ãËΩΩÂêéÊü•Áúã„ÄÇ ÈÉ®ÂàÜÊµèËßàÂô®ÂèØËÉΩÈúÄË¶ÅÂÆâË£ÖPDFÊü•ÁúãÂô®Êèí‰ª∂„ÄÇ</div></div></div></div></div></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-tags-row row margin-bottom--sm"><div class="col"><b>Ê†áÁ≠æÔºö</b><ul class="tags_jXut padding--none margin-left--sm"><li class="tag_QGVx"><a class="tag_zVej tagRegular_sFm0" href="/semiconductor-docs/docs/tags/semi">SEMI</a></li><li class="tag_QGVx"><a class="tag_zVej tagRegular_sFm0" href="/semiconductor-docs/docs/tags/standard">Standard</a></li></ul></div></div><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-099.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>ÁºñËæëÊ≠§È°µ</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Êñá‰ª∂ÈÄâÈ°πÂç°"><a class="pagination-nav__link pagination-nav__link--prev" href="/semiconductor-docs/docs/standards/semi/semi-chapter-098"><div class="pagination-nav__sublabel">‰∏ä‰∏ÄÈ°µ</div><div class="pagination-nav__label">M1-0305 - ¬© SEMI 1978, 2005...</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/semiconductor-docs/docs/standards/semi/semi-chapter-100"><div class="pagination-nav__sublabel">‰∏ã‰∏ÄÈ°µ</div><div class="pagination-nav__label">M11-0704 - ¬© SEMI 1988, 2004...</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#-Âπ∂ÊéíÊü•ÁúãmarkdownÊñáÊú¨--pdfÂéüÊñáÊ°£" class="table-of-contents__link toc-highlight">üìñ Âπ∂ÊéíÊü•ÁúãÔºöMarkdownÊñáÊú¨ + PDFÂéüÊñáÊ°£</a></li><li><a href="#page_count-50" class="table-of-contents__link toc-highlight">page_count: 50</a></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">ÊñáÊ°£</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/ic-design/intro">ËäØÁâáËÆæËÆ°</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/process/intro">Â∑•Ëâ∫Âà∂ÈÄ†</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/eda-tools/intro">EDAÂ∑•ÂÖ∑</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/standards/intro">ÂçèËÆÆÊ†áÂáÜ</a></li></ul></div><div class="col footer__col"><div class="footer__title">Á§æÂå∫</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/your-org/semiconductor-docs" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/blog">ÊäÄÊúØÂçöÂÆ¢</a></li></ul></div><div class="col footer__col"><div class="footer__title">Êõ¥Â§ö</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/blog">Êõ¥Êñ∞Êó•Âøó</a></li><li class="footer__item">
                  <a href="#" target="_blank" rel="noreferrer noopener">
                    <span style="margin-right: 8px;">AI ÈõÜÊàê</span>
                    <span style="background: linear-gradient(135deg, #00d4ff, #a855f7); -webkit-background-clip: text; -webkit-text-fill-color: transparent; font-weight: bold;">NEW</span>
                  </a>
                </li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">
          <div style="text-align: center;">
            <p style="margin: 0; opacity: 0.8;">Copyright ¬© 2025 ÂçäÂØº‰ΩìÁü•ËØÜÊñáÊ°£Â∫ì</p>
            <p style="margin: 8px 0 0 0; opacity: 0.6; font-size: 0.9em;">
              Built with <span style="color: #00d4ff;">‚ù§</span> using Docusaurus ‚Ä¢
              <span style="background: linear-gradient(135deg, #00d4ff, #a855f7); -webkit-background-clip: text; -webkit-text-fill-color: transparent; font-weight: bold;">AI-Powered</span>
            </p>
          </div>
        </div></div></div></footer></div>
<script src="/semiconductor-docs/assets/js/runtime~main.876ff4c3.js"></script>
<script src="/semiconductor-docs/assets/js/main.9c9bdf4d.js"></script>
</body>
</html>