// Seed: 3675896466
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    output tri0 id_3,
    output tri0 id_4,
    output wand id_5,
    input tri1 id_6,
    input tri id_7,
    input wire id_8,
    output uwire id_9
);
  assign id_9 = 1;
  logic [7:0] id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
  wand id_16, id_17;
  always @(id_11[1==""]) begin
    id_5 = 1;
  end
  wire id_18;
  assign id_16 = id_2;
  wire id_19;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output tri   id_3,
    output tri   id_4,
    input  uwire id_5,
    input  tri1  id_6,
    input  wor   id_7,
    output tri1  id_8
);
  wire id_10;
  module_0(
      id_6, id_5, id_1, id_8, id_4, id_0, id_6, id_1, id_1, id_8
  );
  assign id_0 = 1;
endmodule
