#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Oct 17 17:33:39 2025
# Process ID         : 47723
# Current directory  : /home/agata/FpgaFlashTester/flash_programmer
# Command line       : vivado
# Log file           : /home/agata/FpgaFlashTester/flash_programmer/vivado.log
# Journal file       : /home/agata/FpgaFlashTester/flash_programmer/vivado.jou
# Running On         : agata
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-1235U
# CPU Frequency      : 4259.886 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 7996 MB
# Swap memory        : 2147 MB
# Total Virtual      : 10143 MB
# Available Virtual  : 3582 MB
#-----------------------------------------------------------
start_gui
open_project /home/agata/FpgaFlashTester/flash_programmer/flash_programmer.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
update_module_reference [get_ips  design_1_flash_programmer_0_0]
generate_target all [get_files  /home/agata/FpgaFlashTester/flash_programmer/flash_programmer.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/agata/FpgaFlashTester/flash_programmer/flash_programmer.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -lib_map_path [list {modelsim=/home/agata/FpgaFlashTester/flash_programmer/flash_programmer.cache/compile_simlib/modelsim} {questa=/home/agata/FpgaFlashTester/flash_programmer/flash_programmer.cache/compile_simlib/questa} {xcelium=/home/agata/FpgaFlashTester/flash_programmer/flash_programmer.cache/compile_simlib/xcelium} {vcs=/home/agata/FpgaFlashTester/flash_programmer/flash_programmer.cache/compile_simlib/vcs} {riviera=/home/agata/FpgaFlashTester/flash_programmer/flash_programmer.cache/compile_simlib/riviera}] -of_objects [get_files /home/agata/FpgaFlashTester/flash_programmer/flash_programmer.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/agata/FpgaFlashTester/flash_programmer/flash_programmer.ip_user_files/sim_scripts -ip_user_files_dir /home/agata/FpgaFlashTester/flash_programmer/flash_programmer.ip_user_files -ipstatic_source_dir /home/agata/FpgaFlashTester/flash_programmer/flash_programmer.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
