// Seed: 1350880564
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    input id_7,
    output reg id_8,
    input id_9,
    input id_10,
    output id_11,
    input logic id_12,
    input logic id_13
);
  always id_8 <= 1 + 1;
endmodule
