// Seed: 249235921
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_0 id_10 (
      .id_0({id_7}),
      .id_1(1),
      .id_2(id_8),
      .id_3(),
      .id_4(id_5),
      .id_5(1'b0),
      .id_6(id_3)
  );
endmodule
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_1 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    input id_7,
    output logic id_8,
    input logic id_9,
    input id_10
    , id_29, id_30,
    output id_11,
    input logic id_12,
    output logic id_13,
    input id_14,
    output id_15
    , id_31,
    inout id_16
    , id_32,
    input id_17,
    input id_18,
    input logic id_19,
    output id_20,
    input id_21,
    input logic id_22,
    output id_23,
    output id_24,
    input logic id_25,
    output logic id_26,
    output logic id_27,
    output id_28
);
  assign id_26 = id_29;
  always @(1 == id_5 or posedge 1) id_24 <= (id_22 - id_31);
  type_45(
      1, id_2, 1, id_6
  );
endmodule
