#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb  6 14:23:30 2025
# Process ID: 8376
# Current directory: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab12/lab12.runs/synth_1
# Command line: vivado.exe -log MMCM_4_CHANNELS_UNIT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MMCM_4_CHANNELS_UNIT.tcl
# Log file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab12/lab12.runs/synth_1/MMCM_4_CHANNELS_UNIT.vds
# Journal file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab12/lab12.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MMCM_4_CHANNELS_UNIT.tcl -notrace
