 
****************************************
Report : area
Design : h_adder
Version: K-2015.06-SP5-1
Date   : Fri May 13 10:50:10 2016
****************************************

Library(s) Used:

    tcbn65gpluswc (File: /cadtools/tsmc/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_121b/tcbn65gpluswc.db)

Number of ports:                           10
Number of nets:                            39
Number of cells:                           33
Number of combinational cells:             33
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          6
Number of references:                      15

Combinational area:                 65.160002
Buf/Inv area:                        6.480000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                    65.160002
Total area:                 undefined
1
