// Seed: 838618213
module module_0 (
    input supply0 id_0,
    output tri1 id_1
);
  wire id_3, id_4, id_5;
  assign id_4 = 1 || 1'd0;
  assign id_4 = id_0;
  wire id_6;
  tri0 id_7 = 1;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    output supply0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wand id_5,
    input wor id_6
);
  reg id_8;
  module_0(
      id_6, id_2
  );
  assign id_8 = 1;
  always
    if (1'h0) id_1 <= 1;
    else begin
      id_8 <= 1;
    end
  wire id_9;
endmodule
