verilog work "../../Systolic-Array-master/src/transmitter.v"
verilog work "../../Systolic-Array-master/src/systol_new1.v"
verilog work "../../Systolic-Array-master/src/reciever.v"
verilog work "../../Systolic-Array-master/src/receiver_sampler.v"
verilog work "../../Systolic-Array-master/src/PLL_9_6M.v"
verilog work "../../Systolic-Array-master/src/MEM.v"
verilog work "../../Systolic-Array-master/src/Data_send.v"
verilog work "../../Systolic-Array-master/src/Data_Process.v"
verilog work "../../Systolic-Array-master/src/Data_collect.v"
verilog work "../../Systolic-Array-master/src/clk_divide.v"
verilog work "../../Systolic-Array-master/src/top.v"
