/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/bench/verilog/testbench.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/alu.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/aludec.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/building_blocks/adder.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/building_blocks/extend.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/building_blocks/flopenr.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/building_blocks/flopr.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/building_blocks/mux2.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/building_blocks/mux3.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/controller.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/datapath.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/maindec.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/regfile.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/riscvsingle.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/design/verilog/top.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/model/verilog/dmem.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/model/verilog/imem.sv
/home/user/project/lab_cpu/week07/01.harris_single_cycle_10_instructions/sim/vcs/sim_define.v
