---
title: SystemVerilog for RTL Modeling, Simulation, and Verification
author: Keyi Zhang
rights:  Creative Commons Non-Commercial Share Alike 3.0
language: en-US
titlepage: true
book: true
caption-justification: centering
listings-no-page-break: true
papersize: a4
classoption: oneside
titlepage: true
titlepage-text-color: "FFFFFF"
titlepage-rule-color: "360049"
titlepage-rule-height: 0
titlepage-background: "../images/cover.pdf"
...
