Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Mar 11 01:21:28 2018
| Host         : DESKTOP-F64LM88 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    78 |
| Unused register locations in slices containing registers |   181 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5145 |         3056 |
| No           | No                    | Yes                    |              58 |           39 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             136 |           63 |
| Yes          | Yes                   | No                     |              24 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------------------+---------------------------+------------------+----------------+
|               Clock Signal               |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------------------+---------------------------+------------------+----------------+
|  AES1/ledDone_reg_i_1_n_0                |                           |                           |                1 |              1 |
|  clk_IBUF_BUFG                           | U1/tx_buff[14][6]_i_1_n_0 | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[9][6]_i_1_n_0  | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[4][6]_i_1_n_0  | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[8][6]_i_1_n_0  | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[7][6]_i_1_n_0  | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[6][6]_i_1_n_0  | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[2][6]_i_1_n_0  | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[3][6]_i_1_n_0  | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[13][6]_i_1_n_0 | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[5][6]_i_1_n_0  | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[1][6]_i_1_n_0  | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[0][6]_i_1_n_0  | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[15][6]_i_1_n_0 | U1/bit_count_reg[3]_0     |                2 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[10][6]_i_1_n_0 | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[12][6]_i_1_n_0 | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/tx_buff[11][6]_i_1_n_0 | U1/bit_count_reg[3]_0     |                1 |              2 |
|  clk_IBUF_BUFG                           | U1/bit_count              | U1/bit_count_reg[3]_0     |                1 |              4 |
|  clk_IBUF_BUFG                           |                           |                           |                3 |              4 |
|  clk_IBUF_BUFG                           | U1/tx_buff[7][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0 |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[8][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0 |                3 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[4][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0 |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[9][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0 |                3 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[1][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0 |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[0][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0 |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[14][6]_i_1_n_0 | U1/tx_buff[15][6]_i_3_n_0 |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[11][6]_i_1_n_0 | U1/tx_buff[15][6]_i_3_n_0 |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[13][6]_i_1_n_0 | U1/tx_buff[15][6]_i_3_n_0 |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[12][6]_i_1_n_0 | U1/tx_buff[15][6]_i_3_n_0 |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[10][6]_i_1_n_0 | U1/tx_buff[15][6]_i_3_n_0 |                3 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[15][6]_i_1_n_0 | U1/tx_buff[15][6]_i_3_n_0 |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[3][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0 |                3 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[2][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0 |                4 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[6][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0 |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[5][6]_i_1_n_0  | U1/tx_buff[15][6]_i_3_n_0 |                2 |              5 |
|  clk_IBUF_BUFG                           | U1/tx_buff[17][5]_i_2_n_0 | U1/tx_buff[17][5]_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[16][5]_i_2_n_0 | U1/tx_buff[16][5]_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[18][5]_i_2_n_0 | U1/tx_buff[18][5]_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[19][5]_i_2_n_0 | U1/tx_buff[19][5]_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/byte_count             | U1/bit_count_reg[3]_0     |                3 |              6 |
|  clk_IBUF_BUFG                           | U1/p_3_in                 | U1/bit_count_reg[3]_0     |                4 |             14 |
|  clk_IBUF_BUFG                           |                           | U1/tx_buff[15][6]_i_3_n_0 |                7 |             16 |
|  next_state                              |                           |                           |               31 |             40 |
|  clk_IBUF_BUFG                           |                           | U1/bit_count_reg[3]_0     |               32 |             42 |
|  AES1/l                                  |                           |                           |               48 |            108 |
|  AES1/w4                                 |                           |                           |               67 |            128 |
|  AES1/w5                                 |                           |                           |               77 |            128 |
|  AES1/w6                                 |                           |                           |               71 |            128 |
|  AES1/w7                                 |                           |                           |               51 |            128 |
|  AES1/tempStart1                         |                           |                           |               63 |            128 |
|  AES1/tempStart2                         |                           |                           |               64 |            128 |
|  AES1/tempStart3                         |                           |                           |               71 |            128 |
|  AES1/tempRow5                           |                           |                           |              128 |            128 |
|  AES1/d2                                 |                           |                           |               82 |            128 |
|  AES1/d3                                 |                           |                           |               85 |            128 |
|  AES1/d4                                 |                           |                           |               81 |            128 |
|  AES1/tempRow6                           |                           |                           |              128 |            128 |
|  AES1/FSM_onehot_curr_state_reg_n_0_[38] |                           |                           |               42 |            128 |
|  AES1/d                                  |                           |                           |               78 |            128 |
|  AES1/d1                                 |                           |                           |               79 |            128 |
|  AES1/tempRow1                           |                           |                           |              128 |            128 |
|  AES1/tempStart4                         |                           |                           |               63 |            128 |
|  AES1/tempStart5                         |                           |                           |               67 |            128 |
|  AES1/w1                                 |                           |                           |               55 |            128 |
|  AES1/tempRow3                           |                           |                           |              128 |            128 |
|  AES1/tempStart6                         |                           |                           |               62 |            128 |
|  AES1/w2                                 |                           |                           |               67 |            128 |
|  AES1/tempRow2                           |                           |                           |              128 |            128 |
|  AES1/tempRow4                           |                           |                           |              128 |            128 |
|  AES1/d6                                 |                           |                           |               85 |            128 |
|  AES1/w3                                 |                           |                           |               75 |            128 |
|  AES1/d5                                 |                           |                           |               87 |            128 |
|  AES1/l6                                 |                           |                           |              120 |            256 |
|  AES1/l3                                 |                           |                           |              127 |            256 |
|  AES1/l5                                 |                           |                           |              124 |            256 |
|  AES1/l4                                 |                           |                           |              112 |            256 |
|  AES1/l2                                 |                           |                           |              126 |            256 |
|  AES1/l1                                 |                           |                           |              124 |            256 |
+------------------------------------------+---------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                    16 |
| 4      |                     2 |
| 5      |                    16 |
| 6      |                     5 |
| 14     |                     1 |
| 16+    |                    37 |
+--------+-----------------------+


