

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Thu Oct  3 12:36:55 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_mvt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.507 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   160006|   160006|  0.533 ms|  0.533 ms|  160006|  160006|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop4_loop5  |   160004|   160004|         6|          1|          1|  160000|       yes|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      122|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       99|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       99|      203|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_9ns_9ns_9ns_18_4_1_U11  |mac_muladd_9ns_9ns_9ns_18_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln76_1_fu_102_p2       |         +|   0|  0|  25|          18|           1|
    |add_ln76_fu_114_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln77_fu_146_p2         |         +|   0|  0|  16|           9|           1|
    |ap_condition_122           |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_96_p2         |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln77_fu_120_p2        |      icmp|   0|  0|  16|           9|           8|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |select_ln76_1_fu_134_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln76_fu_126_p3      |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 122|          68|          43|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   18|         36|
    |ap_sig_allocacmp_v23_load             |   9|          2|    9|         18|
    |ap_sig_allocacmp_v24_load             |   9|          2|    9|         18|
    |indvar_flatten_fu_54                  |   9|          2|   18|         36|
    |v23_fu_50                             |   9|          2|    9|         18|
    |v24_fu_46                             |   9|          2|    9|         18|
    |v46_blk_n                             |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   75|        150|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |indvar_flatten_fu_54                              |  18|   0|   18|          0|
    |select_ln76_reg_208                               |   9|   0|    9|          0|
    |select_ln76_reg_208_pp0_iter1_reg                 |   9|   0|    9|          0|
    |v23_fu_50                                         |   9|   0|    9|          0|
    |v24_fu_46                                         |   9|   0|    9|          0|
    |v25_reg_228                                       |  32|   0|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |  99|   0|   99|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v46_din             |  out|   32|     ap_fifo|           v46|       pointer|
|v46_num_data_valid  |   in|   19|     ap_fifo|           v46|       pointer|
|v46_fifo_cap        |   in|   19|     ap_fifo|           v46|       pointer|
|v46_full_n          |   in|    1|     ap_fifo|           v46|       pointer|
|v46_write           |  out|    1|     ap_fifo|           v46|       pointer|
|v40_address0        |  out|   18|   ap_memory|           v40|         array|
|v40_ce0             |  out|    1|   ap_memory|           v40|         array|
|v40_q0              |   in|   32|   ap_memory|           v40|         array|
+--------------------+-----+-----+------------+--------------+--------------+

