// Seed: 2218642917
module module_0 #(
    parameter id_2 = 32'd39
) (
    id_1
);
  output wire id_1;
  wire _id_2;
  ;
  wire [id_2 : 1] id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  logic id_7;
  wire  id_8;
  parameter id_9 = $clog2(17);
  ;
  assign id_1[1] = id_3;
  module_0 modCall_1 (id_4);
  wire id_10;
endmodule
