gener high qualiti test robustli untest path delay fault abstractin mani design larg portion path delay fault robustli testabl paper investig test strategi robustli untest fault show qualiti nonrobust test may poor detect small defect caus manufactur process variat demonstr better qualiti nonrobust test obtain includ time inform process test gener good nonrobust test toler larger time variat offinput also show nonrobustli untest path delay fault may ignor high qualiti delay test function sensitiz path nonrobustli untest faulti condit may degrad perform circuit howev till strategi gener test faultsin paper present algorithm gener high qualiti nonrobust function sensitiz test also devis algorithm gener test validat nonrobust fault high qualiti detect defect hard gener automat experiment result show qualiti delay test increas validat high qualiti nonrobust test well test function sensitiz path delay fault includ b introduct object delay test detect time defect could degrad circuit perform two fault model commonli use time defect gate delay fault model 24 25 path delay fault model 16 22 17 path delay fault model assum propag delay target path exce clock period gate delay fault model assum propag delay gatenod exce specifi limit pro con model discuss mani articl eg 11 repeat paper use path delay fault model order test path time defect input vector pair need appli first vector initi circuit second caus desir transit clock period time second input vector appli valu primari output observ compar prestor respons circuit determin defect path delay fault classif two condit impos test path delay fault robust r condit nonrobust nr condit robust test 22 17 guarante detect fault target path regardless delay signal circuit result report 17 6 show mani benchmark industri circuit larg number fault robust test fault call robustli untest fault tabl 1 cite result report 6 isca 85 benchmark circuit industri circuit number robustli untest fault shown column 3 nonrobust condit less stringent robust condit nonrobust test detect delay defect target path arriv time offinput signal oninput connect two gate path offinput connect gate path belong path late howev late test may becom invalid fault nonrobust test call nonrobustli untest result benchmark industri circuit report 6 column 4 tabl 1 indic circuit high percentag path nonrobustli untest circuit number long identifi untest fault path consid robust nonrobust conv1 579k 757 438 tabl 1 result report dynamit 6 question whether nonrobustli untest fault need test address 3 shown nonrobustli untest path test need path need test never determin circuit perform consid possibl time defect path call function unsensitiz fu function redund path fr suffici condit function redund fault effici algorithm identifi present 3 function sensitiz fs path 3 8 9 23 untest nonrobust condit may affect perform circuit therefor test robust nonrobust function sensitiz fault make class function irredund fault firr even though set nonrobust fault defin previou literatur 17 superset set robust fault paper nonrobust path delay fault assum set robustli untest nonrobustli testabl fault howev refer set nonrobustli untest fault earlier defin also even though set function sensitiz fault defin 3 8 9 23 superset set nonrobust fault function sensitiz path delay fault paper assum nonrobustli untest function sensitiz fault figur 1 show classif path delay fault use paper path delay fault fr r nr fs firr figur 1 classif path delay fault achiev high qualiti delay test problem test set gener exist test condit abl detect time defect dealt prior work synthesi robust delay testabl 21 4 5 19 13 7 1 one possibl solut research direct attempt synthes circuit everi path robustli testabl howev synthes 100 robustli testabl circuit usual requir logic andor primari input therefor may feasibl solut certain design also time resynthesi testabl degrad perform design therefor may accept mani high perform design contribut paper attempt solv problem test gener object gener high qualiti test path delay fault stringent condit test exist implement strategi need develop test gener method nonrobust function sensitiz path ffl nonrobustli testabl path often test mani differ nonrobust nr test paper show nonrobust test higher qualiti other exist method nonrobust test gener differenti test show higher qualiti nonrobust test gener includ time inform test deriv process present algorithm gener high qualiti nonrobust test introduc metric call robust nonrobust test use measur far given nr test robust test nonrobustli testabl fault attempt gener nonrobust test closer robust test ffl nonrobust test given target path becom invalid certain path defect robustli test fault may invalid nonrobust test target path nonrobust test along robust test offpath form validat nonrobust test vnr target fault 20 validat nonrobust test guarante detect fault therefor use nonrobustli testabl path whenev exist method propos automat gener test paper present algorithm gener test vnr path ffl function sensitiz fault address 3 8 9 23 howev practic strategi propos test fault multilevel circuit represent paper devis algorithm gener test vector function sensiti zabl path paper organ follow section 2 describ experi design compar effect differ test set detect delay defect section 3 contain necessari definit gener high qualiti nonrobust test address section 4 section 5 deal test gener function sensitiz fault section 6 show experiment result section 7 conclud paper experi give clear motiv work design conduct experi evalu qualiti delay test use exist test strategi definit work consid circuit nand gate ie complex gate xor xnor assum repres use simpl gate input gate said control valu denot cv determin valu gate output regardless valu fanin gate valu input complement control valu input said noncontrol valu denot ncv exampl case nand gate control valu 0 noncontrol valu 1 gate control valu 1 noncontrol valu 0 defin sensit use exact sensit criterion 10 henc say vector pair sensit path oninput either earliest control input latest noncontrol input offinput noncontrol given logic circuit c gate connect c associ propag delay number rang implement c circuit structur c may differ propag delay signal refer instanc f c presenc differ propag delay result differ instanc consid model differ manufactur chip given logic design instanc sensitiz path longer clock period refer good instanc otherwis delaydefect instanc instanc nomin delay signal call experi descript mimic manufactur process variat exper iment logic circuit test gener larg number instanc instanc use delay test gener instanc one circuit differ propag delay signal experi nomin propag delay signal gate given assum propag delay signal random variabl normal distribut mean given nomin propag delay standard deviat also given use random number gener normal distribut given mean standard deviat gener propag delay signal gener instanc use time analyz 2 identifi longest sensitiz abl path calcul propag delay along path number refer delay instanc curv figur 2 show distribut delay 8000 gener instanc circuit c880 nomin propag delay signal c880 obtain 18 standard deviat propag delay signal assum 16 nomin propag delay ie 3oe equal 50 mean nomin propag delay longest sensitiz path c880 468 nanosecondsn base result give reason safeti margin design chose clock period 55 ns none 8000 instanc figur 2a delay longer clock period gener anoth 8000 instanc 4000 instanc assum 10 shift nomin delay signal 4000 instanc 30 shift small randomli chosen subset signal reflect worst case process word mean propag delay signal signal second set 8000 instanc chosen higher given nomin propag delay curv b figur 2 show distribut delay longest sensitiz path gener instanc c880 time analyz report 601 instanc sensitiz path longer 55 ns thu delaydefect 6050150250propag delay longest sensitiz path ns number instanc b figur 2 distribut longest sensitiz path delay 8000 instanc gener c880 valu mean signal equal given nomin delay b higher nomin delay next want see delay test sequenc gener differ sensit condit ie robust nonrobust etc perform detect delaydefect instanc nomin delay longest sensitiz path c880 468 ns test gener consid path whose nomin propag delay longer 388 ns 2441 path 2050 robust testabl 137 nonrobust testabl function sensitiz redund prepar three set test sequenc select path delay fault 1 robust test robustli testabl path 2 nonrobust test robustli nonrobustli testabl path 3 robust test robustli testabl path plu nonrobust test nonrobustli testabl path shown tabl 2 2441 chosen long path 391 path robustli untest 254 path nonrobustli untest test set path delay fault vector delaydefect inst test untest pair total detect robust 2050 391 2050 601 567 nonrobust 2187 254 2187 601 527 robustnonrobust 2187 254 2187 601 585 tabl 2 delay test result c880 use multipledelay logic simul accept extern suppli gatesign propag delay simul test set simul twopattern test instanc signal first vector stabil second vector appli output observ ns later observ valu compar expect valu determin delaydefect instanc detect test set tabl 2 show number test vector pair test set number detect instanc 601 delaydefect instanc none appli test set detect delaydefect instanc even last test set best set exist test strategi miss signific portion delaydefect instanc three reason nonrobust test nonrobustli testabl path may invalid defect path phenomenon observ compar result robust test set non robust test set sinc later miss sever delaydefect chip detect robust test set problem possibl solut one topic research ii 254 nonrobustli untest path may still affect circuit perform time defect path target thu might stay undetect function sensitiz path test gener therefor necessari test gener function sensitiz path anoth topic paper iii consid long path test gener therefor faulti short path may detect howev particular experi instanc miss due reason 3 definit given path delay fault condit test robust non robust function sensitiz depend appli input vector pair transit produc path offinput transit valu input chang control noncontrol valu denot cvncv similarli ncvcv transit input vector pair depend transit produc oninput correspond offinput offinput might appear target path divid four categori robust nonrobust function sensitiz function unsensitiz offinput definit variou type offinput given tabl 3 offinput oninput transit transit cvncv ncvcv cvncv robust nonrobust ncvcv funct unsensitiz funct sensitiz stabl ncv robust robust stabl cv funct unsensitiz funct unsensitiz tabl 3 classif offinput exampl 1 let gate two input b shown figur 3 part target path p input oninput input b offinput paper valu s0 signal denot stabl 0 1 valu v valu contain symbol x denot unknown unspecifi valu exampl valu signal x1 mean valu vector v 1 unknown equal robust offinput b nonrobust offinput c funct sensitiz offinput figur 3 differ type offinput gate order robustli propag rise transit cvncv gate figur 3a offinput b need stabil noncontrol valu second input vector appli condit satisfi either offinput b stabl noncontrol valu rise transit case offinput b said robust r transit robust offinput never mask transit correspond oninput offinput b second input vector appli stabil control valu propag rise transit target path stop case offinput b said function unsensitiz fu want robustli propag fall transit ncvcv gate must stabl noncontrol valu offinput b figur 3a case input b rise transit offinput call nonrobust nr offinput figur 3b rise transit b may mask oninput fall transit case propag transit target path stop happen transit b arriv later transit hand offinput b fall transit figur 3c fault effect target path observ transit offinput also late case circuit test multipl path delay fault offinput said function sensitiz fs offinput case offinput stabl control valu propag transit target path stop thu offinput function unsensitiz offinput 2 type offinput appear given path test appli determin condit path test exampl given target path given input vector pair offinput robust say path test robust condit besid robust offinput also nonrobust offinput function sensitiz function unsensitiz offinput path test nonrobust condit path test function sensit condit given input vector pair besid robust nonrobust input also function sensitiz offinput function unsensitiz offinput function redund path possibl input vector pair least one function unsensitiz offinput good knowledg robustli testabl path sinc target delay test research two pattern test nonrobust test path delay fault 1 launch requir transit root path 2 vector v 2 path offinput settl noncontrol valu 3 least one offinput cvncv transit oninput ncvcv transit discuss earlier nonrobust test may becom invalid nonrobust offinput late high qualiti test gener fault requir special caution follow definit need use time inform guid test gener process nonrobust test high robust function sensitiz test let input vector pair appli delay test given target path let v 2 appli time logic valu signal circuit becom stabl 1 time logic valu signal f becom stabl v 2 call arriv time f v 2 arriv time connect f v 2 instanc nomin delay signal fault free instanc denot f v 2 definit 2 given offinput g correspond oninput f differ call slack offinput g definit 3 given path given vector pair sensit call true path said fals path fals fault free instanc might becom true faulti stanc say path function sensitiz vector v 2 1 offinput settl noncontrol valu correspond oninput noncontrol valu 2 least one offinput entir path settl control valu correspond oninput control valu given instanc fs path fals path possibl input vector pair function sensit given fs path arriv time fs offinput earlier arriv time correspond oninput howev arriv time fs offinput late fs path might becom true path determin circuit time behavior exampl 2 consid circuit given figur 4 circuit robustli c e f figur 4 function sensitiz path nonrobustli untest path delay fault fadgh risingg fbcehrisingg fafh fallingg fbfh fallingg first two delay fault function redund accord said earlier never determin circuit perform need test last two function sensitiz fault vector pair shown figur function sensit path suppos target fault fafh fallingg say path fbfh fallingg associ target path necessari condit detect fault target path function sensitiz offinput b also late word fault effect function sensitiz target path observ presenc multipl delay fault 9 2 sinc detect fault fs path function delay signal rest circuit target path differ fs test differ probabl detect defect interest gener fs test highest probabl detect fault target fs path follow section give outlin test gener methodolog high qualiti nonrobust test introduc robust metric guid test deriv process also present algorithm gener validat nonrobust test 4 gener high qualiti nonrobust test nonrobustli testabl path test vector pair least one nonrobust input rest robust offinput tabl 3 number nonrobust offinput given target path differ differ nonrobust test sinc interest gener nonrobust test robust one object find test minim number nonrobust offinput given target path also two nonrobust test number nonrobust offinput differ qualiti respect effect detect defect denot nonrobust offinput given vector pair denot slack nonrobust offinput slack nonrobust test v defin min g among nonrobust test given path goal find nonrobust test v maximum slack reason follow slack nonrobust offinput larger probabl nonrobust offinput transit mask input transit lower nonrobust test larger slack toler larger time variat nonrobust offinput delay defect caus process variat slack nonrobust test close relat probabl fault mask nonrobust offinput figur 5a show path delay fault robustli untest nonrobustli testabl fig 5b fig 5c show two differ nonrobust test path test given fig 5c toler 12 ns variat test fig 5b toler 2 ns variat robust nonrobust test defin slack higher robust lower probabl test invalid robust rang gamma1 1 robust robust test defin 1 robust vector pair neither robust nonrobust test defin gamma1 5n 20n 16n 17n 18n 7n 6n 5n 20n b 8n 5n 20n 6n 7n c figur 5 differ nonrobust test toler differ time variat 41 algorithm gener nonrobust test high robust ness brief summari algorithm given figur 8 follow explain detail algorithm give stepbystep exampl step 1 nonrobustli test path delay fault offinput must noncontrol valu vector v 2 transit must creat sourc path test v requir satisfi test vector call mandatori assign 11 henc first step find mandatori assign implic 14 comput earliest arriv time signal restrict mandatori assign notic given set mandatori assign sma certain input vector pair may produc valu violat given assign signal earliest arriv time signal f given sma defin earliest arriv time f among vector pair violat sma exampl 3 consid circuit given figur 6 target path shown bold face 20n 5n 8n 21n e c f 5n 0n 6n 1n 0n 7n 2n 8n 0n 1n 0n figur comput sma earliest arriv time arriv time transit signal target path shown signal primari input transit assum arriv time exampl gate assum unit delay rise fall transit assign noncontrol valu second vector v 2 offinput impli valu obtain set mandatori assign shown next earliest arriv time signal given sma comput valu shown circuit sf sr denot arriv time fall rise transit signal respect exampl notat 6n mean earliest arriv time fall transit signal given sma 6n 2 definit 5 nonrobustli testabl path offinput whose correspond oninput ncvcv valu call nr candid offinput step 2 identifi nr candid offinput target path attempt convert one time robust offinput assign stabl noncontrol valu order process nr candid offinput determin follow way candid comput slack nr candid offinput ie differ arriv time correspond oninput earliest arriv time transit nr candid offinput first tri convert nr candid offinput whose slack smallest nonrobust offinput smaller slack higher probabl mask oninput transit nr offinput larger valu slack exampl 4 consid circuit figur 6 nr candid offinput signal f k slack 12n 20n sinc nr candid offinput f smallest slack first tri convert signal f robust offinput assign stabl 0 valu neither assign s0 valu f 20n 5n 8n 21n e c f 3n 1n 2n 0n 5n 6n figur 7 convert nonrobust offinput robust offinput implic assign caus conflict signal f success convert robust offinput next earliest arriv time signal updat increment sinc certain signal may chang due augment set mandatori assign exampl earliest arriv time signal g remov set sinc g stabl valu new sma earliest arriv time signal becom 3n slack nr candid offinput found 17n slackk 20n therefor offinput select next signal process howev given sma possibl assign stabl noncontrol valu signal continu process signal k offinput k convert robust offinput assign stabl 0 valu primari input j new sma earliest arriv time shown figur 7 2 nonrobustli testabl path repeat 1 assign desir transit oninput 2 convert nr candaid offinput robust offinputsif possibl one time leav valu candid offinput could convert robust offinput unassign time inform use determin order candid 3 convert rest unassign offinput nr offinput one time backward justif time inform use determin order process candid make decis justif process 4 assign valu remain primari input still valu unassign figur 8 summari algorithm gener nr test high robust step 3 nr candid offinput convert robust offinput assign nonrobust transit avoid current partial assign vector pair minim probabl oninput transit mask transit nonrobust offinput g tri find test arriv time transit signal g earliest possibl achiev use calcul earliest arriv time guid justif process justifi transit output gate choos input among input could transit current partial test earliest arriv time assign transit input stabl noncontrol valu input backward justif process continu primari input reach conflict occur latter case backtrack last decis point justifi transit input next earliest arriv time justif backtrack process similar use typic test gener algorithm test gener process gradual assign valu intern signal primari input therefor nr candid offinput process later smaller search space process first process critic nr candid offinput one smallest slack first exampl 5 circuit figur 7 signal nr offinput want make sure fall transit signal arriv earli possibl sinc valu signal h justifi use calcul earliest arriv time signal e decid transit signal earliest assign fall transit signal e stabl 1 signal figur 9 2 step 4 end obtain complet specifi test logic simul experi minim number sensit path associ nr offinput check primari input valu assign assign number transit primari input minim work consid test compact test compact use step algorithm omit 20n 5n 8n 21n e c f figur 9 backward justif assign unspecifi valu pi exampl 6 primari input valu complet specifi c step assign stabl 1 final valu signal shown fig 9 2 42 gener validat nonrobust test obtain high qualiti test nonrobustli testabl fault first attempt gener validat nonrobust test sinc vnr test guarante detect delay defect target path independ delay signal rest circuit exampl 7 consid circuit given figur 10a path fbcef risingg robustli e f b e f figur 10 validat nonrobust test path fbcef risingg untest nonrobustli testabl test nonrobust test path risingg partial path fbd risingg faulti thu path fbdf risingg faulti invalid test 1 test shown figur 10b robust test path fbdf risingg circuit pass test conclud path risingg faultfre therefor two test form validat nonrobust test fault fbcef risingg 2 may exist mani validat nonrobust test given fault interest find set minim cardin algorithm gener set two pattern test consist sever step step 1 nonrobustli testabl fault first convert nr candid offinput robust offinput obtain nonrobust test 0 minim number nonrobust offinput done use procedur describ previou subsect ie start minim specifi nonrobust test convert nr candid offinput robust offinput one time convers caus conflict recov previou valu offinput ie x0 x1 proceed next nr candid offinput repeat process step 2 partial test obtain process nr candid offinput call semi robust test semirobust test dont care primari input specifi dont care way number transit primari input minim ie x1 specifi 11 x0 specifi 00 xx 00 11 denot final nonrobust test implic perform step 3 next examin nonrobust offinput identifi path need robustli test valid exampl 8 suppos target path fh h 1 primari input h n primari output f denot oninput feed gate h i1 figur 11 suppos g nonrobust offinput correspond oninput f nr test figur 11 valid nonrobust test denot partial path g h n p nonrobust test g nonrobust offinput must sensit one partial path primari input denot partial path q 1 arriv time transit g determin propag delay path robustli test concaten path q 1 circuit pass test guarante transit g late nonrobust offinput identifi set path g need robustli test valid path g robustli testabl test along robust test path g form validat nonrobust test target path 2 develop test minim number transit primari input therefor typic small number partial path end nonrobust offinput sensit thu small number offpath need examin reduc comput complex also reduc cardin validat nonrobust test possibl extens algorithm identifi vnr testabl path condit robustli test sensit partial path primari input nonrobust offinput relax test vnr condit howev adopt extens follow situat may occur gener vnr test path vnr testabl path b requir gener vnr test path b vnr testabl path requir case neither path vnr testabl prototyp program implement extens experiment result present section 6 show use time inform process nonrobust test gener substanti improv qualiti nonrobust test moreov result indic test function sensitiz path could lead improv qualiti delay test follow section describ test gener method fs path first give outlin methodolog emphas object present detail implement 5 test gener function sensitiz path delay fault state earlier fault function sensitiz path faulti condi tion degrad circuit perform therefor fs path test given fs path number differ fs test want select small number input vector pair test function sensitiz path work select one select test higher probabl make defect fs path observ necessari condit detect defect function sensitiz path path associ function sensitiz offinput associ defin section 3 exampl 2 also defect henc gener larger number fs offinput smaller probabl detect defect number function sensitiz offinput given path depend appli test vector pair therefor one object test gener algorithm minim number fs offinput reduct number fs offinput achiev maxim number offinput robust nonrobust still minim number fs offinput would suffici guarante detect fault fs path exampl fs path number fs offinput two differ fs test still one two test might higher probabl detect fault test higher probabl detect fault fs offinput smaller slack ie nomin arriv time fs offinput late possibl mean order find fs test high probabl detect multipl path delay fault need includ avail time inform process test gener denot fs offinput given vector pair v denot slack fs offinput slack fs test v defin max g contrari algorithm gener nonrobust test present previou section process gener fs test attempt find test whose valu slack minim slack case posit neg look test neg slack exist otherwis look one least posit slack test toler small time variat fs offinput like lead detect faulti fs path suppos test path associ fs offinput robustli testabl appli robust test cover associ path circuit pass test conclud transit fs offinput late therefor abl detect defect target fs path need appli 8 12 b figur 12 exampl fs test detect faulti fs path exampl 9 consid circuit given figur 12a test associ fs offinput g figur 12b test robustli test path appli 2 circuit pass test conclud arriv time signal fs offinput g p 1 test 1 late thu 1 abl detect defect p 1 therefor need includ 1 test set p 1 2 51 algorithm gener function sensitiz test gener fs test need identifi function sensitiz path perform elimin function redund path set nonrobustli untest path use algorithm tool describ 3 howev algorithm 3 use second vector analysi identifi set fs path might pessimist larg use algorithm 3 sinc fast appli larg design test gener algorithm fs path delay fault summar figur 13 step 1 function sensitiz path besid robust nonrobust offinput least one fs offinput process gener nr test offinput whose correspond oninput ncvcv transit call candid offinput context gener test fs path redefin offinput definit 7 offinput whose correspond oninput ncvcv transit call fs candid offinput step 2 test gener fs candid offinput depend transit assign becom either robust nonrobust function sensitiz offinput tabl 3 goal minim number fs offinput thu attempt gener test highest number fs candid offinput either robust nonrobust transit nonrobust offinput mask transit correspond oninput never happen case robust offinput prefer achiev goal larg number robust offinput possibl henc algorithm process fs offinput candid one time candid first attempt assign stabl noncontrol valu ie tri convert robust offinput similar algorithm nonrobust path use forward implic backward justif process check desir transit assign attempt convert fs candid offinput robust offinput fail leav valu unspecifi proceed next candid list step 3 fs offinput candid process start one transit left unspecifi attempt convert nonrobust offinput assign cvncv transit step 4 attempt convert fs candid offinput nonrobust offinput fail assign ncvcv transit fs candid offinput ie convert fs offinput point outlin methodolog order process fs candid offinput import gener good qualiti fs test therefor use partial time inform avail set mandatori assign implic calcul earliest arriv time transit fs candid offinput inform use calcul slack candid order process candid determin slack process candid larger slack first sinc less like allow propag defect primari output make observ therefor desir convert fs offinput hand fs candid offinput smaller slack higher chanc sensit given fs path faulti condit function sensitiz path repeat 1 assign desir transit oninput 2 convert fs candid offinput robust offinput possibl one time leav valu candid offinput could convert robust offinput unassign time inform use determin order process candid 3 convert unassign offinput nonrobust offinput possibl one time time inform use determin order process candid 4 convert rest unassign offinput fs offinput 5 backward justif time inform use make decis justif process 6 assign valu remain primari input still valu unassign 7 check whether path associ fs offinput robustli test figur 13 summari algorithm gener fs test possibl problem order candid could aris case offinput given fs path nonrobust transit assign case requir find test time toler larg time variat nr offinput small time variat fs offinput hard task sinc fanin cone nr fs offinput may intersect fortun result shown larg major fs path procedur creat nonrobust offinput gener fs test robust fs offinput present time fs candid offinput success assign transit updat set mandatori assign implic recomput slack fs offinput candid step 5 appropri transit assign fs candid offinput final justif process done way maxim chanc nonrobust offinput arriv earli possibl fs offinput arriv late possibl target path nonrobust fs offinput fanin cone nonrobust fs offinput intersect justif process done nonrobust offinput arriv earli possibl select test probabl fs offinput arriv late possibl highest sort fanin gate whose output need justifi decreas order respect comput earliest arriv time latest arriv signal first list transit need justifi cvncv attempt assign transit fanin could transit current partial assign vector pair process appear fanin list transit need justifi ncvcv tri assign transit fanin latest arriv time among fanin could transit stabl noncontrol valu rest input justif process conflict detect backtrack last decis point attempt justif next fanin list order achiev nonrobust offinput arriv earli possibl use similar strategi order fanin earliest arriv signal first list step justif process done primari input still unassign valu assign number transit primari input minim step 7 final check path associ fs offinput target robust test sinc robust test set would detect defect caus late arriv time fs offinput therefor fs test need appli ie detect faulti fs path 6 experiment result implement previouslydescrib algorithm gener 1 validat nonrobust test 2 nonrobust test high robust 3 function sensitiz test use experiment setup describ section 2 evalu qualiti gener test set circuit test test number long function irredund path tabl 4 summar inform select path 2 bit adder two iscas85 benchmark circuit mcnc benchmark finit state machin styr column 2 show delay longest sensitiz path 2 fault free instanc 2 bit adder select function irredund path rest test circuit select subset path accord specifi cutoff time column 3 clock period column chosen use inform delay longest sensitiz path last four column show number select function irredund path number robust r nonrobustli testabl nr function sensitiz fs path delay fault test circuit seen c880 larg portion longest path robustli testabl case c432 longest path function sensitiz path long robustli testabl path longest cutoff clock number r nr fs circuit delay time period irredund path path path ns ns ns path select styr 4280 3000 4700 210 145 36 29 test gener done 2117 path tabl 4 path select tabl 5 show test gener result validat nonrobust test second column show number validat nonrobust path among nonrobustli testabl path test circuit last column show number vector pair requir test vnr fault ie number path associ nr offinput need robustli test plu one exampl c880 identifi 111 137 nr testabl fault vnr testabl 111 vnr testabl fault requir exactli one path robustli testabl order valid correspond nr test therefor 111 fault validat nonrobust test set consist exactli two input vector pair none path consid c432 vnr testabl number vnr ave num vector circuit testabl path pair per path styr 22 20 tabl 5 test gener result validat nonrobust test nr testabl path attempt gener nr test larg slack tabl 6 show result nr test gener second column give number nr testabl fault third column show averag slack nr test gener use test gener algorithm comparison gener two set nr test one obtain simpli gener nr test offinput set noncontrol valu vector v 2 valu offinput vector v 1 obtain specifi valu primari input path twopattern nr test gener randomli fill unspecifi signal valu 0s 1s nr test instead randomli fill unspecifi valu fill number transit primari input intern signal nr test maxim target path measur slack nr test three nonrobust test set result shown last three column tabl 6 2 bit adder averag slack randomli fill nr test neg result impli faultfre instanc desir transit creat output nonrobust offinput transit arriv later oninput transit mask test circuit test gener drastic increas averag slack thu test set allow larger time variat nonrobust offinput discuss section 5 algorithm gener test function sensitiz fault tri maxim chanc detect defect fs target path gener test set small number fs offinput possibl result tabl 7 show achiev goal test circuit third column show averag number fs candid offinput per path test circuit circuit c432 number nr averag slack ns circuit testabl path random maxtransit styr 36 1285 563 139 tabl nonrobust test highest number fs candid offinput 23 compli fact c432 high percentag function sensitiz path 97 select irredund path result last three column show circuit larg number fs path one fs candid offinput made robust c432 circuit number fs offinput consider higher one also fs test creat nonrobust offinput column 5 num avenum fs candid convert convert convert circuit fs path offinput per path r nr fs tabl 7 test gener function sensitiz path circuit prepar follow 7 test set test select long irredund path test set 1 robust test robustli testabl path r test set 2 nonrobust test robustli nonrobustli testabl path randomli fill dont care randnr test set 3 test set 1 plu nonrobust test randomli fill dont care nonrobustli testabl path rrandnr test set 4 test set 1 plu nonrobust test dont care fill number transit primari input maxim nonrobustli restabl path rworstnr test set 5 test set 1 plu nonrobust test high robust nonrobustli restabl path rbestnr test set test set 1 plu validat nonrobust test nonrobust path test nonrobust test high robust remain nonrobustli testabl path rvnrbestnr test set 7 test set 5 plu fs test function sensitiz path rvnrbestnrf gener larg number instanc circuit order gener instanc consid good repres differ chip manufactur line use sever strategi one gener 4000 instanc test circuit assum propag delay signal random variabl normal distribut given mean standard deviat choos mean 11 time nomin propag delay standard deviat 16 mean valu circuit 2 bit adder styr strategi give good sampl faulti instanc sinc mani gener faulti instanc set path respons defect therefor gener addit 4000 instanc assum propag delay randomli chosen signal random variabl normal distribut given mean standard deviat prespecifi 30 gate 50 fanin propag delay differ nomin choos mean 30 nomin standard deviat 16 mean valu specifi signal case achiev larger set differ path delay fault respons degrad circuit perform use time analyz 2 identifi delay longest sensitiz path gener instanc instanc delay longer clock period consid delaydefect simul 7 test set delaydefect instanc examin whether faulti instanc detect tabl 8 show obtain result number defect instanc accord time analyz test circuit given second column remain column show number detect defect instanc seven appli test set seen number undetect delaydefect instanc decreas test set expand includ besid robust test test nr vnr fs path exampl case styr number detect delaydefect instanc robust test 1811 column increas 3052 vnr high qualiti nonrobust test ad nonrobustli testabl path column 8 nr test set dont care fill number transit maxim detect 20 less instanc 3032 vs 3052 test set 6 similar happen nr test randomli fill dont care test set 7 includ fs test appli remain delaydefect instanc detect c880 92 test path robustli nonrobustli testabl test set 7 uncov one defect instanc even though c880 fs test appli alon detect 82 faulti instanc instanc also detect test set 6 case c432 averag number fs offinput per path 290 tabl 7 probabl detect defect fs path circuit small result confirm num set 1 set 2 set 3 set 4 set 5 set 6 set 7 circuit defect r nr r r r rvnr rvnr instanc randnr worstnr bestnr bestnr bestnrf styr 3058 1811 3032 3032 3032 3043 3052 3058 b number gener instanc 12000 tabl 8 number detect faulti instanc differ test set case 2 bit adder select irredund path analysi shown longest fs path circuit much shorter longest robustli nonrobustli testabl path strategi gener instanc case 2 bit adder could creat faulti instanc fs path would longer clock period case order maxim chanc creat instanc faulti fs path gener addit 4000 instanc prespecifi signal along sever path random delay differ nomin observ led us conclus also point 15 100 robust testabl might necessari complet path delay test instead might enough synthes circuit longest path either robustli testabl redund conclus result show test set gener exist testabl criteria detect time defect defect nonrobust target path detect path associ nr offinput defect show among possibl nr test nonrobustli testabl path nr test better other detect delay defect good nr test toler larger time variat probabl invalid smaller present algorithm use time inform gener nonrobust test high robust validat nonrobust test like robust test guarante detect path delay fault paper also describ method gener vnr test gener test set robust nonrobust path delay fault suffici cover possibl delay defect reason robustli nonrobustli untest path delay fault faulti condit respons circuit perform degrad path function sensitiz path fs path fals whenev path associ fs offinput fault free defect function sensitiz path detect multipl delay fault exist therefor special consider given test gener fs path paper first time algorithm gener fs test develop base use time inform guid test gener toward obtain good qualiti fs test experiment result demonstr use nonrobust test high ro bust togeth vnr fs test help detect defect would otherwis stay undiscov r design testabl path delay fault sequenti circuit path sensit critic path problem delay test nonrobust untest circuit necessari suffici condit robust delay fault testabl combin logic circuit synthesi robust delayfault testabl circuit ori dynamit effici automat test pattern gener system path delay fault synthesi multilevel combin circuit complet robust path delay fault testabl synthesi delayverifi combin circuit topolog search algorithm atpg delay test next frontier lssd test system gener high qualiti test function sensitiz path design robustli testabl combin logic circuit recurs learn new implic techniqu effici solut cad problem test delay fault coverag experiment delay test gener lsi logic delay fault test logic circuit test gener system path delay fault design path delay fault testabl combin circuit automat test pattern gener detect path delay fault synthesi delay fault testabl combin logic model delay fault base upon path fast identif robust depend path delay fault error latenc delay fault combin sequenti circuit transit fault simula tion tr ctr yimin jiang kwangt cheng analysi perform impact caus power suppli nois deep submicron devic proceed 36th acmiee confer design autom p760765 june 2125 1999 new orlean louisiana unit state saravanan padmanaban spyro tragouda nonenum path delay fault diagnosi proceed confer design autom test europ p10322 march 0307 jingjia liou angela krstic kwangt cheng deb aditya mukherje sandip kundu perform sensit analysi use statist method applic delay proceed 2000 confer asia south pacif design autom p587592 januari 2000 yokohama japan tragouda n denni path delay fault test use test point acm transact design autom electron system toda v8 n1 p110 januari joonhwan yi john p hay coupl model function delay fault journal electron test theori applic v21 n6 p631649 decemb 2005 marwan gharaybeh michael l bushnel vishwani agraw classif test gener pathdelay faultsus singl struckat fault test journal electron test theori applic v11 n1 p5567 aug 1997 andrzej krasniewski evalu delay fault testabl lut enhanc applicationdepend test fpga journal system architectur euromicro journal v49 n46 p283296 septemb pankaj pant abhijit chatterje effici diagnosi path delay fault digit logic circuit proceed 1999 ieeeacm intern confer computeraid design p471476 novemb 0711 1999 san jose california unit state angela krsti kwangt cheng resynthesi combin circuit path count reduct path delay fault testabl journal electron test theori applic v11 n1 p4354 aug 1997