[2021-09-09 09:52:38,725]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-09 09:52:38,726]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:53:05,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; ".

Peak memory: 23924736 bytes

[2021-09-09 09:53:05,111]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:53:05,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.05 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.05 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.02 sec
Total time =     0.33 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39661568 bytes

[2021-09-09 09:53:05,773]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-09 09:53:05,773]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:53:07,849]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10819
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10819
score:100
	Report mapping result:
		klut_size()     :11352
		klut.num_gates():10819
		max delay       :8
		max area        :10819
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :670
		LUT fanins:3	 numbers :999
		LUT fanins:4	 numbers :9150
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 83058688 bytes

[2021-09-09 09:53:07,850]mapper_test.py:220:[INFO]: area: 10819 level: 8
[2021-09-09 11:47:51,457]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-09 11:47:51,457]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:48:22,617]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; ".

Peak memory: 23719936 bytes

[2021-09-09 11:48:22,618]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:48:23,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.05 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.05 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.05 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.02 sec
Total time =     0.34 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39890944 bytes

[2021-09-09 11:48:23,357]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-09 11:48:23,358]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:48:35,870]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10819
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11684
score:100
	Report mapping result:
		klut_size()     :11352
		klut.num_gates():10819
		max delay       :8
		max area        :10819
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :670
		LUT fanins:3	 numbers :999
		LUT fanins:4	 numbers :9150
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 170868736 bytes

[2021-09-09 11:48:35,870]mapper_test.py:220:[INFO]: area: 10819 level: 8
[2021-09-09 13:18:12,885]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-09 13:18:12,885]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:18:38,889]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; ".

Peak memory: 23629824 bytes

[2021-09-09 13:18:38,890]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:18:39,479]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.05 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.31 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 40079360 bytes

[2021-09-09 13:18:39,525]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-09 13:18:39,525]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:18:51,595]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10927
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11783
score:100
	Report mapping result:
		klut_size()     :11460
		klut.num_gates():10927
		max delay       :8
		max area        :10927
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :673
		LUT fanins:3	 numbers :1044
		LUT fanins:4	 numbers :9210
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 170917888 bytes

[2021-09-09 13:18:51,596]mapper_test.py:220:[INFO]: area: 10927 level: 8
[2021-09-09 15:02:14,313]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-09 15:02:14,313]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:02:14,314]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:02:15,003]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.05 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.05 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.05 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.02 sec
Total time =     0.35 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39596032 bytes

[2021-09-09 15:02:15,078]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-09 15:02:15,078]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:02:27,902]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11310
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 170905600 bytes

[2021-09-09 15:02:27,903]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-09 15:31:18,666]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-09 15:31:18,666]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:31:18,666]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:31:19,353]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.05 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.05 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.05 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.02 sec
Total time =     0.35 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39849984 bytes

[2021-09-09 15:31:19,401]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-09 15:31:19,401]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:31:32,766]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11310
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 170856448 bytes

[2021-09-09 15:31:32,767]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-09 16:09:20,843]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-09 16:09:20,843]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:09:20,844]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:09:21,492]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.05 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.05 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.05 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.02 sec
Total time =     0.34 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 40013824 bytes

[2021-09-09 16:09:21,540]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-09 16:09:21,540]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:09:34,896]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11310
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 171057152 bytes

[2021-09-09 16:09:34,897]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-09 16:44:03,187]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-09 16:44:03,188]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:44:03,188]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:44:03,856]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.06 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.05 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.05 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.02 sec
Total time =     0.34 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39714816 bytes

[2021-09-09 16:44:03,902]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-09 16:44:03,902]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:44:17,608]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11310
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 170721280 bytes

[2021-09-09 16:44:17,608]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-09 17:20:27,454]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-09 17:20:27,454]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:20:27,454]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:20:28,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.05 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.05 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.05 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.02 sec
Total time =     0.34 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39534592 bytes

[2021-09-09 17:20:28,152]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-09 17:20:28,152]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:20:41,445]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11310
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 170917888 bytes

[2021-09-09 17:20:41,445]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-13 23:26:25,529]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-13 23:26:25,530]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:26:25,530]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:26:26,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.31 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39464960 bytes

[2021-09-13 23:26:26,173]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-13 23:26:26,173]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:26:36,003]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11455
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 124530688 bytes

[2021-09-13 23:26:36,004]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-13 23:41:39,055]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-13 23:41:39,056]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:39,056]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:39,633]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39514112 bytes

[2021-09-13 23:41:39,680]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-13 23:41:39,680]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:41,544]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 81711104 bytes

[2021-09-13 23:41:41,545]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-14 08:55:53,259]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-14 08:55:53,260]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:55:53,260]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:55:53,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.05 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.05 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39550976 bytes

[2021-09-14 08:55:53,923]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-14 08:55:53,923]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:56:05,560]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11310
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 170946560 bytes

[2021-09-14 08:56:05,560]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-14 09:20:36,980]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-14 09:20:36,980]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:36,981]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:37,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.06 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.31 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39485440 bytes

[2021-09-14 09:20:37,656]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-14 09:20:37,657]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:39,561]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 83124224 bytes

[2021-09-14 09:20:39,561]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-15 15:30:06,226]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-15 15:30:06,227]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:30:06,228]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:30:06,752]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.28 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39280640 bytes

[2021-09-15 15:30:06,798]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-15 15:30:06,799]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:30:16,318]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11377
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 170418176 bytes

[2021-09-15 15:30:16,319]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-15 15:54:04,021]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-15 15:54:04,021]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:04,021]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:04,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39354368 bytes

[2021-09-15 15:54:04,642]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-15 15:54:04,642]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:06,249]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 30072832 bytes

[2021-09-15 15:54:06,250]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-18 14:00:36,105]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-18 14:00:36,106]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:00:36,106]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:00:36,636]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.28 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39497728 bytes

[2021-09-18 14:00:36,683]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-18 14:00:36,684]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:00:45,649]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11316
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 124600320 bytes

[2021-09-18 14:00:45,649]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-18 16:25:15,235]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-18 16:25:15,236]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:15,236]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:15,771]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.28 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39411712 bytes

[2021-09-18 16:25:15,819]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-18 16:25:15,820]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:24,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11325
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 107491328 bytes

[2021-09-18 16:25:24,557]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-22 08:57:01,769]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-22 08:57:01,770]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:01,770]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:02,306]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.28 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39657472 bytes

[2021-09-22 08:57:02,353]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-22 08:57:02,353]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:07,486]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 87670784 bytes

[2021-09-22 08:57:07,487]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-22 11:23:59,341]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-22 11:23:59,341]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:23:59,341]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:23:59,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.28 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39378944 bytes

[2021-09-22 11:23:59,921]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-22 11:23:59,921]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:24:08,640]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11329
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 88768512 bytes

[2021-09-22 11:24:08,640]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-23 16:42:42,456]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-23 16:42:42,457]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:42:42,457]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:42:42,988]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.28 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39411712 bytes

[2021-09-23 16:42:43,035]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-23 16:42:43,036]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:42:52,950]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
balancing!
	current map manager:
		current min nodes:19968
		current min depth:19
rewriting!
	current map manager:
		current min nodes:19968
		current min depth:19
balancing!
	current map manager:
		current min nodes:19968
		current min depth:19
rewriting!
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11329
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 81981440 bytes

[2021-09-23 16:42:52,951]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-23 17:05:59,382]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-23 17:05:59,383]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:05:59,383]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:05:59,954]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.28 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39452672 bytes

[2021-09-23 17:06:00,000]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-23 17:06:00,000]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:06:08,719]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
balancing!
	current map manager:
		current min nodes:19968
		current min depth:19
rewriting!
	current map manager:
		current min nodes:19968
		current min depth:19
balancing!
	current map manager:
		current min nodes:19968
		current min depth:19
rewriting!
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11329
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 88580096 bytes

[2021-09-23 17:06:08,720]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-23 18:07:20,716]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-23 18:07:20,716]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:20,717]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:21,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.27 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39579648 bytes

[2021-09-23 18:07:21,288]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-23 18:07:21,289]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:31,151]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
balancing!
	current map manager:
		current min nodes:19968
		current min depth:19
rewriting!
	current map manager:
		current min nodes:19968
		current min depth:19
balancing!
	current map manager:
		current min nodes:19968
		current min depth:19
rewriting!
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11329
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 82141184 bytes

[2021-09-23 18:07:31,152]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-27 16:34:30,776]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-27 16:34:30,776]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:30,777]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:31,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39682048 bytes

[2021-09-27 16:34:31,411]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-27 16:34:31,411]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:41,102]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
balancing!
	current map manager:
		current min nodes:19968
		current min depth:19
rewriting!
	current map manager:
		current min nodes:19968
		current min depth:19
balancing!
	current map manager:
		current min nodes:19968
		current min depth:19
rewriting!
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11329
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 81702912 bytes

[2021-09-27 16:34:41,103]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-27 17:41:18,457]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-27 17:41:18,457]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:18,458]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:18,988]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.27 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39813120 bytes

[2021-09-27 17:41:19,035]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-27 17:41:19,036]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:28,273]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
balancing!
	current map manager:
		current min nodes:19968
		current min depth:19
rewriting!
	current map manager:
		current min nodes:19968
		current min depth:19
balancing!
	current map manager:
		current min nodes:19968
		current min depth:19
rewriting!
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11320
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 81473536 bytes

[2021-09-27 17:41:28,274]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-28 02:07:33,493]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-28 02:07:33,493]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:33,494]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:34,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.28 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39297024 bytes

[2021-09-28 02:07:34,068]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-28 02:07:34,069]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:43,516]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11329
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 80920576 bytes

[2021-09-28 02:07:43,516]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-28 16:47:08,026]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-28 16:47:08,028]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:47:08,028]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:47:08,624]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39342080 bytes

[2021-09-28 16:47:08,667]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-28 16:47:08,667]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:47:17,424]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11329
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 88711168 bytes

[2021-09-28 16:47:17,425]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-09-28 17:26:08,671]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-09-28 17:26:08,671]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:26:08,671]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:26:09,259]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39505920 bytes

[2021-09-28 17:26:09,302]mapper_test.py:156:[INFO]: area: 8433 level: 8
[2021-09-28 17:26:09,302]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:26:18,209]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11329
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 116420608 bytes

[2021-09-28 17:26:18,209]mapper_test.py:220:[INFO]: area: 10450 level: 8
[2021-10-09 10:41:02,272]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-09 10:41:02,272]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:02,273]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:02,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.28 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39526400 bytes

[2021-10-09 10:41:02,898]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-09 10:41:02,898]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:07,500]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11320
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 39399424 bytes

[2021-10-09 10:41:07,501]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-09 11:23:37,622]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-09 11:23:37,622]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:37,622]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:38,160]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.01 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.28 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39436288 bytes

[2021-10-09 11:23:38,207]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-09 11:23:38,207]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:42,685]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11329
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 52957184 bytes

[2021-10-09 11:23:42,686]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-09 16:31:25,482]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-09 16:31:25,483]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:25,484]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:26,041]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39485440 bytes

[2021-10-09 16:31:26,089]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-09 16:31:26,089]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:29,751]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 38395904 bytes

[2021-10-09 16:31:29,751]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-09 16:48:34,317]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-09 16:48:34,317]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:34,317]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:34,860]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39337984 bytes

[2021-10-09 16:48:34,905]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-09 16:48:34,905]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:38,442]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 38338560 bytes

[2021-10-09 16:48:38,442]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-12 10:57:15,715]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-12 10:57:15,716]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:57:15,716]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:57:16,273]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39272448 bytes

[2021-10-12 10:57:16,325]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-12 10:57:16,325]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:57:25,766]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11320
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 57458688 bytes

[2021-10-12 10:57:25,767]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-12 11:17:46,446]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-12 11:17:46,446]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:46,446]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:47,005]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39563264 bytes

[2021-10-12 11:17:47,053]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-12 11:17:47,053]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:51,901]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11320
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 39022592 bytes

[2021-10-12 11:17:51,901]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-12 13:32:43,547]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-12 13:32:43,547]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:32:43,548]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:32:44,100]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39608320 bytes

[2021-10-12 13:32:44,147]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-12 13:32:44,148]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:32:53,600]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11320
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 57544704 bytes

[2021-10-12 13:32:53,600]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-12 15:03:23,567]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-12 15:03:23,568]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:03:23,568]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:03:24,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39464960 bytes

[2021-10-12 15:03:24,169]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-12 15:03:24,169]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:03:33,791]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11320
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 57495552 bytes

[2021-10-12 15:03:33,792]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-12 18:48:15,227]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-12 18:48:15,227]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:48:15,227]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:48:15,788]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39555072 bytes

[2021-10-12 18:48:15,835]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-12 18:48:15,836]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:48:25,601]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11320
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 43945984 bytes

[2021-10-12 18:48:25,601]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-18 11:41:43,452]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-18 11:41:43,453]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:41:43,453]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:41:44,040]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39456768 bytes

[2021-10-18 11:41:44,095]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-18 11:41:44,095]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:41:54,014]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11320
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 43921408 bytes

[2021-10-18 11:41:54,015]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-18 12:03:45,578]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-18 12:03:45,578]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:45,578]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:46,137]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39641088 bytes

[2021-10-18 12:03:46,185]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-18 12:03:46,186]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:47,235]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 28512256 bytes

[2021-10-18 12:03:47,236]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-19 14:11:42,768]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-19 14:11:42,769]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:42,769]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:43,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39260160 bytes

[2021-10-19 14:11:43,374]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-19 14:11:43,374]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:44,416]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 28459008 bytes

[2021-10-19 14:11:44,417]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-22 13:32:47,634]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-22 13:32:47,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:47,634]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:48,185]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39821312 bytes

[2021-10-22 13:32:48,231]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-22 13:32:48,231]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:52,552]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 31469568 bytes

[2021-10-22 13:32:52,553]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-22 13:53:40,700]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-22 13:53:40,700]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:40,701]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:41,250]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39505920 bytes

[2021-10-22 13:53:41,298]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-22 13:53:41,298]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:45,592]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 31350784 bytes

[2021-10-22 13:53:45,592]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-22 14:02:03,546]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-22 14:02:03,546]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:03,546]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:04,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39260160 bytes

[2021-10-22 14:02:04,152]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-22 14:02:04,152]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:05,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 28524544 bytes

[2021-10-22 14:02:05,187]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-22 14:05:24,569]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-22 14:05:24,569]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:24,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:25,123]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39280640 bytes

[2021-10-22 14:05:25,168]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-22 14:05:25,168]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:26,201]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 28545024 bytes

[2021-10-22 14:05:26,202]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-23 13:31:25,620]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-23 13:31:25,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:31:25,621]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:31:26,172]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39395328 bytes

[2021-10-23 13:31:26,219]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-23 13:31:26,219]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:31:35,325]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :12569
score:100
	Report mapping result:
		klut_size()     :13072
		klut.num_gates():12539
		max delay       :9
		max area        :12569
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3043
		LUT fanins:3	 numbers :3794
		LUT fanins:4	 numbers :5702
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 43917312 bytes

[2021-10-23 13:31:35,325]mapper_test.py:224:[INFO]: area: 12539 level: 9
[2021-10-24 17:42:56,317]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-24 17:42:56,318]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:42:56,318]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:42:56,925]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39542784 bytes

[2021-10-24 17:42:56,971]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-24 17:42:56,971]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:43:06,578]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :12569
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 43880448 bytes

[2021-10-24 17:43:06,578]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-24 18:03:23,488]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-24 18:03:23,488]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:03:23,488]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:03:24,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39411712 bytes

[2021-10-24 18:03:24,086]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-24 18:03:24,086]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:03:33,678]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
	current map manager:
		current min nodes:19968
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :10450
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :11320
score:100
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 43966464 bytes

[2021-10-24 18:03:33,678]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-26 10:25:14,884]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-26 10:25:14,884]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:14,885]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:15,440]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39456768 bytes

[2021-10-26 10:25:15,487]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-26 10:25:15,487]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:16,779]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	current map manager:
		current min nodes:19968
		current min depth:20
	Report mapping result:
		klut_size()     :10850
		klut.num_gates():10317
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :761
		LUT fanins:3	 numbers :4213
		LUT fanins:4	 numbers :5343
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 28295168 bytes

[2021-10-26 10:25:16,780]mapper_test.py:224:[INFO]: area: 10317 level: 8
[2021-10-26 11:01:04,754]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-26 11:01:04,754]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:01:04,754]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:01:05,308]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39342080 bytes

[2021-10-26 11:01:05,355]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-26 11:01:05,355]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:01:15,689]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	Report mapping result:
		klut_size()     :10850
		klut.num_gates():10317
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :761
		LUT fanins:3	 numbers :4213
		LUT fanins:4	 numbers :5343
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 43778048 bytes

[2021-10-26 11:01:15,689]mapper_test.py:224:[INFO]: area: 10317 level: 8
[2021-10-26 11:22:04,529]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-26 11:22:04,530]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:22:04,530]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:22:05,081]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39641088 bytes

[2021-10-26 11:22:05,127]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-26 11:22:05,127]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:22:14,376]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	Report mapping result:
		klut_size()     :12811
		klut.num_gates():12278
		max delay       :9
		max area        :12569
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1091
		LUT fanins:3	 numbers :5575
		LUT fanins:4	 numbers :5612
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 43892736 bytes

[2021-10-26 11:22:14,376]mapper_test.py:224:[INFO]: area: 12278 level: 9
[2021-10-26 12:20:08,979]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-26 12:20:08,979]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:20:08,979]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:20:09,580]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39669760 bytes

[2021-10-26 12:20:09,627]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-26 12:20:09,627]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:20:19,053]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 43663360 bytes

[2021-10-26 12:20:19,054]mapper_test.py:224:[INFO]: area: 10450 level: 8
[2021-10-26 14:12:46,612]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-26 14:12:46,613]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:46,613]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:47,167]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39731200 bytes

[2021-10-26 14:12:47,212]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-26 14:12:47,212]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:48,338]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	Report mapping result:
		klut_size()     :10850
		klut.num_gates():10317
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :761
		LUT fanins:3	 numbers :4213
		LUT fanins:4	 numbers :5343
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 28307456 bytes

[2021-10-26 14:12:48,339]mapper_test.py:224:[INFO]: area: 10317 level: 8
[2021-10-29 16:09:51,533]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-10-29 16:09:51,536]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:51,536]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:52,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39383040 bytes

[2021-10-29 16:09:52,139]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-10-29 16:09:52,139]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:53,311]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	Report mapping result:
		klut_size()     :14868
		klut.num_gates():14335
		max delay       :8
		max area        :14335
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1210
		LUT fanins:3	 numbers :5781
		LUT fanins:4	 numbers :7344
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
Peak memory: 28659712 bytes

[2021-10-29 16:09:53,312]mapper_test.py:224:[INFO]: area: 14335 level: 8
[2021-11-03 09:51:26,304]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-03 09:51:26,305]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:26,305]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:26,865]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39325696 bytes

[2021-11-03 09:51:26,911]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-03 09:51:26,912]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:29,176]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	Report mapping result:
		klut_size()     :14868
		klut.num_gates():14335
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1210
		LUT fanins:3	 numbers :5781
		LUT fanins:4	 numbers :7344
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig_output.v
	Peak memory: 31928320 bytes

[2021-11-03 09:51:29,177]mapper_test.py:226:[INFO]: area: 14335 level: 8
[2021-11-03 10:03:34,187]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-03 10:03:34,187]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:34,188]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:34,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39477248 bytes

[2021-11-03 10:03:34,831]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-03 10:03:34,832]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:37,174]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	Report mapping result:
		klut_size()     :14243
		klut.num_gates():13710
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1202
		LUT fanins:3	 numbers :4899
		LUT fanins:4	 numbers :7609
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig_output.v
	Peak memory: 31858688 bytes

[2021-11-03 10:03:37,175]mapper_test.py:226:[INFO]: area: 13710 level: 8
[2021-11-03 13:43:33,712]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-03 13:43:33,713]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:33,713]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:34,273]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39510016 bytes

[2021-11-03 13:43:34,321]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-03 13:43:34,322]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:36,680]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	Report mapping result:
		klut_size()     :14243
		klut.num_gates():13710
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1202
		LUT fanins:3	 numbers :4899
		LUT fanins:4	 numbers :7609
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig_output.v
	Peak memory: 31707136 bytes

[2021-11-03 13:43:36,681]mapper_test.py:226:[INFO]: area: 13710 level: 8
[2021-11-03 13:49:49,477]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-03 13:49:49,477]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:49,478]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:50,081]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39522304 bytes

[2021-11-03 13:49:50,131]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-03 13:49:50,131]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:52,493]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	Report mapping result:
		klut_size()     :14243
		klut.num_gates():13710
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1202
		LUT fanins:3	 numbers :4899
		LUT fanins:4	 numbers :7609
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig_output.v
	Peak memory: 31805440 bytes

[2021-11-03 13:49:52,494]mapper_test.py:226:[INFO]: area: 13710 level: 8
[2021-11-04 15:56:43,172]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-04 15:56:43,172]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:43,173]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:43,790]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39403520 bytes

[2021-11-04 15:56:43,835]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-04 15:56:43,835]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:46,256]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	Report mapping result:
		klut_size()     :10665
		klut.num_gates():10132
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :761
		LUT fanins:3	 numbers :3723
		LUT fanins:4	 numbers :5648
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig_output.v
	Peak memory: 31027200 bytes

[2021-11-04 15:56:46,257]mapper_test.py:226:[INFO]: area: 10132 level: 8
[2021-11-16 12:27:54,919]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-16 12:27:54,920]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:54,920]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:55,482]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39485440 bytes

[2021-11-16 12:27:55,530]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-16 12:27:55,530]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:56,759]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
Mapping time: 0.415606 secs
	Report mapping result:
		klut_size()     :10665
		klut.num_gates():10132
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :761
		LUT fanins:3	 numbers :3723
		LUT fanins:4	 numbers :5648
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 28278784 bytes

[2021-11-16 12:27:56,759]mapper_test.py:228:[INFO]: area: 10132 level: 8
[2021-11-16 14:16:51,352]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-16 14:16:51,352]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:51,352]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:51,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39448576 bytes

[2021-11-16 14:16:51,964]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-16 14:16:51,964]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:53,276]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
Mapping time: 0.429718 secs
	Report mapping result:
		klut_size()     :10665
		klut.num_gates():10132
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :761
		LUT fanins:3	 numbers :3723
		LUT fanins:4	 numbers :5648
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 28131328 bytes

[2021-11-16 14:16:53,277]mapper_test.py:228:[INFO]: area: 10132 level: 8
[2021-11-16 14:23:11,332]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-16 14:23:11,333]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:11,333]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:11,899]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39690240 bytes

[2021-11-16 14:23:11,946]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-16 14:23:11,946]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:13,238]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
Mapping time: 0.42234 secs
	Report mapping result:
		klut_size()     :10665
		klut.num_gates():10132
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :761
		LUT fanins:3	 numbers :3723
		LUT fanins:4	 numbers :5648
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 28299264 bytes

[2021-11-16 14:23:13,238]mapper_test.py:228:[INFO]: area: 10132 level: 8
[2021-11-17 16:35:51,618]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-17 16:35:51,619]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:51,619]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:52,183]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39452672 bytes

[2021-11-17 16:35:52,228]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-17 16:35:52,229]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:53,460]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
Mapping time: 0.412563 secs
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 29110272 bytes

[2021-11-17 16:35:53,461]mapper_test.py:228:[INFO]: area: 10450 level: 8
[2021-11-18 10:18:22,865]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-18 10:18:22,865]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:22,866]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:23,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39407616 bytes

[2021-11-18 10:18:23,504]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-18 10:18:23,504]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:25,118]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
Mapping time: 0.735813 secs
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 31752192 bytes

[2021-11-18 10:18:25,119]mapper_test.py:228:[INFO]: area: 10450 level: 8
[2021-11-23 16:11:13,538]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-23 16:11:13,539]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:13,539]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:14,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39661568 bytes

[2021-11-23 16:11:14,150]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-23 16:11:14,150]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:15,755]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
Mapping time: 0.73698 secs
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 32284672 bytes

[2021-11-23 16:11:15,756]mapper_test.py:228:[INFO]: area: 10450 level: 8
[2021-11-23 16:42:11,651]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-23 16:42:11,651]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:11,651]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:12,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39555072 bytes

[2021-11-23 16:42:12,263]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-23 16:42:12,263]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:13,837]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
Mapping time: 0.741453 secs
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 31731712 bytes

[2021-11-23 16:42:13,838]mapper_test.py:228:[INFO]: area: 10450 level: 8
[2021-11-24 11:38:37,839]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-24 11:38:37,840]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:37,840]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:38,409]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39485440 bytes

[2021-11-24 11:38:38,457]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-24 11:38:38,458]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:39,292]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
Mapping time: 0.020644 secs
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 28139520 bytes

[2021-11-24 11:38:39,292]mapper_test.py:228:[INFO]: area: 10450 level: 8
[2021-11-24 12:01:52,174]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-24 12:01:52,175]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:52,175]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:52,733]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39755776 bytes

[2021-11-24 12:01:52,779]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-24 12:01:52,779]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:53,618]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
Mapping time: 0.0201 secs
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 28397568 bytes

[2021-11-24 12:01:53,619]mapper_test.py:228:[INFO]: area: 10450 level: 8
[2021-11-24 12:05:31,634]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-24 12:05:31,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:31,635]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:32,189]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39424000 bytes

[2021-11-24 12:05:32,238]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-24 12:05:32,238]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:33,454]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
Mapping time: 0.413155 secs
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 29257728 bytes

[2021-11-24 12:05:33,455]mapper_test.py:228:[INFO]: area: 10450 level: 8
[2021-11-24 12:11:13,347]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-24 12:11:13,347]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:13,347]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:13,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39682048 bytes

[2021-11-24 12:11:13,946]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-24 12:11:13,947]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:14,867]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
[i] total time =  0.15 secs
Mapping time: 0.14592 secs
	Report mapping result:
		klut_size()     :8794
		klut.num_gates():8261
		max delay       :11
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :954
		LUT fanins:3	 numbers :908
		LUT fanins:4	 numbers :6399
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 70770688 bytes

[2021-11-24 12:11:14,868]mapper_test.py:228:[INFO]: area: 8261 level: 11
[2021-11-24 12:57:30,102]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-24 12:57:30,103]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:30,103]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:30,708]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39444480 bytes

[2021-11-24 12:57:30,753]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-24 12:57:30,753]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:31,977]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
Mapping time: 0.41229 secs
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 29106176 bytes

[2021-11-24 12:57:31,978]mapper_test.py:228:[INFO]: area: 10450 level: 8
[2021-11-24 13:08:17,826]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-24 13:08:17,826]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:17,827]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:18,378]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.04 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39407616 bytes

[2021-11-24 13:08:18,426]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-24 13:08:18,426]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:28,491]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
Mapping time: 0.412675 secs
Mapping time: 0.468484 secs
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 46039040 bytes

[2021-11-24 13:08:28,492]mapper_test.py:228:[INFO]: area: 10450 level: 8
[2021-11-24 13:31:23,914]mapper_test.py:79:[INFO]: run case "aes_core_comb"
[2021-11-24 13:31:23,914]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:23,914]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:31:24,521]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   19436.  Ch =     0.  Total mem =    2.80 MB. Peak cut mem =    0.47 MB.
P:  Del =    8.00.  Ar =   10433.0.  Edge =    34166.  Cut =   119800.  T =     0.05 sec
P:  Del =    8.00.  Ar =    9405.0.  Edge =    34877.  Cut =   116113.  T =     0.04 sec
P:  Del =    8.00.  Ar =    8840.0.  Edge =    32504.  Cut =   119972.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8816.0.  Edge =    32418.  Cut =   119972.  T =     0.02 sec
F:  Del =    8.00.  Ar =    8498.0.  Edge =    31377.  Cut =    85090.  T =     0.03 sec
E:  Del =    8.00.  Ar =    8490.0.  Edge =    31353.  Cut =    85090.  T =     0.02 sec
A:  Del =    8.00.  Ar =    8452.0.  Edge =    28515.  Cut =    77020.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8442.0.  Edge =    28492.  Cut =    77020.  T =     0.01 sec
A:  Del =    8.00.  Ar =    8434.0.  Edge =    28475.  Cut =    76742.  T =     0.04 sec
E:  Del =    8.00.  Ar =    8433.0.  Edge =    28474.  Cut =    76742.  T =     0.01 sec
Total time =     0.30 sec
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %
Peak memory: 39559168 bytes

[2021-11-24 13:31:24,567]mapper_test.py:160:[INFO]: area: 8433 level: 8
[2021-11-24 13:31:24,567]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:33,847]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
Mapping time: 0.020148 secs
Mapping time: 0.022213 secs
	Report mapping result:
		klut_size()     :10983
		klut.num_gates():10450
		max delay       :8
		max area        :10450
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2099
		LUT fanins:3	 numbers :3357
		LUT fanins:4	 numbers :4994
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v
	Peak memory: 46141440 bytes

[2021-11-24 13:31:33,848]mapper_test.py:228:[INFO]: area: 10450 level: 8
