<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv</a>
time_elapsed: 0.067s
ram usage: 11800 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;covergroup&#39;
covergroup g1 (int w, string instComment) @(posedge clk) ;
^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv:1</a>: syntax error, unexpected IDENTIFIER
covergroup g1 (int w, string instComment) @(posedge clk) ;
           ^~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv:1</a>: syntax error, unexpected string, expecting IDENTIFIER or do or final
covergroup g1 (int w, string instComment) @(posedge clk) ;
                      ^~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv:7</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
a : coverpoint a_var
    ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
b : coverpoint b_var
    ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv:18</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;cross&#39;
c1 : cross a_var, b_var ;
     ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p580.sv:19</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endgroup&#39;
endgroup
^~~~~~~~
%Error: Exiting due to 7 error(s)
        ... See the manual and https://verilator.org for more assistance.

</pre>
</body>