strict digraph "compose( ,  )" {
	node [label="\N"];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7feaecc66990>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaecc66d50>",
		fillcolor=firebrick,
		label="14:NS
pos <= 2'b11;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaecc66d50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:CA" -> "14:NS"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7feaeccf57d0>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in', 'pos']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7feaecc77210>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7feaec9d6950>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"9:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaecc63150>",
		fillcolor=firebrick,
		label="9:NS
pos <= 2'b00;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaecc63150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"9:CA" -> "9:NS"	[cond="[]",
		lineno=None];
	"11:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaec9cec10>",
		fillcolor=firebrick,
		label="11:NS
pos <= 2'b10;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaec9cec10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"11:NS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaecc71290>",
		fillcolor=firebrick,
		label="12:NS
pos <= 2'b11;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaecc71290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"12:NS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7feaecc7d650>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"13:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaecc66690>",
		fillcolor=firebrick,
		label="13:NS
pos <= 2'b10;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaecc66690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"13:CA" -> "13:NS"	[cond="[]",
		lineno=None];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7feaecc63410>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"10:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaecc63250>",
		fillcolor=firebrick,
		label="10:NS
pos <= 2'b01;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaecc63250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"10:CA" -> "10:NS"	[cond="[]",
		lineno=None];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7feaecce09d0>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaecce0690>",
		fillcolor=firebrick,
		label="16:NS
pos <= 2'b00;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaecce0690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:CA" -> "16:NS"	[cond="[]",
		lineno=None];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7feaecc662d0>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaee4fd490>",
		fillcolor=firebrick,
		label="15:NS
pos <= 2'b01;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaee4fd490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:CA" -> "15:NS"	[cond="[]",
		lineno=None];
	"14:NS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7feaec9ceed0>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:CA" -> "11:NS"	[cond="[]",
		lineno=None];
	"16:NS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7feaf0b85d50>",
		fillcolor=linen,
		label="8:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"8:CS" -> "14:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "16:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "15:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7feaecc71590>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"15:NS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:BL" -> "8:CS"	[cond="[]",
		lineno=None];
	"13:NS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:CA" -> "12:NS"	[cond="[]",
		lineno=None];
	"9:NS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:NS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
}
