[2025-09-18 00:48:06] START suite=cs trace=cloud9_phase2_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2296581 heartbeat IPC: 4.354 cumulative IPC: 4.354 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 4422385 heartbeat IPC: 4.704 cumulative IPC: 4.522 (Simulation time: 00 hr 01 min 06 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4422385 cumulative IPC: 4.522 (Simulation time: 00 hr 01 min 06 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4422385 cumulative IPC: 4.522 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 16040743 heartbeat IPC: 0.8607 cumulative IPC: 0.8607 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 27396746 heartbeat IPC: 0.8806 cumulative IPC: 0.8705 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 38497140 heartbeat IPC: 0.9009 cumulative IPC: 0.8804 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 50083470 heartbeat IPC: 0.8631 cumulative IPC: 0.876 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 61556387 heartbeat IPC: 0.8716 cumulative IPC: 0.8751 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 72566801 heartbeat IPC: 0.9082 cumulative IPC: 0.8805 (Simulation time: 00 hr 08 min 11 sec)
Heartbeat CPU 0 instructions: 90000006 cycles: 84122793 heartbeat IPC: 0.8654 cumulative IPC: 0.8783 (Simulation time: 00 hr 09 min 19 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000009 cycles: 95691093 heartbeat IPC: 0.8644 cumulative IPC: 0.8765 (Simulation time: 00 hr 10 min 28 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 107089325 heartbeat IPC: 0.8773 cumulative IPC: 0.8766 (Simulation time: 00 hr 11 min 31 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 113770940 cumulative IPC: 0.879 (Simulation time: 00 hr 12 min 42 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 113770940 cumulative IPC: 0.879 (Simulation time: 00 hr 12 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.879 instructions: 100000004 cycles: 113770940
CPU 0 Branch Prediction Accuracy: 99.79% MPKI: 0.01657 Average ROB Occupancy at Mispredict: 5.842e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01361
BRANCH_INDIRECT: 0.0024
BRANCH_CONDITIONAL: 0.00056
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 305492
LQ_STALL: 52
SQ_STALL: 163317


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 234.8125
REPLAY_LOAD: 120.70536
NON_REPLAY_LOAD: 9.5712805

== Total ==
ADDR_TRANS: 15028
REPLAY_LOAD: 13519
NON_REPLAY_LOAD: 276945

== Counts ==
ADDR_TRANS: 64
REPLAY_LOAD: 112
NON_REPLAY_LOAD: 28935

cpu0->cpu0_STLB TOTAL        ACCESS:     286263 HIT:     284099 MISS:       2164 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     286263 HIT:     284099 MISS:       2164 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 395.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1589218 HIT:    1032657 MISS:     556561 MSHR_MERGE:      10715
cpu0->cpu0_L2C LOAD         ACCESS:     656566 HIT:     291691 MISS:     364875 MSHR_MERGE:        146
cpu0->cpu0_L2C RFO          ACCESS:      33082 HIT:       5371 MISS:      27711 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     442497 HIT:     283317 MISS:     159180 MSHR_MERGE:      10569
cpu0->cpu0_L2C WRITE        ACCESS:     452753 HIT:     452219 MISS:        534 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4320 HIT:         59 MISS:       4261 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     364074 ISSUED:     364074 USEFUL:     129095 USELESS:       2084
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 78.77 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7349895 HIT:    7338108 MISS:      11787 MSHR_MERGE:       3868
cpu0->cpu0_L1I LOAD         ACCESS:    7349895 HIT:    7338108 MISS:      11787 MSHR_MERGE:       3868
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 85.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22858815 HIT:   21576766 MISS:    1282049 MSHR_MERGE:     517572
cpu0->cpu0_L1D LOAD         ACCESS:   14626216 HIT:   13632082 MISS:     994134 MSHR_MERGE:     345483
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     670459 HIT:     582371 MISS:      88088 MSHR_MERGE:       9664
cpu0->cpu0_L1D WRITE        ACCESS:    7557426 HIT:    7361950 MISS:     195476 MSHR_MERGE:     162394
cpu0->cpu0_L1D TRANSLATION  ACCESS:       4714 HIT:        363 MISS:       4351 MSHR_MERGE:         31
cpu0->cpu0_L1D PREFETCH REQUESTED:     678216 ISSUED:     670459 USEFUL:      75378 USELESS:       2969
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 55.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6292635 HIT:    6285549 MISS:       7086 MSHR_MERGE:       3653
cpu0->cpu0_ITLB LOAD         ACCESS:    6292635 HIT:    6285549 MISS:       7086 MSHR_MERGE:       3653
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 28.38 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21946993 HIT:   21631774 MISS:     315219 MSHR_MERGE:      32389
cpu0->cpu0_DTLB LOAD         ACCESS:   21946993 HIT:   21631774 MISS:     315219 MSHR_MERGE:      32389
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.723 cycles
cpu0->LLC TOTAL        ACCESS:     854639 HIT:     549392 MISS:     305247 MSHR_MERGE:        611
cpu0->LLC LOAD         ACCESS:     364729 HIT:     188048 MISS:     176681 MSHR_MERGE:        254
cpu0->LLC RFO          ACCESS:      27711 HIT:      11490 MISS:      16221 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     148611 HIT:      40750 MISS:     107861 MSHR_MERGE:        357
cpu0->LLC WRITE        ACCESS:     309327 HIT:     308968 MISS:        359 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4261 HIT:        136 MISS:       4125 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2845
  ROW_BUFFER_MISS:     301417
  AVG DBUS CONGESTED CYCLE: 6.757
Channel 0 WQ ROW_BUFFER_HIT:      19167
  ROW_BUFFER_MISS:     125655
  FULL:          0
Channel 0 REFRESHES ISSUED:       9481

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        64845        50733        73963        42697
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            1           20          574
  STLB miss resolved @ L2C                0            0            1            9          112
  STLB miss resolved @ LLC                0            1            0           17          185
  STLB miss resolved @ MEM                0           13            6          193         3514

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               5155           59          549            8          397
---------------------------------------------------------------
  STLB miss resolved @ L1D                8            0            1            0           65
  STLB miss resolved @ L2C                2            0            1            0            8
  STLB miss resolved @ LLC                2            1            0            0           16
  STLB miss resolved @ MEM               34            7            1            2          323
[2025-09-18 01:00:48] END   suite=cs trace=cloud9_phase2_core0 (rc=0)
