#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed May 29 00:56:33 2019
# Process ID: 36002
# Current directory: /home/wenshuran/hdcourse/zynqnet-master
# Command line: vivado
# Log file: /home/wenshuran/hdcourse/zynqnet-master/vivado.log
# Journal file: /home/wenshuran/hdcourse/zynqnet-master/vivado.jou
#-----------------------------------------------------------
start_gui
create_project zynqnet_vivado /home/wenshuran/hdcourse/test_zynqnet/zynqnet_vivado -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files -norecurse /home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fmul_2_max_dsp_32/fpga_top_ap_fmul_2_max_dsp_32.xci
export_ip_user_files -of_objects  [get_files  /home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fmul_2_max_dsp_32/fpga_top_ap_fmul_2_max_dsp_32.xci] -force -quiet
add_files -norecurse /home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/fpga_top_ap_fadd_3_full_dsp_32.xci
export_ip_user_files -of_objects  [get_files  /home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fadd_3_full_dsp_32/fpga_top_ap_fadd_3_full_dsp_32.xci] -force -quiet
add_files -norecurse /home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fcmp_0_no_dsp_32/fpga_top_ap_fcmp_0_no_dsp_32.xci
export_ip_user_files -of_objects  [get_files  /home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip/tmp.srcs/sources_1/ip/fpga_top_ap_fcmp_0_no_dsp_32/fpga_top_ap_fcmp_0_no_dsp_32.xci] -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/wenshuran/hdcourse/test_zynqnet/test_zynq/solution1/impl/ip [current_project]
update_ip_catalog
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fpga_top:1.0 fpga_top_0
endgroup
set_property location {0.5 -147 138} [get_bd_cells fpga_top_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fpga_top_0/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fpga_top_0/s_axi_axilite]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
set_property location {0.5 -162 194} [get_bd_cells rst_processing_system7_0_100M]
set_property location {2 277 242} [get_bd_cells fpga_top_0]
set_property location {2.5 571 46} [get_bd_cells processing_system7_0]
set_property location {4 968 212} [get_bd_cells processing_system7_0_axi_periph]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {2 74 51} [get_bd_cells axi_interconnect_0]
set_property location {1.5 -12 34} [get_bd_cells axi_interconnect_0]
set_property location {2 -28 329} [get_bd_cells fpga_top_0]
set_property location {2.5 441 65} [get_bd_cells processing_system7_0]
set_property location {3 426 325} [get_bd_cells processing_system7_0_axi_periph]
set_property location {742 -88} [get_bd_intf_ports DDR]
set_property location {1160 -98} [get_bd_intf_ports DDR]
set_property location {724 -121} [get_bd_intf_ports DDR]
set_property location {3.5 756 277} [get_bd_cells processing_system7_0_axi_periph]
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins fpga_top_0/interrupt]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins fpga_top_0/m_axi_memorybus]
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/fpga_top_0/m_axi_memorybus" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins rst_processing_system7_0_100M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
set_property location {1350 -92} [get_bd_intf_ports DDR]
set_property location {1343 23} [get_bd_intf_ports FIXED_IO]
set_property location {1333 -6} [get_bd_intf_ports DDR]
save_bd_design
launch_runs synth_1 -jobs 3
wait_on_run synth_1
set_property location {3 383 85} [get_bd_cells processing_system7_0]
save_bd_design
launch_runs impl_1 -jobs 3
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_bd_design {/home/wenshuran/hdcourse/test_zynqnet/zynqnet_vivado/zynqnet_vivado.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/wenshuran/hdcourse/test_zynqnet/zynqnet_vivado/zynqnet_vivado.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/wenshuran/hdcourse/test_zynqnet/zynqnet_vivado/zynqnet_vivado.srcs/sources_1/bd/design_1/design_1.bd}
