
ecgen2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000d514  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040d514  0040d514  00015514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000914  20400000  0040d51c  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000f40  20400914  0040de30  00018914  2**2
                  ALLOC
  4 .stack        00002004  20401854  0040ed70  00018914  2**0
                  ALLOC
  5 .heap         00000200  20403858  00410d74  00018914  2**0
                  ALLOC
  6 .ARM.attributes 00000033  00000000  00000000  00018914  2**0
                  CONTENTS, READONLY
  7 .comment      0000005b  00000000  00000000  00018947  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001605d  00000000  00000000  000189a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002bb2  00000000  00000000  0002e9ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000b01e  00000000  00000000  000315b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000012c0  00000000  00000000  0003c5cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001148  00000000  00000000  0003d88f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000217ef  00000000  00000000  0003e9d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00011f6f  00000000  00000000  000601c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008f937  00000000  00000000  00072135  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00005fa0  00000000  00000000  00101a6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20403858 	.word	0x20403858
  400004:	00402365 	.word	0x00402365
  400008:	004023e9 	.word	0x004023e9
  40000c:	004023e9 	.word	0x004023e9
  400010:	004023e9 	.word	0x004023e9
  400014:	004023e9 	.word	0x004023e9
  400018:	004023e9 	.word	0x004023e9
	...
  40002c:	004023e9 	.word	0x004023e9
  400030:	004023e9 	.word	0x004023e9
  400034:	00000000 	.word	0x00000000
  400038:	004023e9 	.word	0x004023e9
  40003c:	00403a75 	.word	0x00403a75
  400040:	004023e9 	.word	0x004023e9
  400044:	004023e9 	.word	0x004023e9
  400048:	004023e9 	.word	0x004023e9
  40004c:	004023e9 	.word	0x004023e9
  400050:	004023e9 	.word	0x004023e9
  400054:	004023e9 	.word	0x004023e9
  400058:	004023e9 	.word	0x004023e9
  40005c:	004023e9 	.word	0x004023e9
  400060:	004023e9 	.word	0x004023e9
  400064:	00000000 	.word	0x00000000
  400068:	0040139d 	.word	0x0040139d
  40006c:	004013b5 	.word	0x004013b5
  400070:	004013cd 	.word	0x004013cd
  400074:	00403bb9 	.word	0x00403bb9
  400078:	004023e9 	.word	0x004023e9
  40007c:	004023e9 	.word	0x004023e9
  400080:	004013e5 	.word	0x004013e5
  400084:	004013fd 	.word	0x004013fd
  400088:	004023e9 	.word	0x004023e9
  40008c:	004023e9 	.word	0x004023e9
  400090:	004023e9 	.word	0x004023e9
  400094:	004023e9 	.word	0x004023e9
  400098:	004023e9 	.word	0x004023e9
  40009c:	004023e9 	.word	0x004023e9
  4000a0:	004023e9 	.word	0x004023e9
  4000a4:	004023e9 	.word	0x004023e9
  4000a8:	004023e9 	.word	0x004023e9
  4000ac:	004023e9 	.word	0x004023e9
  4000b0:	004023e9 	.word	0x004023e9
  4000b4:	00401269 	.word	0x00401269
  4000b8:	004023e9 	.word	0x004023e9
  4000bc:	00403f0d 	.word	0x00403f0d
  4000c0:	004023e9 	.word	0x004023e9
  4000c4:	004023e9 	.word	0x004023e9
  4000c8:	004023e9 	.word	0x004023e9
  4000cc:	004023e9 	.word	0x004023e9
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004023e9 	.word	0x004023e9
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004023e9 	.word	0x004023e9
  4000e0:	0040127d 	.word	0x0040127d
  4000e4:	004023e9 	.word	0x004023e9
  4000e8:	004023e9 	.word	0x004023e9
  4000ec:	004023e9 	.word	0x004023e9
  4000f0:	004023e9 	.word	0x004023e9
  4000f4:	004023e9 	.word	0x004023e9
  4000f8:	004023e9 	.word	0x004023e9
  4000fc:	004023e9 	.word	0x004023e9
  400100:	004023e9 	.word	0x004023e9
  400104:	004023e9 	.word	0x004023e9
  400108:	004023e9 	.word	0x004023e9
  40010c:	004023e9 	.word	0x004023e9
  400110:	004023e9 	.word	0x004023e9
	...
  400120:	004023e9 	.word	0x004023e9
  400124:	004023e9 	.word	0x004023e9
  400128:	004023e9 	.word	0x004023e9
  40012c:	004023e9 	.word	0x004023e9
  400130:	004023e9 	.word	0x004023e9
  400134:	00000000 	.word	0x00000000
  400138:	004023e9 	.word	0x004023e9
  40013c:	004023e9 	.word	0x004023e9

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400914 	.word	0x20400914
  40015c:	00000000 	.word	0x00000000
  400160:	0040d51c 	.word	0x0040d51c

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4808      	ldr	r0, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4908      	ldr	r1, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	0040d51c 	.word	0x0040d51c
  400190:	20400918 	.word	0x20400918
  400194:	0040d51c 	.word	0x0040d51c
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d830      	bhi.n	40020c <osc_enable+0x70>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b10      	ldr	r3, [pc, #64]	; (400214 <osc_enable+0x78>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e019      	b.n	40020c <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0e      	ldr	r3, [pc, #56]	; (400214 <osc_enable+0x78>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e015      	b.n	40020c <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e011      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0b      	ldr	r3, [pc, #44]	; (400218 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00d      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b09      	ldr	r3, [pc, #36]	; (400218 <osc_enable+0x7c>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e009      	b.n	40020c <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	2000      	movs	r0, #0
  4001fa:	213e      	movs	r1, #62	; 0x3e
  4001fc:	4b07      	ldr	r3, [pc, #28]	; (40021c <osc_enable+0x80>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e004      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	2001      	movs	r0, #1
  400204:	213e      	movs	r1, #62	; 0x3e
  400206:	4b05      	ldr	r3, [pc, #20]	; (40021c <osc_enable+0x80>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	bf00      	nop
	}
}
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00401511 	.word	0x00401511
  400218:	0040157d 	.word	0x0040157d
  40021c:	004015ed 	.word	0x004015ed

00400220 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400220:	b580      	push	{r7, lr}
  400222:	b082      	sub	sp, #8
  400224:	af00      	add	r7, sp, #0
  400226:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400228:	687b      	ldr	r3, [r7, #4]
  40022a:	2b07      	cmp	r3, #7
  40022c:	d826      	bhi.n	40027c <osc_is_ready+0x5c>
  40022e:	a201      	add	r2, pc, #4	; (adr r2, 400234 <osc_is_ready+0x14>)
  400230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400234:	00400255 	.word	0x00400255
  400238:	00400259 	.word	0x00400259
  40023c:	00400259 	.word	0x00400259
  400240:	0040026b 	.word	0x0040026b
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026b 	.word	0x0040026b
  40024c:	0040026b 	.word	0x0040026b
  400250:	0040026b 	.word	0x0040026b
	case OSC_SLCK_32K_RC:
		return 1;
  400254:	2301      	movs	r3, #1
  400256:	e012      	b.n	40027e <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400258:	4b0b      	ldr	r3, [pc, #44]	; (400288 <osc_is_ready+0x68>)
  40025a:	4798      	blx	r3
  40025c:	4603      	mov	r3, r0
  40025e:	2b00      	cmp	r3, #0
  400260:	bf14      	ite	ne
  400262:	2301      	movne	r3, #1
  400264:	2300      	moveq	r3, #0
  400266:	b2db      	uxtb	r3, r3
  400268:	e009      	b.n	40027e <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_is_ready+0x6c>)
  40026c:	4798      	blx	r3
  40026e:	4603      	mov	r3, r0
  400270:	2b00      	cmp	r3, #0
  400272:	bf14      	ite	ne
  400274:	2301      	movne	r3, #1
  400276:	2300      	moveq	r3, #0
  400278:	b2db      	uxtb	r3, r3
  40027a:	e000      	b.n	40027e <osc_is_ready+0x5e>
	}

	return 0;
  40027c:	2300      	movs	r3, #0
}
  40027e:	4618      	mov	r0, r3
  400280:	3708      	adds	r7, #8
  400282:	46bd      	mov	sp, r7
  400284:	bd80      	pop	{r7, pc}
  400286:	bf00      	nop
  400288:	00401549 	.word	0x00401549
  40028c:	00401665 	.word	0x00401665

00400290 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400290:	b480      	push	{r7}
  400292:	b083      	sub	sp, #12
  400294:	af00      	add	r7, sp, #0
  400296:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400298:	687b      	ldr	r3, [r7, #4]
  40029a:	2b07      	cmp	r3, #7
  40029c:	d825      	bhi.n	4002ea <osc_get_rate+0x5a>
  40029e:	a201      	add	r2, pc, #4	; (adr r2, 4002a4 <osc_get_rate+0x14>)
  4002a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a4:	004002c5 	.word	0x004002c5
  4002a8:	004002cb 	.word	0x004002cb
  4002ac:	004002d1 	.word	0x004002d1
  4002b0:	004002d7 	.word	0x004002d7
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002c8:	e010      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002ce:	e00d      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d4:	e00a      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002d6:	4b08      	ldr	r3, [pc, #32]	; (4002f8 <osc_get_rate+0x68>)
  4002d8:	e008      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x6c>)
  4002dc:	e006      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x70>)
  4002e0:	e004      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x74>)
  4002e4:	e002      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002e6:	4b06      	ldr	r3, [pc, #24]	; (400300 <osc_get_rate+0x70>)
  4002e8:	e000      	b.n	4002ec <osc_get_rate+0x5c>
	}

	return 0;
  4002ea:	2300      	movs	r3, #0
}
  4002ec:	4618      	mov	r0, r3
  4002ee:	370c      	adds	r7, #12
  4002f0:	46bd      	mov	sp, r7
  4002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002f6:	4770      	bx	lr
  4002f8:	003d0900 	.word	0x003d0900
  4002fc:	007a1200 	.word	0x007a1200
  400300:	00b71b00 	.word	0x00b71b00
  400304:	00f42400 	.word	0x00f42400

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	3708      	adds	r7, #8
  40032a:	46bd      	mov	sp, r7
  40032c:	bd80      	pop	{r7, pc}
  40032e:	bf00      	nop
  400330:	00400221 	.word	0x00400221

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0d      	ldr	r3, [pc, #52]	; (400394 <pll_config_init+0x60>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b06      	ldr	r3, [pc, #24]	; (400398 <pll_config_init+0x64>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	3718      	adds	r7, #24
  400390:	46bd      	mov	sp, r7
  400392:	bd80      	pop	{r7, pc}
  400394:	00400291 	.word	0x00400291
  400398:	07ff0000 	.word	0x07ff0000

0040039c <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  40039c:	b580      	push	{r7, lr}
  40039e:	b082      	sub	sp, #8
  4003a0:	af00      	add	r7, sp, #0
  4003a2:	6078      	str	r0, [r7, #4]
  4003a4:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003a6:	683b      	ldr	r3, [r7, #0]
  4003a8:	2b00      	cmp	r3, #0
  4003aa:	d108      	bne.n	4003be <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003ac:	4b08      	ldr	r3, [pc, #32]	; (4003d0 <pll_enable+0x34>)
  4003ae:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b0:	4a08      	ldr	r2, [pc, #32]	; (4003d4 <pll_enable+0x38>)
  4003b2:	687b      	ldr	r3, [r7, #4]
  4003b4:	681b      	ldr	r3, [r3, #0]
  4003b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ba:	6293      	str	r3, [r2, #40]	; 0x28
  4003bc:	e005      	b.n	4003ca <pll_enable+0x2e>
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003be:	4a05      	ldr	r2, [pc, #20]	; (4003d4 <pll_enable+0x38>)
  4003c0:	687b      	ldr	r3, [r7, #4]
  4003c2:	681b      	ldr	r3, [r3, #0]
  4003c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003c8:	61d3      	str	r3, [r2, #28]
	}
}
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00401681 	.word	0x00401681
  4003d4:	400e0600 	.word	0x400e0600

004003d8 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003d8:	b580      	push	{r7, lr}
  4003da:	b082      	sub	sp, #8
  4003dc:	af00      	add	r7, sp, #0
  4003de:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e0:	687b      	ldr	r3, [r7, #4]
  4003e2:	2b00      	cmp	r3, #0
  4003e4:	d103      	bne.n	4003ee <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003e6:	4b05      	ldr	r3, [pc, #20]	; (4003fc <pll_is_locked+0x24>)
  4003e8:	4798      	blx	r3
  4003ea:	4603      	mov	r3, r0
  4003ec:	e002      	b.n	4003f4 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003ee:	4b04      	ldr	r3, [pc, #16]	; (400400 <pll_is_locked+0x28>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
	}
}
  4003f4:	4618      	mov	r0, r3
  4003f6:	3708      	adds	r7, #8
  4003f8:	46bd      	mov	sp, r7
  4003fa:	bd80      	pop	{r7, pc}
  4003fc:	00401699 	.word	0x00401699
  400400:	004016b5 	.word	0x004016b5

00400404 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400404:	b580      	push	{r7, lr}
  400406:	b082      	sub	sp, #8
  400408:	af00      	add	r7, sp, #0
  40040a:	4603      	mov	r3, r0
  40040c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40040e:	79fb      	ldrb	r3, [r7, #7]
  400410:	3b03      	subs	r3, #3
  400412:	2b04      	cmp	r3, #4
  400414:	d808      	bhi.n	400428 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	4618      	mov	r0, r3
  40041a:	4b05      	ldr	r3, [pc, #20]	; (400430 <pll_enable_source+0x2c>)
  40041c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b04      	ldr	r3, [pc, #16]	; (400434 <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		break;
  400426:	e000      	b.n	40042a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400428:	bf00      	nop
	}
}
  40042a:	3708      	adds	r7, #8
  40042c:	46bd      	mov	sp, r7
  40042e:	bd80      	pop	{r7, pc}
  400430:	0040019d 	.word	0x0040019d
  400434:	00400309 	.word	0x00400309

00400438 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400438:	b580      	push	{r7, lr}
  40043a:	b082      	sub	sp, #8
  40043c:	af00      	add	r7, sp, #0
  40043e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400440:	bf00      	nop
  400442:	6878      	ldr	r0, [r7, #4]
  400444:	4b04      	ldr	r3, [pc, #16]	; (400458 <pll_wait_for_lock+0x20>)
  400446:	4798      	blx	r3
  400448:	4603      	mov	r3, r0
  40044a:	2b00      	cmp	r3, #0
  40044c:	d0f9      	beq.n	400442 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40044e:	2300      	movs	r3, #0
}
  400450:	4618      	mov	r0, r3
  400452:	3708      	adds	r7, #8
  400454:	46bd      	mov	sp, r7
  400456:	bd80      	pop	{r7, pc}
  400458:	004003d9 	.word	0x004003d9

0040045c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40045c:	b580      	push	{r7, lr}
  40045e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400460:	2006      	movs	r0, #6
  400462:	4b05      	ldr	r3, [pc, #20]	; (400478 <sysclk_get_main_hz+0x1c>)
  400464:	4798      	blx	r3
  400466:	4602      	mov	r2, r0
  400468:	4613      	mov	r3, r2
  40046a:	009b      	lsls	r3, r3, #2
  40046c:	4413      	add	r3, r2
  40046e:	009a      	lsls	r2, r3, #2
  400470:	4413      	add	r3, r2
  400472:	089b      	lsrs	r3, r3, #2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400474:	4618      	mov	r0, r3
  400476:	bd80      	pop	{r7, pc}
  400478:	00400291 	.word	0x00400291

0040047c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40047c:	b580      	push	{r7, lr}
  40047e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400480:	4b02      	ldr	r3, [pc, #8]	; (40048c <sysclk_get_cpu_hz+0x10>)
  400482:	4798      	blx	r3
  400484:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400486:	4618      	mov	r0, r3
  400488:	bd80      	pop	{r7, pc}
  40048a:	bf00      	nop
  40048c:	0040045d 	.word	0x0040045d

00400490 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400490:	b590      	push	{r4, r7, lr}
  400492:	b083      	sub	sp, #12
  400494:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400496:	4813      	ldr	r0, [pc, #76]	; (4004e4 <sysclk_init+0x54>)
  400498:	4b13      	ldr	r3, [pc, #76]	; (4004e8 <sysclk_init+0x58>)
  40049a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  40049c:	2006      	movs	r0, #6
  40049e:	4b13      	ldr	r3, [pc, #76]	; (4004ec <sysclk_init+0x5c>)
  4004a0:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004a2:	1d3b      	adds	r3, r7, #4
  4004a4:	4618      	mov	r0, r3
  4004a6:	2106      	movs	r1, #6
  4004a8:	2204      	movs	r2, #4
  4004aa:	2319      	movs	r3, #25
  4004ac:	4c10      	ldr	r4, [pc, #64]	; (4004f0 <sysclk_init+0x60>)
  4004ae:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004b0:	1d3b      	adds	r3, r7, #4
  4004b2:	4618      	mov	r0, r3
  4004b4:	2100      	movs	r1, #0
  4004b6:	4b0f      	ldr	r3, [pc, #60]	; (4004f4 <sysclk_init+0x64>)
  4004b8:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004ba:	2000      	movs	r0, #0
  4004bc:	4b0e      	ldr	r3, [pc, #56]	; (4004f8 <sysclk_init+0x68>)
  4004be:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004c0:	2001      	movs	r0, #1
  4004c2:	4b0e      	ldr	r3, [pc, #56]	; (4004fc <sysclk_init+0x6c>)
  4004c4:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004c6:	2000      	movs	r0, #0
  4004c8:	4b0d      	ldr	r3, [pc, #52]	; (400500 <sysclk_init+0x70>)
  4004ca:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004cc:	4b0d      	ldr	r3, [pc, #52]	; (400504 <sysclk_init+0x74>)
  4004ce:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004d0:	4b0d      	ldr	r3, [pc, #52]	; (400508 <sysclk_init+0x78>)
  4004d2:	4798      	blx	r3
  4004d4:	4603      	mov	r3, r0
  4004d6:	4618      	mov	r0, r3
  4004d8:	4b03      	ldr	r3, [pc, #12]	; (4004e8 <sysclk_init+0x58>)
  4004da:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004dc:	370c      	adds	r7, #12
  4004de:	46bd      	mov	sp, r7
  4004e0:	bd90      	pop	{r4, r7, pc}
  4004e2:	bf00      	nop
  4004e4:	11e1a300 	.word	0x11e1a300
  4004e8:	00402559 	.word	0x00402559
  4004ec:	00400405 	.word	0x00400405
  4004f0:	00400335 	.word	0x00400335
  4004f4:	0040039d 	.word	0x0040039d
  4004f8:	00400439 	.word	0x00400439
  4004fc:	00401415 	.word	0x00401415
  400500:	0040148d 	.word	0x0040148d
  400504:	004023f1 	.word	0x004023f1
  400508:	0040047d 	.word	0x0040047d

0040050c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40050c:	b580      	push	{r7, lr}
  40050e:	b086      	sub	sp, #24
  400510:	af00      	add	r7, sp, #0
  400512:	60f8      	str	r0, [r7, #12]
  400514:	60b9      	str	r1, [r7, #8]
  400516:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400518:	2300      	movs	r3, #0
  40051a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  40051c:	68fb      	ldr	r3, [r7, #12]
  40051e:	2b00      	cmp	r3, #0
  400520:	d002      	beq.n	400528 <_read+0x1c>
		return -1;
  400522:	f04f 33ff 	mov.w	r3, #4294967295
  400526:	e014      	b.n	400552 <_read+0x46>
	}

	for (; len > 0; --len) {
  400528:	e00f      	b.n	40054a <_read+0x3e>
		ptr_get(stdio_base, ptr);
  40052a:	4b0c      	ldr	r3, [pc, #48]	; (40055c <_read+0x50>)
  40052c:	681b      	ldr	r3, [r3, #0]
  40052e:	4a0c      	ldr	r2, [pc, #48]	; (400560 <_read+0x54>)
  400530:	6812      	ldr	r2, [r2, #0]
  400532:	4610      	mov	r0, r2
  400534:	68b9      	ldr	r1, [r7, #8]
  400536:	4798      	blx	r3
		ptr++;
  400538:	68bb      	ldr	r3, [r7, #8]
  40053a:	3301      	adds	r3, #1
  40053c:	60bb      	str	r3, [r7, #8]
		nChars++;
  40053e:	697b      	ldr	r3, [r7, #20]
  400540:	3301      	adds	r3, #1
  400542:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400544:	687b      	ldr	r3, [r7, #4]
  400546:	3b01      	subs	r3, #1
  400548:	607b      	str	r3, [r7, #4]
  40054a:	687b      	ldr	r3, [r7, #4]
  40054c:	2b00      	cmp	r3, #0
  40054e:	dcec      	bgt.n	40052a <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  400550:	697b      	ldr	r3, [r7, #20]
}
  400552:	4618      	mov	r0, r3
  400554:	3718      	adds	r7, #24
  400556:	46bd      	mov	sp, r7
  400558:	bd80      	pop	{r7, pc}
  40055a:	bf00      	nop
  40055c:	20400a1c 	.word	0x20400a1c
  400560:	20400a24 	.word	0x20400a24

00400564 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400564:	b580      	push	{r7, lr}
  400566:	b086      	sub	sp, #24
  400568:	af00      	add	r7, sp, #0
  40056a:	60f8      	str	r0, [r7, #12]
  40056c:	60b9      	str	r1, [r7, #8]
  40056e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400570:	2300      	movs	r3, #0
  400572:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  400574:	68fb      	ldr	r3, [r7, #12]
  400576:	2b01      	cmp	r3, #1
  400578:	d008      	beq.n	40058c <_write+0x28>
  40057a:	68fb      	ldr	r3, [r7, #12]
  40057c:	2b02      	cmp	r3, #2
  40057e:	d005      	beq.n	40058c <_write+0x28>
  400580:	68fb      	ldr	r3, [r7, #12]
  400582:	2b03      	cmp	r3, #3
  400584:	d002      	beq.n	40058c <_write+0x28>
		return -1;
  400586:	f04f 33ff 	mov.w	r3, #4294967295
  40058a:	e01a      	b.n	4005c2 <_write+0x5e>
	}

	for (; len != 0; --len) {
  40058c:	e015      	b.n	4005ba <_write+0x56>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40058e:	4b0f      	ldr	r3, [pc, #60]	; (4005cc <_write+0x68>)
  400590:	681a      	ldr	r2, [r3, #0]
  400592:	4b0f      	ldr	r3, [pc, #60]	; (4005d0 <_write+0x6c>)
  400594:	6818      	ldr	r0, [r3, #0]
  400596:	68bb      	ldr	r3, [r7, #8]
  400598:	1c59      	adds	r1, r3, #1
  40059a:	60b9      	str	r1, [r7, #8]
  40059c:	781b      	ldrb	r3, [r3, #0]
  40059e:	4619      	mov	r1, r3
  4005a0:	4790      	blx	r2
  4005a2:	4603      	mov	r3, r0
  4005a4:	2b00      	cmp	r3, #0
  4005a6:	da02      	bge.n	4005ae <_write+0x4a>
			return -1;
  4005a8:	f04f 33ff 	mov.w	r3, #4294967295
  4005ac:	e009      	b.n	4005c2 <_write+0x5e>
		}
		++nChars;
  4005ae:	697b      	ldr	r3, [r7, #20]
  4005b0:	3301      	adds	r3, #1
  4005b2:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005b4:	687b      	ldr	r3, [r7, #4]
  4005b6:	3b01      	subs	r3, #1
  4005b8:	607b      	str	r3, [r7, #4]
  4005ba:	687b      	ldr	r3, [r7, #4]
  4005bc:	2b00      	cmp	r3, #0
  4005be:	d1e6      	bne.n	40058e <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4005c0:	697b      	ldr	r3, [r7, #20]
}
  4005c2:	4618      	mov	r0, r3
  4005c4:	3718      	adds	r7, #24
  4005c6:	46bd      	mov	sp, r7
  4005c8:	bd80      	pop	{r7, pc}
  4005ca:	bf00      	nop
  4005cc:	20400a20 	.word	0x20400a20
  4005d0:	20400a24 	.word	0x20400a24

004005d4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4005d4:	b580      	push	{r7, lr}
  4005d6:	b082      	sub	sp, #8
  4005d8:	af00      	add	r7, sp, #0
  4005da:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4005dc:	6878      	ldr	r0, [r7, #4]
  4005de:	4b02      	ldr	r3, [pc, #8]	; (4005e8 <sysclk_enable_peripheral_clock+0x14>)
  4005e0:	4798      	blx	r3
}
  4005e2:	3708      	adds	r7, #8
  4005e4:	46bd      	mov	sp, r7
  4005e6:	bd80      	pop	{r7, pc}
  4005e8:	004016d1 	.word	0x004016d1

004005ec <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4005ec:	b580      	push	{r7, lr}
  4005ee:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4005f0:	200a      	movs	r0, #10
  4005f2:	4b07      	ldr	r3, [pc, #28]	; (400610 <ioport_init+0x24>)
  4005f4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4005f6:	200b      	movs	r0, #11
  4005f8:	4b05      	ldr	r3, [pc, #20]	; (400610 <ioport_init+0x24>)
  4005fa:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4005fc:	200c      	movs	r0, #12
  4005fe:	4b04      	ldr	r3, [pc, #16]	; (400610 <ioport_init+0x24>)
  400600:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400602:	2010      	movs	r0, #16
  400604:	4b02      	ldr	r3, [pc, #8]	; (400610 <ioport_init+0x24>)
  400606:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400608:	2011      	movs	r0, #17
  40060a:	4b01      	ldr	r3, [pc, #4]	; (400610 <ioport_init+0x24>)
  40060c:	4798      	blx	r3
	arch_ioport_init();
}
  40060e:	bd80      	pop	{r7, pc}
  400610:	004005d5 	.word	0x004005d5

00400614 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400614:	b480      	push	{r7}
  400616:	b089      	sub	sp, #36	; 0x24
  400618:	af00      	add	r7, sp, #0
  40061a:	6078      	str	r0, [r7, #4]
  40061c:	687b      	ldr	r3, [r7, #4]
  40061e:	61fb      	str	r3, [r7, #28]
  400620:	69fb      	ldr	r3, [r7, #28]
  400622:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400624:	69bb      	ldr	r3, [r7, #24]
  400626:	095a      	lsrs	r2, r3, #5
  400628:	69fb      	ldr	r3, [r7, #28]
  40062a:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40062c:	697b      	ldr	r3, [r7, #20]
  40062e:	f003 031f 	and.w	r3, r3, #31
  400632:	2101      	movs	r1, #1
  400634:	fa01 f303 	lsl.w	r3, r1, r3
  400638:	613a      	str	r2, [r7, #16]
  40063a:	60fb      	str	r3, [r7, #12]
  40063c:	693b      	ldr	r3, [r7, #16]
  40063e:	60bb      	str	r3, [r7, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400640:	68ba      	ldr	r2, [r7, #8]
  400642:	4b05      	ldr	r3, [pc, #20]	; (400658 <ioport_disable_pin+0x44>)
  400644:	4413      	add	r3, r2
  400646:	025b      	lsls	r3, r3, #9
  400648:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40064a:	68fb      	ldr	r3, [r7, #12]
  40064c:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  40064e:	3724      	adds	r7, #36	; 0x24
  400650:	46bd      	mov	sp, r7
  400652:	f85d 7b04 	ldr.w	r7, [sp], #4
  400656:	4770      	bx	lr
  400658:	00200707 	.word	0x00200707

0040065c <ioport_disable_port>:
 * \param port IOPORT port to disable
 * \param mask Pin mask of pins to disable
 */
static inline void ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
  40065c:	b480      	push	{r7}
  40065e:	b087      	sub	sp, #28
  400660:	af00      	add	r7, sp, #0
  400662:	6078      	str	r0, [r7, #4]
  400664:	6039      	str	r1, [r7, #0]
  400666:	687b      	ldr	r3, [r7, #4]
  400668:	617b      	str	r3, [r7, #20]
  40066a:	683b      	ldr	r3, [r7, #0]
  40066c:	613b      	str	r3, [r7, #16]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	60fb      	str	r3, [r7, #12]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400672:	68fa      	ldr	r2, [r7, #12]
  400674:	4b05      	ldr	r3, [pc, #20]	; (40068c <ioport_disable_port+0x30>)
  400676:	4413      	add	r3, r2
  400678:	025b      	lsls	r3, r3, #9
  40067a:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40067c:	693b      	ldr	r3, [r7, #16]
  40067e:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_port(port, mask);
}
  400680:	371c      	adds	r7, #28
  400682:	46bd      	mov	sp, r7
  400684:	f85d 7b04 	ldr.w	r7, [sp], #4
  400688:	4770      	bx	lr
  40068a:	bf00      	nop
  40068c:	00200707 	.word	0x00200707

00400690 <ioport_set_port_mode>:
 * \param mode Mode masks to configure for the specified pins (\ref
 * ioport_modes)
 */
static inline void ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
  400690:	b480      	push	{r7}
  400692:	b08b      	sub	sp, #44	; 0x2c
  400694:	af00      	add	r7, sp, #0
  400696:	60f8      	str	r0, [r7, #12]
  400698:	60b9      	str	r1, [r7, #8]
  40069a:	607a      	str	r2, [r7, #4]
  40069c:	68fb      	ldr	r3, [r7, #12]
  40069e:	627b      	str	r3, [r7, #36]	; 0x24
  4006a0:	68bb      	ldr	r3, [r7, #8]
  4006a2:	623b      	str	r3, [r7, #32]
  4006a4:	687b      	ldr	r3, [r7, #4]
  4006a6:	61fb      	str	r3, [r7, #28]
  4006a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4006aa:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4006ac:	69ba      	ldr	r2, [r7, #24]
  4006ae:	4b37      	ldr	r3, [pc, #220]	; (40078c <ioport_set_port_mode+0xfc>)
  4006b0:	4413      	add	r3, r2
  4006b2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4006b4:	617b      	str	r3, [r7, #20]

	if (mode & IOPORT_MODE_PULLUP) {
  4006b6:	69fb      	ldr	r3, [r7, #28]
  4006b8:	f003 0308 	and.w	r3, r3, #8
  4006bc:	2b00      	cmp	r3, #0
  4006be:	d003      	beq.n	4006c8 <ioport_set_port_mode+0x38>
		base->PIO_PUER = mask;
  4006c0:	697b      	ldr	r3, [r7, #20]
  4006c2:	6a3a      	ldr	r2, [r7, #32]
  4006c4:	665a      	str	r2, [r3, #100]	; 0x64
  4006c6:	e002      	b.n	4006ce <ioport_set_port_mode+0x3e>
	} else {
		base->PIO_PUDR = mask;
  4006c8:	697b      	ldr	r3, [r7, #20]
  4006ca:	6a3a      	ldr	r2, [r7, #32]
  4006cc:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4006ce:	69fb      	ldr	r3, [r7, #28]
  4006d0:	f003 0310 	and.w	r3, r3, #16
  4006d4:	2b00      	cmp	r3, #0
  4006d6:	d004      	beq.n	4006e2 <ioport_set_port_mode+0x52>
		base->PIO_PPDER = mask;
  4006d8:	697b      	ldr	r3, [r7, #20]
  4006da:	6a3a      	ldr	r2, [r7, #32]
  4006dc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4006e0:	e003      	b.n	4006ea <ioport_set_port_mode+0x5a>
	} else {
		base->PIO_PPDDR = mask;
  4006e2:	697b      	ldr	r3, [r7, #20]
  4006e4:	6a3a      	ldr	r2, [r7, #32]
  4006e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4006ea:	69fb      	ldr	r3, [r7, #28]
  4006ec:	f003 0320 	and.w	r3, r3, #32
  4006f0:	2b00      	cmp	r3, #0
  4006f2:	d003      	beq.n	4006fc <ioport_set_port_mode+0x6c>
		base->PIO_MDER = mask;
  4006f4:	697b      	ldr	r3, [r7, #20]
  4006f6:	6a3a      	ldr	r2, [r7, #32]
  4006f8:	651a      	str	r2, [r3, #80]	; 0x50
  4006fa:	e002      	b.n	400702 <ioport_set_port_mode+0x72>
	} else {
		base->PIO_MDDR = mask;
  4006fc:	697b      	ldr	r3, [r7, #20]
  4006fe:	6a3a      	ldr	r2, [r7, #32]
  400700:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400702:	69fb      	ldr	r3, [r7, #28]
  400704:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400708:	2b00      	cmp	r3, #0
  40070a:	d003      	beq.n	400714 <ioport_set_port_mode+0x84>
		base->PIO_IFER = mask;
  40070c:	697b      	ldr	r3, [r7, #20]
  40070e:	6a3a      	ldr	r2, [r7, #32]
  400710:	621a      	str	r2, [r3, #32]
  400712:	e002      	b.n	40071a <ioport_set_port_mode+0x8a>
	} else {
		base->PIO_IFDR = mask;
  400714:	697b      	ldr	r3, [r7, #20]
  400716:	6a3a      	ldr	r2, [r7, #32]
  400718:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  40071a:	69fb      	ldr	r3, [r7, #28]
  40071c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400720:	2b00      	cmp	r3, #0
  400722:	d004      	beq.n	40072e <ioport_set_port_mode+0x9e>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400724:	697b      	ldr	r3, [r7, #20]
  400726:	6a3a      	ldr	r2, [r7, #32]
  400728:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40072c:	e003      	b.n	400736 <ioport_set_port_mode+0xa6>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40072e:	697b      	ldr	r3, [r7, #20]
  400730:	6a3a      	ldr	r2, [r7, #32]
  400732:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400736:	69fb      	ldr	r3, [r7, #28]
  400738:	f003 0301 	and.w	r3, r3, #1
  40073c:	2b00      	cmp	r3, #0
  40073e:	d006      	beq.n	40074e <ioport_set_port_mode+0xbe>
		base->PIO_ABCDSR[0] |= mask;
  400740:	697b      	ldr	r3, [r7, #20]
  400742:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400744:	6a3b      	ldr	r3, [r7, #32]
  400746:	431a      	orrs	r2, r3
  400748:	697b      	ldr	r3, [r7, #20]
  40074a:	671a      	str	r2, [r3, #112]	; 0x70
  40074c:	e006      	b.n	40075c <ioport_set_port_mode+0xcc>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40074e:	697b      	ldr	r3, [r7, #20]
  400750:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400752:	6a3b      	ldr	r3, [r7, #32]
  400754:	43db      	mvns	r3, r3
  400756:	401a      	ands	r2, r3
  400758:	697b      	ldr	r3, [r7, #20]
  40075a:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40075c:	69fb      	ldr	r3, [r7, #28]
  40075e:	f003 0302 	and.w	r3, r3, #2
  400762:	2b00      	cmp	r3, #0
  400764:	d006      	beq.n	400774 <ioport_set_port_mode+0xe4>
		base->PIO_ABCDSR[1] |= mask;
  400766:	697b      	ldr	r3, [r7, #20]
  400768:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40076a:	6a3b      	ldr	r3, [r7, #32]
  40076c:	431a      	orrs	r2, r3
  40076e:	697b      	ldr	r3, [r7, #20]
  400770:	675a      	str	r2, [r3, #116]	; 0x74
  400772:	e006      	b.n	400782 <ioport_set_port_mode+0xf2>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400774:	697b      	ldr	r3, [r7, #20]
  400776:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400778:	6a3b      	ldr	r3, [r7, #32]
  40077a:	43db      	mvns	r3, r3
  40077c:	401a      	ands	r2, r3
  40077e:	697b      	ldr	r3, [r7, #20]
  400780:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_port_mode(port, mask, mode);
}
  400782:	372c      	adds	r7, #44	; 0x2c
  400784:	46bd      	mov	sp, r7
  400786:	f85d 7b04 	ldr.w	r7, [sp], #4
  40078a:	4770      	bx	lr
  40078c:	00200707 	.word	0x00200707

00400790 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400790:	b480      	push	{r7}
  400792:	b08d      	sub	sp, #52	; 0x34
  400794:	af00      	add	r7, sp, #0
  400796:	6078      	str	r0, [r7, #4]
  400798:	6039      	str	r1, [r7, #0]
  40079a:	687b      	ldr	r3, [r7, #4]
  40079c:	62fb      	str	r3, [r7, #44]	; 0x2c
  40079e:	683b      	ldr	r3, [r7, #0]
  4007a0:	62bb      	str	r3, [r7, #40]	; 0x28
  4007a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007a4:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4007a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007a8:	095a      	lsrs	r2, r3, #5
  4007aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007ac:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4007ae:	6a3b      	ldr	r3, [r7, #32]
  4007b0:	f003 031f 	and.w	r3, r3, #31
  4007b4:	2101      	movs	r1, #1
  4007b6:	fa01 f303 	lsl.w	r3, r1, r3
  4007ba:	61fa      	str	r2, [r7, #28]
  4007bc:	61bb      	str	r3, [r7, #24]
  4007be:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4007c0:	617b      	str	r3, [r7, #20]
  4007c2:	69fb      	ldr	r3, [r7, #28]
  4007c4:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4007c6:	693a      	ldr	r2, [r7, #16]
  4007c8:	4b37      	ldr	r3, [pc, #220]	; (4008a8 <ioport_set_pin_mode+0x118>)
  4007ca:	4413      	add	r3, r2
  4007cc:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4007ce:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  4007d0:	697b      	ldr	r3, [r7, #20]
  4007d2:	f003 0308 	and.w	r3, r3, #8
  4007d6:	2b00      	cmp	r3, #0
  4007d8:	d003      	beq.n	4007e2 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	69ba      	ldr	r2, [r7, #24]
  4007de:	665a      	str	r2, [r3, #100]	; 0x64
  4007e0:	e002      	b.n	4007e8 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4007e2:	68fb      	ldr	r3, [r7, #12]
  4007e4:	69ba      	ldr	r2, [r7, #24]
  4007e6:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4007e8:	697b      	ldr	r3, [r7, #20]
  4007ea:	f003 0310 	and.w	r3, r3, #16
  4007ee:	2b00      	cmp	r3, #0
  4007f0:	d004      	beq.n	4007fc <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4007f2:	68fb      	ldr	r3, [r7, #12]
  4007f4:	69ba      	ldr	r2, [r7, #24]
  4007f6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4007fa:	e003      	b.n	400804 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4007fc:	68fb      	ldr	r3, [r7, #12]
  4007fe:	69ba      	ldr	r2, [r7, #24]
  400800:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400804:	697b      	ldr	r3, [r7, #20]
  400806:	f003 0320 	and.w	r3, r3, #32
  40080a:	2b00      	cmp	r3, #0
  40080c:	d003      	beq.n	400816 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  40080e:	68fb      	ldr	r3, [r7, #12]
  400810:	69ba      	ldr	r2, [r7, #24]
  400812:	651a      	str	r2, [r3, #80]	; 0x50
  400814:	e002      	b.n	40081c <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400816:	68fb      	ldr	r3, [r7, #12]
  400818:	69ba      	ldr	r2, [r7, #24]
  40081a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  40081c:	697b      	ldr	r3, [r7, #20]
  40081e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400822:	2b00      	cmp	r3, #0
  400824:	d003      	beq.n	40082e <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400826:	68fb      	ldr	r3, [r7, #12]
  400828:	69ba      	ldr	r2, [r7, #24]
  40082a:	621a      	str	r2, [r3, #32]
  40082c:	e002      	b.n	400834 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  40082e:	68fb      	ldr	r3, [r7, #12]
  400830:	69ba      	ldr	r2, [r7, #24]
  400832:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400834:	697b      	ldr	r3, [r7, #20]
  400836:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40083a:	2b00      	cmp	r3, #0
  40083c:	d004      	beq.n	400848 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  40083e:	68fb      	ldr	r3, [r7, #12]
  400840:	69ba      	ldr	r2, [r7, #24]
  400842:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400846:	e003      	b.n	400850 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400848:	68fb      	ldr	r3, [r7, #12]
  40084a:	69ba      	ldr	r2, [r7, #24]
  40084c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400850:	697b      	ldr	r3, [r7, #20]
  400852:	f003 0301 	and.w	r3, r3, #1
  400856:	2b00      	cmp	r3, #0
  400858:	d006      	beq.n	400868 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40085a:	68fb      	ldr	r3, [r7, #12]
  40085c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40085e:	69bb      	ldr	r3, [r7, #24]
  400860:	431a      	orrs	r2, r3
  400862:	68fb      	ldr	r3, [r7, #12]
  400864:	671a      	str	r2, [r3, #112]	; 0x70
  400866:	e006      	b.n	400876 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400868:	68fb      	ldr	r3, [r7, #12]
  40086a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40086c:	69bb      	ldr	r3, [r7, #24]
  40086e:	43db      	mvns	r3, r3
  400870:	401a      	ands	r2, r3
  400872:	68fb      	ldr	r3, [r7, #12]
  400874:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400876:	697b      	ldr	r3, [r7, #20]
  400878:	f003 0302 	and.w	r3, r3, #2
  40087c:	2b00      	cmp	r3, #0
  40087e:	d006      	beq.n	40088e <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400880:	68fb      	ldr	r3, [r7, #12]
  400882:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400884:	69bb      	ldr	r3, [r7, #24]
  400886:	431a      	orrs	r2, r3
  400888:	68fb      	ldr	r3, [r7, #12]
  40088a:	675a      	str	r2, [r3, #116]	; 0x74
  40088c:	e006      	b.n	40089c <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40088e:	68fb      	ldr	r3, [r7, #12]
  400890:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400892:	69bb      	ldr	r3, [r7, #24]
  400894:	43db      	mvns	r3, r3
  400896:	401a      	ands	r2, r3
  400898:	68fb      	ldr	r3, [r7, #12]
  40089a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  40089c:	3734      	adds	r7, #52	; 0x34
  40089e:	46bd      	mov	sp, r7
  4008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008a4:	4770      	bx	lr
  4008a6:	bf00      	nop
  4008a8:	00200707 	.word	0x00200707

004008ac <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4008ac:	b480      	push	{r7}
  4008ae:	b08d      	sub	sp, #52	; 0x34
  4008b0:	af00      	add	r7, sp, #0
  4008b2:	6078      	str	r0, [r7, #4]
  4008b4:	460b      	mov	r3, r1
  4008b6:	70fb      	strb	r3, [r7, #3]
  4008b8:	687b      	ldr	r3, [r7, #4]
  4008ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  4008bc:	78fb      	ldrb	r3, [r7, #3]
  4008be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4008c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008c4:	627b      	str	r3, [r7, #36]	; 0x24
  4008c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4008c8:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4008ca:	6a3b      	ldr	r3, [r7, #32]
  4008cc:	095b      	lsrs	r3, r3, #5
  4008ce:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4008d0:	69fa      	ldr	r2, [r7, #28]
  4008d2:	4b17      	ldr	r3, [pc, #92]	; (400930 <ioport_set_pin_dir+0x84>)
  4008d4:	4413      	add	r3, r2
  4008d6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4008d8:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4008da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008de:	2b01      	cmp	r3, #1
  4008e0:	d109      	bne.n	4008f6 <ioport_set_pin_dir+0x4a>
  4008e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008e4:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4008e6:	697b      	ldr	r3, [r7, #20]
  4008e8:	f003 031f 	and.w	r3, r3, #31
  4008ec:	2201      	movs	r2, #1
  4008ee:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008f0:	69bb      	ldr	r3, [r7, #24]
  4008f2:	611a      	str	r2, [r3, #16]
  4008f4:	e00c      	b.n	400910 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4008f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008fa:	2b00      	cmp	r3, #0
  4008fc:	d108      	bne.n	400910 <ioport_set_pin_dir+0x64>
  4008fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400900:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400902:	693b      	ldr	r3, [r7, #16]
  400904:	f003 031f 	and.w	r3, r3, #31
  400908:	2201      	movs	r2, #1
  40090a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40090c:	69bb      	ldr	r3, [r7, #24]
  40090e:	615a      	str	r2, [r3, #20]
  400910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400912:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400914:	68fb      	ldr	r3, [r7, #12]
  400916:	f003 031f 	and.w	r3, r3, #31
  40091a:	2201      	movs	r2, #1
  40091c:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40091e:	69bb      	ldr	r3, [r7, #24]
  400920:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400924:	3734      	adds	r7, #52	; 0x34
  400926:	46bd      	mov	sp, r7
  400928:	f85d 7b04 	ldr.w	r7, [sp], #4
  40092c:	4770      	bx	lr
  40092e:	bf00      	nop
  400930:	00200707 	.word	0x00200707

00400934 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400934:	b480      	push	{r7}
  400936:	b08b      	sub	sp, #44	; 0x2c
  400938:	af00      	add	r7, sp, #0
  40093a:	6078      	str	r0, [r7, #4]
  40093c:	460b      	mov	r3, r1
  40093e:	70fb      	strb	r3, [r7, #3]
  400940:	687b      	ldr	r3, [r7, #4]
  400942:	627b      	str	r3, [r7, #36]	; 0x24
  400944:	78fb      	ldrb	r3, [r7, #3]
  400946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40094a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40094c:	61fb      	str	r3, [r7, #28]
  40094e:	69fb      	ldr	r3, [r7, #28]
  400950:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400952:	69bb      	ldr	r3, [r7, #24]
  400954:	095b      	lsrs	r3, r3, #5
  400956:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400958:	697a      	ldr	r2, [r7, #20]
  40095a:	4b10      	ldr	r3, [pc, #64]	; (40099c <ioport_set_pin_level+0x68>)
  40095c:	4413      	add	r3, r2
  40095e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400960:	613b      	str	r3, [r7, #16]

	if (level) {
  400962:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400966:	2b00      	cmp	r3, #0
  400968:	d009      	beq.n	40097e <ioport_set_pin_level+0x4a>
  40096a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40096c:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40096e:	68fb      	ldr	r3, [r7, #12]
  400970:	f003 031f 	and.w	r3, r3, #31
  400974:	2201      	movs	r2, #1
  400976:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400978:	693b      	ldr	r3, [r7, #16]
  40097a:	631a      	str	r2, [r3, #48]	; 0x30
  40097c:	e008      	b.n	400990 <ioport_set_pin_level+0x5c>
  40097e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400980:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400982:	68bb      	ldr	r3, [r7, #8]
  400984:	f003 031f 	and.w	r3, r3, #31
  400988:	2201      	movs	r2, #1
  40098a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40098c:	693b      	ldr	r3, [r7, #16]
  40098e:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  400990:	372c      	adds	r7, #44	; 0x2c
  400992:	46bd      	mov	sp, r7
  400994:	f85d 7b04 	ldr.w	r7, [sp], #4
  400998:	4770      	bx	lr
  40099a:	bf00      	nop
  40099c:	00200707 	.word	0x00200707

004009a0 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4009a0:	b480      	push	{r7}
  4009a2:	b08d      	sub	sp, #52	; 0x34
  4009a4:	af00      	add	r7, sp, #0
  4009a6:	6078      	str	r0, [r7, #4]
  4009a8:	460b      	mov	r3, r1
  4009aa:	70fb      	strb	r3, [r7, #3]
  4009ac:	687b      	ldr	r3, [r7, #4]
  4009ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  4009b0:	78fb      	ldrb	r3, [r7, #3]
  4009b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4009b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4009b8:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4009ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4009bc:	095a      	lsrs	r2, r3, #5
  4009be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4009c0:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4009c2:	6a3b      	ldr	r3, [r7, #32]
  4009c4:	f003 031f 	and.w	r3, r3, #31
  4009c8:	2101      	movs	r1, #1
  4009ca:	fa01 f303 	lsl.w	r3, r1, r3
  4009ce:	61fa      	str	r2, [r7, #28]
  4009d0:	61bb      	str	r3, [r7, #24]
  4009d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4009d6:	75fb      	strb	r3, [r7, #23]
  4009d8:	69fb      	ldr	r3, [r7, #28]
  4009da:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4009dc:	693a      	ldr	r2, [r7, #16]
  4009de:	4b22      	ldr	r3, [pc, #136]	; (400a68 <ioport_set_pin_sense_mode+0xc8>)
  4009e0:	4413      	add	r3, r2
  4009e2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4009e4:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4009e6:	7dfb      	ldrb	r3, [r7, #23]
  4009e8:	3b01      	subs	r3, #1
  4009ea:	2b03      	cmp	r3, #3
  4009ec:	d82e      	bhi.n	400a4c <ioport_set_pin_sense_mode+0xac>
  4009ee:	a201      	add	r2, pc, #4	; (adr r2, 4009f4 <ioport_set_pin_sense_mode+0x54>)
  4009f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4009f4:	00400a29 	.word	0x00400a29
  4009f8:	00400a3b 	.word	0x00400a3b
  4009fc:	00400a05 	.word	0x00400a05
  400a00:	00400a17 	.word	0x00400a17
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400a04:	68fb      	ldr	r3, [r7, #12]
  400a06:	69ba      	ldr	r2, [r7, #24]
  400a08:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400a0c:	68fb      	ldr	r3, [r7, #12]
  400a0e:	69ba      	ldr	r2, [r7, #24]
  400a10:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400a14:	e01f      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400a16:	68fb      	ldr	r3, [r7, #12]
  400a18:	69ba      	ldr	r2, [r7, #24]
  400a1a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400a1e:	68fb      	ldr	r3, [r7, #12]
  400a20:	69ba      	ldr	r2, [r7, #24]
  400a22:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a26:	e016      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400a28:	68fb      	ldr	r3, [r7, #12]
  400a2a:	69ba      	ldr	r2, [r7, #24]
  400a2c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400a30:	68fb      	ldr	r3, [r7, #12]
  400a32:	69ba      	ldr	r2, [r7, #24]
  400a34:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400a38:	e00d      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a3a:	68fb      	ldr	r3, [r7, #12]
  400a3c:	69ba      	ldr	r2, [r7, #24]
  400a3e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a42:	68fb      	ldr	r3, [r7, #12]
  400a44:	69ba      	ldr	r2, [r7, #24]
  400a46:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a4a:	e004      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400a4c:	68fb      	ldr	r3, [r7, #12]
  400a4e:	69ba      	ldr	r2, [r7, #24]
  400a50:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  400a54:	e003      	b.n	400a5e <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400a56:	68fb      	ldr	r3, [r7, #12]
  400a58:	69ba      	ldr	r2, [r7, #24]
  400a5a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400a5e:	3734      	adds	r7, #52	; 0x34
  400a60:	46bd      	mov	sp, r7
  400a62:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a66:	4770      	bx	lr
  400a68:	00200707 	.word	0x00200707

00400a6c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a6c:	b580      	push	{r7, lr}
  400a6e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a70:	4b3b      	ldr	r3, [pc, #236]	; (400b60 <board_init+0xf4>)
  400a72:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a76:	605a      	str	r2, [r3, #4]
#endif

	/* Initialize IOPORTs */
	ioport_init();
  400a78:	4b3a      	ldr	r3, [pc, #232]	; (400b64 <board_init+0xf8>)
  400a7a:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  400a7c:	2050      	movs	r0, #80	; 0x50
  400a7e:	2101      	movs	r1, #1
  400a80:	4b39      	ldr	r3, [pc, #228]	; (400b68 <board_init+0xfc>)
  400a82:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  400a84:	2050      	movs	r0, #80	; 0x50
  400a86:	2101      	movs	r1, #1
  400a88:	4b38      	ldr	r3, [pc, #224]	; (400b6c <board_init+0x100>)
  400a8a:	4798      	blx	r3
	
	ioport_set_pin_dir(ECLAVE_PSUPPLY_ONn, IOPORT_DIR_OUTPUT);
  400a8c:	2002      	movs	r0, #2
  400a8e:	2101      	movs	r1, #1
  400a90:	4b35      	ldr	r3, [pc, #212]	; (400b68 <board_init+0xfc>)
  400a92:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_PSUPPLY_ONn, IOPORT_PIN_LEVEL_HIGH);
  400a94:	2002      	movs	r0, #2
  400a96:	2101      	movs	r1, #1
  400a98:	4b34      	ldr	r3, [pc, #208]	; (400b6c <board_init+0x100>)
  400a9a:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_LED_OEn, IOPORT_DIR_OUTPUT);
  400a9c:	2001      	movs	r0, #1
  400a9e:	2101      	movs	r1, #1
  400aa0:	4b31      	ldr	r3, [pc, #196]	; (400b68 <board_init+0xfc>)
  400aa2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_LED_OEn, IOPORT_PIN_LEVEL_HIGH);
  400aa4:	2001      	movs	r0, #1
  400aa6:	2101      	movs	r1, #1
  400aa8:	4b30      	ldr	r3, [pc, #192]	; (400b6c <board_init+0x100>)
  400aaa:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_MFP, IOPORT_DIR_OUTPUT);
  400aac:	2000      	movs	r0, #0
  400aae:	2101      	movs	r1, #1
  400ab0:	4b2d      	ldr	r3, [pc, #180]	; (400b68 <board_init+0xfc>)
  400ab2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_MFP, IOPORT_PIN_LEVEL_LOW);  //high=1x multiplier, low=4x multiplier 10apr15;
  400ab4:	2000      	movs	r0, #0
  400ab6:	2100      	movs	r1, #0
  400ab8:	4b2c      	ldr	r3, [pc, #176]	; (400b6c <board_init+0x100>)
  400aba:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_SOLENOID, IOPORT_DIR_OUTPUT);
  400abc:	2015      	movs	r0, #21
  400abe:	2101      	movs	r1, #1
  400ac0:	4b29      	ldr	r3, [pc, #164]	; (400b68 <board_init+0xfc>)
  400ac2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SOLENOID, IOPORT_PIN_LEVEL_LOW);
  400ac4:	2015      	movs	r0, #21
  400ac6:	2100      	movs	r1, #0
  400ac8:	4b28      	ldr	r3, [pc, #160]	; (400b6c <board_init+0x100>)
  400aca:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_DOORSW1, IOPORT_DIR_INPUT);
  400acc:	204d      	movs	r0, #77	; 0x4d
  400ace:	2100      	movs	r1, #0
  400ad0:	4b25      	ldr	r3, [pc, #148]	; (400b68 <board_init+0xfc>)
  400ad2:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_DOORSW2, IOPORT_DIR_INPUT);
  400ad4:	204e      	movs	r0, #78	; 0x4e
  400ad6:	2100      	movs	r1, #0
  400ad8:	4b23      	ldr	r3, [pc, #140]	; (400b68 <board_init+0xfc>)
  400ada:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  400adc:	200b      	movs	r0, #11
  400ade:	2100      	movs	r1, #0
  400ae0:	4b21      	ldr	r3, [pc, #132]	; (400b68 <board_init+0xfc>)
  400ae2:	4798      	blx	r3
  400ae4:	200b      	movs	r0, #11
  400ae6:	2188      	movs	r1, #136	; 0x88
  400ae8:	4b21      	ldr	r3, [pc, #132]	; (400b70 <board_init+0x104>)
  400aea:	4798      	blx	r3
  400aec:	200b      	movs	r0, #11
  400aee:	2102      	movs	r1, #2
  400af0:	4b20      	ldr	r3, [pc, #128]	; (400b74 <board_init+0x108>)
  400af2:	4798      	blx	r3
//jsi 7feb16 following defines are from the DMA-UART example project for the SAM4E
#define PINS_UART0_PORT		IOPORT_PIOA
#define PINS_UART0			(PIO_PA9A_URXD0 | PIO_PA10A_UTXD0)
#define PINS_UART0_FLAGS	IOPORT_MODE_MUX_A

	ioport_set_port_peripheral_mode(PINS_UART0_PORT, PINS_UART0, PINS_UART0_FLAGS); //jsi 6feb16 was USART1
  400af4:	2000      	movs	r0, #0
  400af6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400afa:	2200      	movs	r2, #0
  400afc:	4b1e      	ldr	r3, [pc, #120]	; (400b78 <board_init+0x10c>)
  400afe:	4798      	blx	r3
  400b00:	2000      	movs	r0, #0
  400b02:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400b06:	4b1d      	ldr	r3, [pc, #116]	; (400b7c <board_init+0x110>)
  400b08:	4798      	blx	r3

#endif

#define CONF_BOARD_TWIHS0 //jsi 7feb16
#ifdef CONF_BOARD_TWIHS0
	ioport_set_pin_peripheral_mode(TWIHS0_DATA_GPIO, TWIHS0_DATA_FLAGS);
  400b0a:	2003      	movs	r0, #3
  400b0c:	2100      	movs	r1, #0
  400b0e:	4b18      	ldr	r3, [pc, #96]	; (400b70 <board_init+0x104>)
  400b10:	4798      	blx	r3
  400b12:	2003      	movs	r0, #3
  400b14:	4b1a      	ldr	r3, [pc, #104]	; (400b80 <board_init+0x114>)
  400b16:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWIHS0_CLK_GPIO, TWIHS0_CLK_FLAGS);
  400b18:	2004      	movs	r0, #4
  400b1a:	2100      	movs	r1, #0
  400b1c:	4b14      	ldr	r3, [pc, #80]	; (400b70 <board_init+0x104>)
  400b1e:	4798      	blx	r3
  400b20:	2004      	movs	r0, #4
  400b22:	4b17      	ldr	r3, [pc, #92]	; (400b80 <board_init+0x114>)
  400b24:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(QSPI_QIO3_GPIO, QSPI_QIO3_FLAGS);
#endif

#ifdef CONF_BOARD_PWM_LED0
	/* Configure PWM LED0 pin */
	ioport_set_pin_peripheral_mode(PIN_PWM_LED0_GPIO, PIN_PWM_LED0_FLAGS);
  400b26:	200b      	movs	r0, #11
  400b28:	2101      	movs	r1, #1
  400b2a:	4b11      	ldr	r3, [pc, #68]	; (400b70 <board_init+0x104>)
  400b2c:	4798      	blx	r3
  400b2e:	200b      	movs	r0, #11
  400b30:	4b13      	ldr	r3, [pc, #76]	; (400b80 <board_init+0x114>)
  400b32:	4798      	blx	r3
#endif


#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	ioport_set_pin_peripheral_mode(USART0_RXD_GPIO, USART0_RXD_FLAGS);
  400b34:	2020      	movs	r0, #32
  400b36:	2102      	movs	r1, #2
  400b38:	4b0d      	ldr	r3, [pc, #52]	; (400b70 <board_init+0x104>)
  400b3a:	4798      	blx	r3
  400b3c:	2020      	movs	r0, #32
  400b3e:	4b10      	ldr	r3, [pc, #64]	; (400b80 <board_init+0x114>)
  400b40:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	ioport_set_pin_peripheral_mode(USART0_TXD_GPIO, USART0_TXD_FLAGS);
  400b42:	2021      	movs	r0, #33	; 0x21
  400b44:	2102      	movs	r1, #2
  400b46:	4b0a      	ldr	r3, [pc, #40]	; (400b70 <board_init+0x104>)
  400b48:	4798      	blx	r3
  400b4a:	2021      	movs	r0, #33	; 0x21
  400b4c:	4b0c      	ldr	r3, [pc, #48]	; (400b80 <board_init+0x114>)
  400b4e:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_USART0_CTS_IDX,PIN_USART0_CTS_FLAGS);
#endif

#ifdef CONF_BOARD_USART_RTS
	/* Configure USART RTS pin */
	ioport_set_pin_peripheral_mode(PIN_USART0_RTS_IDX, PIN_USART0_RTS_FLAGS);
  400b50:	2023      	movs	r0, #35	; 0x23
  400b52:	2102      	movs	r1, #2
  400b54:	4b06      	ldr	r3, [pc, #24]	; (400b70 <board_init+0x104>)
  400b56:	4798      	blx	r3
  400b58:	2023      	movs	r0, #35	; 0x23
  400b5a:	4b09      	ldr	r3, [pc, #36]	; (400b80 <board_init+0x114>)
  400b5c:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_CONFIG_MPU_AT_INIT
	_setup_memory_region();
#endif
}
  400b5e:	bd80      	pop	{r7, pc}
  400b60:	400e1850 	.word	0x400e1850
  400b64:	004005ed 	.word	0x004005ed
  400b68:	004008ad 	.word	0x004008ad
  400b6c:	00400935 	.word	0x00400935
  400b70:	00400791 	.word	0x00400791
  400b74:	004009a1 	.word	0x004009a1
  400b78:	00400691 	.word	0x00400691
  400b7c:	0040065d 	.word	0x0040065d
  400b80:	00400615 	.word	0x00400615

00400b84 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  400b84:	b480      	push	{r7}
  400b86:	b083      	sub	sp, #12
  400b88:	af00      	add	r7, sp, #0
  400b8a:	4603      	mov	r3, r0
  400b8c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400b8e:	4908      	ldr	r1, [pc, #32]	; (400bb0 <NVIC_EnableIRQ+0x2c>)
  400b90:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400b94:	095b      	lsrs	r3, r3, #5
  400b96:	79fa      	ldrb	r2, [r7, #7]
  400b98:	f002 021f 	and.w	r2, r2, #31
  400b9c:	2001      	movs	r0, #1
  400b9e:	fa00 f202 	lsl.w	r2, r0, r2
  400ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400ba6:	370c      	adds	r7, #12
  400ba8:	46bd      	mov	sp, r7
  400baa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bae:	4770      	bx	lr
  400bb0:	e000e100 	.word	0xe000e100

00400bb4 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  400bb4:	b480      	push	{r7}
  400bb6:	b083      	sub	sp, #12
  400bb8:	af00      	add	r7, sp, #0
  400bba:	4603      	mov	r3, r0
  400bbc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400bbe:	4909      	ldr	r1, [pc, #36]	; (400be4 <NVIC_ClearPendingIRQ+0x30>)
  400bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400bc4:	095b      	lsrs	r3, r3, #5
  400bc6:	79fa      	ldrb	r2, [r7, #7]
  400bc8:	f002 021f 	and.w	r2, r2, #31
  400bcc:	2001      	movs	r0, #1
  400bce:	fa00 f202 	lsl.w	r2, r0, r2
  400bd2:	3360      	adds	r3, #96	; 0x60
  400bd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400bd8:	370c      	adds	r7, #12
  400bda:	46bd      	mov	sp, r7
  400bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400be0:	4770      	bx	lr
  400be2:	bf00      	nop
  400be4:	e000e100 	.word	0xe000e100

00400be8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400be8:	b480      	push	{r7}
  400bea:	b083      	sub	sp, #12
  400bec:	af00      	add	r7, sp, #0
  400bee:	4603      	mov	r3, r0
  400bf0:	6039      	str	r1, [r7, #0]
  400bf2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  400bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400bf8:	2b00      	cmp	r3, #0
  400bfa:	da0b      	bge.n	400c14 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400bfc:	490d      	ldr	r1, [pc, #52]	; (400c34 <NVIC_SetPriority+0x4c>)
  400bfe:	79fb      	ldrb	r3, [r7, #7]
  400c00:	f003 030f 	and.w	r3, r3, #15
  400c04:	3b04      	subs	r3, #4
  400c06:	683a      	ldr	r2, [r7, #0]
  400c08:	b2d2      	uxtb	r2, r2
  400c0a:	0152      	lsls	r2, r2, #5
  400c0c:	b2d2      	uxtb	r2, r2
  400c0e:	440b      	add	r3, r1
  400c10:	761a      	strb	r2, [r3, #24]
  400c12:	e009      	b.n	400c28 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400c14:	4908      	ldr	r1, [pc, #32]	; (400c38 <NVIC_SetPriority+0x50>)
  400c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400c1a:	683a      	ldr	r2, [r7, #0]
  400c1c:	b2d2      	uxtb	r2, r2
  400c1e:	0152      	lsls	r2, r2, #5
  400c20:	b2d2      	uxtb	r2, r2
  400c22:	440b      	add	r3, r1
  400c24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400c28:	370c      	adds	r7, #12
  400c2a:	46bd      	mov	sp, r7
  400c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c30:	4770      	bx	lr
  400c32:	bf00      	nop
  400c34:	e000ed00 	.word	0xe000ed00
  400c38:	e000e100 	.word	0xe000e100

00400c3c <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400c3c:	b480      	push	{r7}
  400c3e:	b083      	sub	sp, #12
  400c40:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400c42:	f3ef 8310 	mrs	r3, PRIMASK
  400c46:	603b      	str	r3, [r7, #0]
  return(result);
  400c48:	683b      	ldr	r3, [r7, #0]
	irqflags_t flags = cpu_irq_is_enabled();
  400c4a:	2b00      	cmp	r3, #0
  400c4c:	bf0c      	ite	eq
  400c4e:	2301      	moveq	r3, #1
  400c50:	2300      	movne	r3, #0
  400c52:	b2db      	uxtb	r3, r3
  400c54:	607b      	str	r3, [r7, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400c56:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400c58:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400c5c:	4b04      	ldr	r3, [pc, #16]	; (400c70 <cpu_irq_save+0x34>)
  400c5e:	2200      	movs	r2, #0
  400c60:	701a      	strb	r2, [r3, #0]
	return flags;
  400c62:	687b      	ldr	r3, [r7, #4]
}
  400c64:	4618      	mov	r0, r3
  400c66:	370c      	adds	r7, #12
  400c68:	46bd      	mov	sp, r7
  400c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c6e:	4770      	bx	lr
  400c70:	20400000 	.word	0x20400000

00400c74 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400c74:	b480      	push	{r7}
  400c76:	b083      	sub	sp, #12
  400c78:	af00      	add	r7, sp, #0
  400c7a:	6078      	str	r0, [r7, #4]
	return (flags);
  400c7c:	687b      	ldr	r3, [r7, #4]
  400c7e:	2b00      	cmp	r3, #0
  400c80:	bf14      	ite	ne
  400c82:	2301      	movne	r3, #1
  400c84:	2300      	moveq	r3, #0
  400c86:	b2db      	uxtb	r3, r3
}
  400c88:	4618      	mov	r0, r3
  400c8a:	370c      	adds	r7, #12
  400c8c:	46bd      	mov	sp, r7
  400c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c92:	4770      	bx	lr

00400c94 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  400c94:	b580      	push	{r7, lr}
  400c96:	b082      	sub	sp, #8
  400c98:	af00      	add	r7, sp, #0
  400c9a:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  400c9c:	6878      	ldr	r0, [r7, #4]
  400c9e:	4b07      	ldr	r3, [pc, #28]	; (400cbc <cpu_irq_restore+0x28>)
  400ca0:	4798      	blx	r3
  400ca2:	4603      	mov	r3, r0
  400ca4:	2b00      	cmp	r3, #0
  400ca6:	d005      	beq.n	400cb4 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  400ca8:	4b05      	ldr	r3, [pc, #20]	; (400cc0 <cpu_irq_restore+0x2c>)
  400caa:	2201      	movs	r2, #1
  400cac:	701a      	strb	r2, [r3, #0]
  400cae:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400cb2:	b662      	cpsie	i
}
  400cb4:	3708      	adds	r7, #8
  400cb6:	46bd      	mov	sp, r7
  400cb8:	bd80      	pop	{r7, pc}
  400cba:	bf00      	nop
  400cbc:	00400c75 	.word	0x00400c75
  400cc0:	20400000 	.word	0x20400000

00400cc4 <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  400cc4:	b480      	push	{r7}
  400cc6:	b083      	sub	sp, #12
  400cc8:	af00      	add	r7, sp, #0
  400cca:	6078      	str	r0, [r7, #4]
  400ccc:	460b      	mov	r3, r1
  400cce:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  400cd0:	370c      	adds	r7, #12
  400cd2:	46bd      	mov	sp, r7
  400cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cd8:	4770      	bx	lr
  400cda:	bf00      	nop

00400cdc <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  400cdc:	b480      	push	{r7}
  400cde:	b083      	sub	sp, #12
  400ce0:	af00      	add	r7, sp, #0
  400ce2:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  400ce4:	687b      	ldr	r3, [r7, #4]
  400ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400ce8:	4618      	mov	r0, r3
  400cea:	370c      	adds	r7, #12
  400cec:	46bd      	mov	sp, r7
  400cee:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cf2:	4770      	bx	lr

00400cf4 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  400cf4:	b580      	push	{r7, lr}
  400cf6:	b084      	sub	sp, #16
  400cf8:	af00      	add	r7, sp, #0
  400cfa:	4603      	mov	r3, r0
  400cfc:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400cfe:	79fb      	ldrb	r3, [r7, #7]
  400d00:	4a0a      	ldr	r2, [pc, #40]	; (400d2c <sleepmgr_lock_mode+0x38>)
  400d02:	5cd3      	ldrb	r3, [r2, r3]
  400d04:	2bff      	cmp	r3, #255	; 0xff
  400d06:	d100      	bne.n	400d0a <sleepmgr_lock_mode+0x16>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
  400d08:	e7fe      	b.n	400d08 <sleepmgr_lock_mode+0x14>
	}

	// Enter a critical section
	flags = cpu_irq_save();
  400d0a:	4b09      	ldr	r3, [pc, #36]	; (400d30 <sleepmgr_lock_mode+0x3c>)
  400d0c:	4798      	blx	r3
  400d0e:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  400d10:	79fb      	ldrb	r3, [r7, #7]
  400d12:	4a06      	ldr	r2, [pc, #24]	; (400d2c <sleepmgr_lock_mode+0x38>)
  400d14:	5cd2      	ldrb	r2, [r2, r3]
  400d16:	3201      	adds	r2, #1
  400d18:	b2d1      	uxtb	r1, r2
  400d1a:	4a04      	ldr	r2, [pc, #16]	; (400d2c <sleepmgr_lock_mode+0x38>)
  400d1c:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  400d1e:	68f8      	ldr	r0, [r7, #12]
  400d20:	4b04      	ldr	r3, [pc, #16]	; (400d34 <sleepmgr_lock_mode+0x40>)
  400d22:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  400d24:	3710      	adds	r7, #16
  400d26:	46bd      	mov	sp, r7
  400d28:	bd80      	pop	{r7, pc}
  400d2a:	bf00      	nop
  400d2c:	20400a14 	.word	0x20400a14
  400d30:	00400c3d 	.word	0x00400c3d
  400d34:	00400c95 	.word	0x00400c95

00400d38 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400d38:	b480      	push	{r7}
  400d3a:	b083      	sub	sp, #12
  400d3c:	af00      	add	r7, sp, #0
  400d3e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400d40:	687b      	ldr	r3, [r7, #4]
  400d42:	2b07      	cmp	r3, #7
  400d44:	d825      	bhi.n	400d92 <osc_get_rate+0x5a>
  400d46:	a201      	add	r2, pc, #4	; (adr r2, 400d4c <osc_get_rate+0x14>)
  400d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400d4c:	00400d6d 	.word	0x00400d6d
  400d50:	00400d73 	.word	0x00400d73
  400d54:	00400d79 	.word	0x00400d79
  400d58:	00400d7f 	.word	0x00400d7f
  400d5c:	00400d83 	.word	0x00400d83
  400d60:	00400d87 	.word	0x00400d87
  400d64:	00400d8b 	.word	0x00400d8b
  400d68:	00400d8f 	.word	0x00400d8f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400d6c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400d70:	e010      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400d72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d76:	e00d      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400d78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d7c:	e00a      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400d7e:	4b08      	ldr	r3, [pc, #32]	; (400da0 <osc_get_rate+0x68>)
  400d80:	e008      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400d82:	4b08      	ldr	r3, [pc, #32]	; (400da4 <osc_get_rate+0x6c>)
  400d84:	e006      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400d86:	4b08      	ldr	r3, [pc, #32]	; (400da8 <osc_get_rate+0x70>)
  400d88:	e004      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400d8a:	4b08      	ldr	r3, [pc, #32]	; (400dac <osc_get_rate+0x74>)
  400d8c:	e002      	b.n	400d94 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400d8e:	4b06      	ldr	r3, [pc, #24]	; (400da8 <osc_get_rate+0x70>)
  400d90:	e000      	b.n	400d94 <osc_get_rate+0x5c>
	}

	return 0;
  400d92:	2300      	movs	r3, #0
}
  400d94:	4618      	mov	r0, r3
  400d96:	370c      	adds	r7, #12
  400d98:	46bd      	mov	sp, r7
  400d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d9e:	4770      	bx	lr
  400da0:	003d0900 	.word	0x003d0900
  400da4:	007a1200 	.word	0x007a1200
  400da8:	00b71b00 	.word	0x00b71b00
  400dac:	00f42400 	.word	0x00f42400

00400db0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400db0:	b580      	push	{r7, lr}
  400db2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400db4:	2006      	movs	r0, #6
  400db6:	4b05      	ldr	r3, [pc, #20]	; (400dcc <sysclk_get_main_hz+0x1c>)
  400db8:	4798      	blx	r3
  400dba:	4602      	mov	r2, r0
  400dbc:	4613      	mov	r3, r2
  400dbe:	009b      	lsls	r3, r3, #2
  400dc0:	4413      	add	r3, r2
  400dc2:	009a      	lsls	r2, r3, #2
  400dc4:	4413      	add	r3, r2
  400dc6:	089b      	lsrs	r3, r3, #2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400dc8:	4618      	mov	r0, r3
  400dca:	bd80      	pop	{r7, pc}
  400dcc:	00400d39 	.word	0x00400d39

00400dd0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400dd0:	b580      	push	{r7, lr}
  400dd2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400dd4:	4b02      	ldr	r3, [pc, #8]	; (400de0 <sysclk_get_cpu_hz+0x10>)
  400dd6:	4798      	blx	r3
  400dd8:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400dda:	4618      	mov	r0, r3
  400ddc:	bd80      	pop	{r7, pc}
  400dde:	bf00      	nop
  400de0:	00400db1 	.word	0x00400db1

00400de4 <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  400de4:	b480      	push	{r7}
  400de6:	b083      	sub	sp, #12
  400de8:	af00      	add	r7, sp, #0
  400dea:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  400dec:	687b      	ldr	r3, [r7, #4]
  400dee:	4a09      	ldr	r2, [pc, #36]	; (400e14 <afec_find_inst_num+0x30>)
  400df0:	4293      	cmp	r3, r2
  400df2:	d101      	bne.n	400df8 <afec_find_inst_num+0x14>
		return 1;
  400df4:	2301      	movs	r3, #1
  400df6:	e006      	b.n	400e06 <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  400df8:	687b      	ldr	r3, [r7, #4]
  400dfa:	4a07      	ldr	r2, [pc, #28]	; (400e18 <afec_find_inst_num+0x34>)
  400dfc:	4293      	cmp	r3, r2
  400dfe:	d101      	bne.n	400e04 <afec_find_inst_num+0x20>
		return 0;
  400e00:	2300      	movs	r3, #0
  400e02:	e000      	b.n	400e06 <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  400e04:	2300      	movs	r3, #0
}
  400e06:	4618      	mov	r0, r3
  400e08:	370c      	adds	r7, #12
  400e0a:	46bd      	mov	sp, r7
  400e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e10:	4770      	bx	lr
  400e12:	bf00      	nop
  400e14:	40064000 	.word	0x40064000
  400e18:	4003c000 	.word	0x4003c000

00400e1c <afec_find_pid>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC Peripheral ID
 */
static uint32_t afec_find_pid(Afec *const afec)
{
  400e1c:	b480      	push	{r7}
  400e1e:	b083      	sub	sp, #12
  400e20:	af00      	add	r7, sp, #0
  400e22:	6078      	str	r0, [r7, #4]
#if defined(ID_AFEC1)
	if (afec == AFEC1) {
  400e24:	687b      	ldr	r3, [r7, #4]
  400e26:	4a09      	ldr	r2, [pc, #36]	; (400e4c <afec_find_pid+0x30>)
  400e28:	4293      	cmp	r3, r2
  400e2a:	d101      	bne.n	400e30 <afec_find_pid+0x14>
		return ID_AFEC1;
  400e2c:	2328      	movs	r3, #40	; 0x28
  400e2e:	e006      	b.n	400e3e <afec_find_pid+0x22>
	}
#endif
#if defined(ID_AFEC0)
	if (afec == AFEC0) {
  400e30:	687b      	ldr	r3, [r7, #4]
  400e32:	4a07      	ldr	r2, [pc, #28]	; (400e50 <afec_find_pid+0x34>)
  400e34:	4293      	cmp	r3, r2
  400e36:	d101      	bne.n	400e3c <afec_find_pid+0x20>
		return ID_AFEC0;
  400e38:	231d      	movs	r3, #29
  400e3a:	e000      	b.n	400e3e <afec_find_pid+0x22>
	}
#endif
	return ID_AFEC0;
  400e3c:	231d      	movs	r3, #29
}
  400e3e:	4618      	mov	r0, r3
  400e40:	370c      	adds	r7, #12
  400e42:	46bd      	mov	sp, r7
  400e44:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e48:	4770      	bx	lr
  400e4a:	bf00      	nop
  400e4c:	40064000 	.word	0x40064000
  400e50:	4003c000 	.word	0x4003c000

00400e54 <afec_set_config>:
 *
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
  400e54:	b480      	push	{r7}
  400e56:	b085      	sub	sp, #20
  400e58:	af00      	add	r7, sp, #0
  400e5a:	6078      	str	r0, [r7, #4]
  400e5c:	6039      	str	r1, [r7, #0]
	uint32_t reg = 0;
  400e5e:	2300      	movs	r3, #0
  400e60:	60fb      	str	r3, [r7, #12]

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400e62:	683b      	ldr	r3, [r7, #0]
  400e64:	7cdb      	ldrb	r3, [r3, #19]
  400e66:	2b00      	cmp	r3, #0
  400e68:	d002      	beq.n	400e70 <afec_set_config+0x1c>
  400e6a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400e6e:	e000      	b.n	400e72 <afec_set_config+0x1e>
  400e70:	2200      	movs	r2, #0
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400e72:	683b      	ldr	r3, [r7, #0]
  400e74:	6859      	ldr	r1, [r3, #4]
  400e76:	683b      	ldr	r3, [r7, #0]
  400e78:	689b      	ldr	r3, [r3, #8]
  400e7a:	fbb1 f3f3 	udiv	r3, r1, r3
  400e7e:	3b01      	subs	r3, #1
  400e80:	021b      	lsls	r3, r3, #8
  400e82:	b29b      	uxth	r3, r3
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400e84:	431a      	orrs	r2, r3
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  400e86:	683b      	ldr	r3, [r7, #0]
  400e88:	7c1b      	ldrb	r3, [r3, #16]
  400e8a:	061b      	lsls	r3, r3, #24
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
			AFEC_MR_ONE |
  400e8c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  400e90:	431a      	orrs	r2, r3
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
  400e92:	683b      	ldr	r3, [r7, #0]
  400e94:	7c5b      	ldrb	r3, [r3, #17]
  400e96:	071b      	lsls	r3, r3, #28
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  400e98:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  400e9c:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);
  400e9e:	683b      	ldr	r3, [r7, #0]
  400ea0:	68db      	ldr	r3, [r3, #12]
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
  400ea2:	4313      	orrs	r3, r2
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400ea4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  400ea8:	60fb      	str	r3, [r7, #12]
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  400eaa:	687b      	ldr	r3, [r7, #4]
  400eac:	68fa      	ldr	r2, [r7, #12]
  400eae:	605a      	str	r2, [r3, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400eb0:	683b      	ldr	r3, [r7, #0]
  400eb2:	7d1b      	ldrb	r3, [r3, #20]
  400eb4:	2b00      	cmp	r3, #0
  400eb6:	d002      	beq.n	400ebe <afec_set_config+0x6a>
  400eb8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400ebc:	e000      	b.n	400ec0 <afec_set_config+0x6c>
  400ebe:	2200      	movs	r2, #0
			(config->resolution) |
  400ec0:	683b      	ldr	r3, [r7, #0]
  400ec2:	681b      	ldr	r3, [r3, #0]
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400ec4:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  400ec6:	683b      	ldr	r3, [r7, #0]
  400ec8:	7d5b      	ldrb	r3, [r3, #21]
  400eca:	2b00      	cmp	r3, #0
  400ecc:	d002      	beq.n	400ed4 <afec_set_config+0x80>
  400ece:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  400ed2:	e000      	b.n	400ed6 <afec_set_config+0x82>
  400ed4:	2300      	movs	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  400ed6:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400ed8:	687b      	ldr	r3, [r7, #4]
  400eda:	609a      	str	r2, [r3, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400edc:	683b      	ldr	r3, [r7, #0]
  400ede:	7d9b      	ldrb	r3, [r3, #22]
  400ee0:	021b      	lsls	r3, r3, #8
  400ee2:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400ee6:	f043 020c 	orr.w	r2, r3, #12
  400eea:	687b      	ldr	r3, [r7, #4]
  400eec:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  #else
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  #endif
}
  400ef0:	3714      	adds	r7, #20
  400ef2:	46bd      	mov	sp, r7
  400ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ef8:	4770      	bx	lr
  400efa:	bf00      	nop

00400efc <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  400efc:	b580      	push	{r7, lr}
  400efe:	b086      	sub	sp, #24
  400f00:	af00      	add	r7, sp, #0
  400f02:	60f8      	str	r0, [r7, #12]
  400f04:	460b      	mov	r3, r1
  400f06:	607a      	str	r2, [r7, #4]
  400f08:	817b      	strh	r3, [r7, #10]
	afec_ch_sanity_check(afec, channel);
  400f0a:	897b      	ldrh	r3, [r7, #10]
  400f0c:	68f8      	ldr	r0, [r7, #12]
  400f0e:	4619      	mov	r1, r3
  400f10:	4b1d      	ldr	r3, [pc, #116]	; (400f88 <afec_ch_set_config+0x8c>)
  400f12:	4798      	blx	r3
	uint32_t reg = 0;
  400f14:	2300      	movs	r3, #0
  400f16:	617b      	str	r3, [r7, #20]

	reg = afec->AFEC_DIFFR;
  400f18:	68fb      	ldr	r3, [r7, #12]
  400f1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  400f1c:	617b      	str	r3, [r7, #20]
	reg &= ~(0x1u << channel);
  400f1e:	897b      	ldrh	r3, [r7, #10]
  400f20:	2201      	movs	r2, #1
  400f22:	fa02 f303 	lsl.w	r3, r2, r3
  400f26:	43db      	mvns	r3, r3
  400f28:	697a      	ldr	r2, [r7, #20]
  400f2a:	4013      	ands	r3, r2
  400f2c:	617b      	str	r3, [r7, #20]
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400f2e:	687b      	ldr	r3, [r7, #4]
  400f30:	781b      	ldrb	r3, [r3, #0]
  400f32:	2b00      	cmp	r3, #0
  400f34:	d004      	beq.n	400f40 <afec_ch_set_config+0x44>
  400f36:	897b      	ldrh	r3, [r7, #10]
  400f38:	2201      	movs	r2, #1
  400f3a:	fa02 f303 	lsl.w	r3, r2, r3
  400f3e:	e000      	b.n	400f42 <afec_ch_set_config+0x46>
  400f40:	2300      	movs	r3, #0
  400f42:	697a      	ldr	r2, [r7, #20]
  400f44:	4313      	orrs	r3, r2
  400f46:	617b      	str	r3, [r7, #20]
	afec->AFEC_DIFFR = reg;
  400f48:	68fb      	ldr	r3, [r7, #12]
  400f4a:	697a      	ldr	r2, [r7, #20]
  400f4c:	661a      	str	r2, [r3, #96]	; 0x60

	reg = afec->AFEC_CGR;
  400f4e:	68fb      	ldr	r3, [r7, #12]
  400f50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  400f52:	617b      	str	r3, [r7, #20]
	reg &= ~(0x03u << (2 * channel));
  400f54:	897b      	ldrh	r3, [r7, #10]
  400f56:	005b      	lsls	r3, r3, #1
  400f58:	2203      	movs	r2, #3
  400f5a:	fa02 f303 	lsl.w	r3, r2, r3
  400f5e:	43db      	mvns	r3, r3
  400f60:	697a      	ldr	r2, [r7, #20]
  400f62:	4013      	ands	r3, r2
  400f64:	617b      	str	r3, [r7, #20]
	reg |= (config->gain) << (2 * channel);
  400f66:	687b      	ldr	r3, [r7, #4]
  400f68:	785b      	ldrb	r3, [r3, #1]
  400f6a:	461a      	mov	r2, r3
  400f6c:	897b      	ldrh	r3, [r7, #10]
  400f6e:	005b      	lsls	r3, r3, #1
  400f70:	fa02 f303 	lsl.w	r3, r2, r3
  400f74:	461a      	mov	r2, r3
  400f76:	697b      	ldr	r3, [r7, #20]
  400f78:	4313      	orrs	r3, r2
  400f7a:	617b      	str	r3, [r7, #20]
	afec->AFEC_CGR = reg;
  400f7c:	68fb      	ldr	r3, [r7, #12]
  400f7e:	697a      	ldr	r2, [r7, #20]
  400f80:	655a      	str	r2, [r3, #84]	; 0x54
}
  400f82:	3718      	adds	r7, #24
  400f84:	46bd      	mov	sp, r7
  400f86:	bd80      	pop	{r7, pc}
  400f88:	00400cc5 	.word	0x00400cc5

00400f8c <afec_get_config_defaults>:
 * - AFE Bias Current Control value is 1
 *
 * \param cfg Pointer to configuration structure to be initiated.
 */
void afec_get_config_defaults(struct afec_config *const cfg)
{
  400f8c:	b580      	push	{r7, lr}
  400f8e:	b082      	sub	sp, #8
  400f90:	af00      	add	r7, sp, #0
  400f92:	6078      	str	r0, [r7, #4]
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400f94:	687b      	ldr	r3, [r7, #4]
  400f96:	2200      	movs	r2, #0
  400f98:	601a      	str	r2, [r3, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400f9a:	4b12      	ldr	r3, [pc, #72]	; (400fe4 <afec_get_config_defaults+0x58>)
  400f9c:	4798      	blx	r3
  400f9e:	4602      	mov	r2, r0
  400fa0:	687b      	ldr	r3, [r7, #4]
  400fa2:	605a      	str	r2, [r3, #4]
		cfg->afec_clock = 6000000UL;
  400fa4:	687b      	ldr	r3, [r7, #4]
  400fa6:	4a10      	ldr	r2, [pc, #64]	; (400fe8 <afec_get_config_defaults+0x5c>)
  400fa8:	609a      	str	r2, [r3, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400faa:	687b      	ldr	r3, [r7, #4]
  400fac:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400fb0:	60da      	str	r2, [r3, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  400fb2:	687b      	ldr	r3, [r7, #4]
  400fb4:	2202      	movs	r2, #2
  400fb6:	741a      	strb	r2, [r3, #16]
		cfg->transfer = 1;
  400fb8:	687b      	ldr	r3, [r7, #4]
  400fba:	2201      	movs	r2, #1
  400fbc:	745a      	strb	r2, [r3, #17]
		cfg->anach = true;
  400fbe:	687b      	ldr	r3, [r7, #4]
  400fc0:	2201      	movs	r2, #1
  400fc2:	749a      	strb	r2, [r3, #18]
		cfg->useq = false;
  400fc4:	687b      	ldr	r3, [r7, #4]
  400fc6:	2200      	movs	r2, #0
  400fc8:	74da      	strb	r2, [r3, #19]
		cfg->tag = true;
  400fca:	687b      	ldr	r3, [r7, #4]
  400fcc:	2201      	movs	r2, #1
  400fce:	751a      	strb	r2, [r3, #20]
		cfg->stm = true;
  400fd0:	687b      	ldr	r3, [r7, #4]
  400fd2:	2201      	movs	r2, #1
  400fd4:	755a      	strb	r2, [r3, #21]
		cfg->ibctl = 1;
  400fd6:	687b      	ldr	r3, [r7, #4]
  400fd8:	2201      	movs	r2, #1
  400fda:	759a      	strb	r2, [r3, #22]
}
  400fdc:	3708      	adds	r7, #8
  400fde:	46bd      	mov	sp, r7
  400fe0:	bd80      	pop	{r7, pc}
  400fe2:	bf00      	nop
  400fe4:	00400dd1 	.word	0x00400dd1
  400fe8:	005b8d80 	.word	0x005b8d80

00400fec <afec_ch_get_config_defaults>:
 * - Gain value is 1
 *
 * \param cfg Pointer to channel configuration structure to be initiated.
 */
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
  400fec:	b480      	push	{r7}
  400fee:	b083      	sub	sp, #12
  400ff0:	af00      	add	r7, sp, #0
  400ff2:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400ff4:	687b      	ldr	r3, [r7, #4]
  400ff6:	2200      	movs	r2, #0
  400ff8:	701a      	strb	r2, [r3, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400ffa:	687b      	ldr	r3, [r7, #4]
  400ffc:	2201      	movs	r2, #1
  400ffe:	705a      	strb	r2, [r3, #1]

}
  401000:	370c      	adds	r7, #12
  401002:	46bd      	mov	sp, r7
  401004:	f85d 7b04 	ldr.w	r7, [sp], #4
  401008:	4770      	bx	lr
  40100a:	bf00      	nop

0040100c <afec_init>:
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  40100c:	b580      	push	{r7, lr}
  40100e:	b084      	sub	sp, #16
  401010:	af00      	add	r7, sp, #0
  401012:	6078      	str	r0, [r7, #4]
  401014:	6039      	str	r1, [r7, #0]
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  401016:	6878      	ldr	r0, [r7, #4]
  401018:	4b17      	ldr	r3, [pc, #92]	; (401078 <afec_init+0x6c>)
  40101a:	4798      	blx	r3
  40101c:	4603      	mov	r3, r0
  40101e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401022:	2b00      	cmp	r3, #0
  401024:	d001      	beq.n	40102a <afec_init+0x1e>
		return STATUS_ERR_BUSY;
  401026:	2319      	movs	r3, #25
  401028:	e021      	b.n	40106e <afec_init+0x62>
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  40102a:	687b      	ldr	r3, [r7, #4]
  40102c:	2201      	movs	r2, #1
  40102e:	601a      	str	r2, [r3, #0]
	afec_set_config(afec, config);
  401030:	6878      	ldr	r0, [r7, #4]
  401032:	6839      	ldr	r1, [r7, #0]
  401034:	4b11      	ldr	r3, [pc, #68]	; (40107c <afec_init+0x70>)
  401036:	4798      	blx	r3

	uint32_t i, j;
	for (i = 0; i < NUM_OF_AFEC; i++) {
  401038:	2300      	movs	r3, #0
  40103a:	60fb      	str	r3, [r7, #12]
  40103c:	e013      	b.n	401066 <afec_init+0x5a>
		for (j = 0; j < _AFEC_NUM_OF_INTERRUPT_SOURCE; j++) {
  40103e:	2300      	movs	r3, #0
  401040:	60bb      	str	r3, [r7, #8]
  401042:	e00a      	b.n	40105a <afec_init+0x4e>
			afec_callback_pointer[i][j] = 0;
  401044:	490e      	ldr	r1, [pc, #56]	; (401080 <afec_init+0x74>)
  401046:	68fb      	ldr	r3, [r7, #12]
  401048:	011a      	lsls	r2, r3, #4
  40104a:	68bb      	ldr	r3, [r7, #8]
  40104c:	4413      	add	r3, r2
  40104e:	2200      	movs	r2, #0
  401050:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i, j;
	for (i = 0; i < NUM_OF_AFEC; i++) {
		for (j = 0; j < _AFEC_NUM_OF_INTERRUPT_SOURCE; j++) {
  401054:	68bb      	ldr	r3, [r7, #8]
  401056:	3301      	adds	r3, #1
  401058:	60bb      	str	r3, [r7, #8]
  40105a:	68bb      	ldr	r3, [r7, #8]
  40105c:	2b0f      	cmp	r3, #15
  40105e:	d9f1      	bls.n	401044 <afec_init+0x38>
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i, j;
	for (i = 0; i < NUM_OF_AFEC; i++) {
  401060:	68fb      	ldr	r3, [r7, #12]
  401062:	3301      	adds	r3, #1
  401064:	60fb      	str	r3, [r7, #12]
  401066:	68fb      	ldr	r3, [r7, #12]
  401068:	2b01      	cmp	r3, #1
  40106a:	d9e8      	bls.n	40103e <afec_init+0x32>
		for (j = 0; j < _AFEC_NUM_OF_INTERRUPT_SOURCE; j++) {
			afec_callback_pointer[i][j] = 0;
		}
	}

	return STATUS_OK;
  40106c:	2300      	movs	r3, #0
  40106e:	b25b      	sxtb	r3, r3
}
  401070:	4618      	mov	r0, r3
  401072:	3710      	adds	r7, #16
  401074:	46bd      	mov	sp, r7
  401076:	bd80      	pop	{r7, pc}
  401078:	00400cdd 	.word	0x00400cdd
  40107c:	00400e55 	.word	0x00400e55
  401080:	20400a28 	.word	0x20400a28

00401084 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  401084:	b580      	push	{r7, lr}
  401086:	b086      	sub	sp, #24
  401088:	af00      	add	r7, sp, #0
  40108a:	60f8      	str	r0, [r7, #12]
  40108c:	60b9      	str	r1, [r7, #8]
  40108e:	607a      	str	r2, [r7, #4]
  401090:	70fb      	strb	r3, [r7, #3]
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
  401092:	68f8      	ldr	r0, [r7, #12]
  401094:	4b17      	ldr	r3, [pc, #92]	; (4010f4 <afec_set_callback+0x70>)
  401096:	4798      	blx	r3
  401098:	6178      	str	r0, [r7, #20]
	afec_callback_pointer[i][source] = callback;
  40109a:	4917      	ldr	r1, [pc, #92]	; (4010f8 <afec_set_callback+0x74>)
  40109c:	697b      	ldr	r3, [r7, #20]
  40109e:	011a      	lsls	r2, r3, #4
  4010a0:	68bb      	ldr	r3, [r7, #8]
  4010a2:	4413      	add	r3, r2
  4010a4:	687a      	ldr	r2, [r7, #4]
  4010a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if (!i) {
  4010aa:	697b      	ldr	r3, [r7, #20]
  4010ac:	2b00      	cmp	r3, #0
  4010ae:	d10b      	bne.n	4010c8 <afec_set_callback+0x44>
		irq_register_handler(AFEC0_IRQn, irq_level);
  4010b0:	201d      	movs	r0, #29
  4010b2:	4b12      	ldr	r3, [pc, #72]	; (4010fc <afec_set_callback+0x78>)
  4010b4:	4798      	blx	r3
  4010b6:	78fb      	ldrb	r3, [r7, #3]
  4010b8:	201d      	movs	r0, #29
  4010ba:	4619      	mov	r1, r3
  4010bc:	4b10      	ldr	r3, [pc, #64]	; (401100 <afec_set_callback+0x7c>)
  4010be:	4798      	blx	r3
  4010c0:	201d      	movs	r0, #29
  4010c2:	4b10      	ldr	r3, [pc, #64]	; (401104 <afec_set_callback+0x80>)
  4010c4:	4798      	blx	r3
  4010c6:	e00d      	b.n	4010e4 <afec_set_callback+0x60>
	} else if (i == 1) {
  4010c8:	697b      	ldr	r3, [r7, #20]
  4010ca:	2b01      	cmp	r3, #1
  4010cc:	d10a      	bne.n	4010e4 <afec_set_callback+0x60>
		irq_register_handler(AFEC1_IRQn, irq_level);
  4010ce:	2028      	movs	r0, #40	; 0x28
  4010d0:	4b0a      	ldr	r3, [pc, #40]	; (4010fc <afec_set_callback+0x78>)
  4010d2:	4798      	blx	r3
  4010d4:	78fb      	ldrb	r3, [r7, #3]
  4010d6:	2028      	movs	r0, #40	; 0x28
  4010d8:	4619      	mov	r1, r3
  4010da:	4b09      	ldr	r3, [pc, #36]	; (401100 <afec_set_callback+0x7c>)
  4010dc:	4798      	blx	r3
  4010de:	2028      	movs	r0, #40	; 0x28
  4010e0:	4b08      	ldr	r3, [pc, #32]	; (401104 <afec_set_callback+0x80>)
  4010e2:	4798      	blx	r3
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  4010e4:	68f8      	ldr	r0, [r7, #12]
  4010e6:	68b9      	ldr	r1, [r7, #8]
  4010e8:	4b07      	ldr	r3, [pc, #28]	; (401108 <afec_set_callback+0x84>)
  4010ea:	4798      	blx	r3
}
  4010ec:	3718      	adds	r7, #24
  4010ee:	46bd      	mov	sp, r7
  4010f0:	bd80      	pop	{r7, pc}
  4010f2:	bf00      	nop
  4010f4:	00400de5 	.word	0x00400de5
  4010f8:	20400a28 	.word	0x20400a28
  4010fc:	00400bb5 	.word	0x00400bb5
  401100:	00400be9 	.word	0x00400be9
  401104:	00400b85 	.word	0x00400b85
  401108:	0040110d 	.word	0x0040110d

0040110c <afec_enable_interrupt>:
 * \param afec  Base address of the AFEC.
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
  40110c:	b480      	push	{r7}
  40110e:	b083      	sub	sp, #12
  401110:	af00      	add	r7, sp, #0
  401112:	6078      	str	r0, [r7, #4]
  401114:	6039      	str	r1, [r7, #0]
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  401116:	683b      	ldr	r3, [r7, #0]
  401118:	4a19      	ldr	r2, [pc, #100]	; (401180 <afec_enable_interrupt+0x74>)
  40111a:	4293      	cmp	r3, r2
  40111c:	d103      	bne.n	401126 <afec_enable_interrupt+0x1a>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  40111e:	687b      	ldr	r3, [r7, #4]
  401120:	4a17      	ldr	r2, [pc, #92]	; (401180 <afec_enable_interrupt+0x74>)
  401122:	625a      	str	r2, [r3, #36]	; 0x24
		return;
  401124:	e026      	b.n	401174 <afec_enable_interrupt+0x68>
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  401126:	683b      	ldr	r3, [r7, #0]
  401128:	2b0b      	cmp	r3, #11
  40112a:	d80f      	bhi.n	40114c <afec_enable_interrupt+0x40>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  40112c:	683b      	ldr	r3, [r7, #0]
  40112e:	2b0b      	cmp	r3, #11
  401130:	d104      	bne.n	40113c <afec_enable_interrupt+0x30>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  401132:	687b      	ldr	r3, [r7, #4]
  401134:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401138:	625a      	str	r2, [r3, #36]	; 0x24
  40113a:	e01b      	b.n	401174 <afec_enable_interrupt+0x68>
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  40113c:	683b      	ldr	r3, [r7, #0]
  40113e:	2201      	movs	r2, #1
  401140:	fa02 f303 	lsl.w	r3, r2, r3
  401144:	461a      	mov	r2, r3
  401146:	687b      	ldr	r3, [r7, #4]
  401148:	625a      	str	r2, [r3, #36]	; 0x24
  40114a:	e013      	b.n	401174 <afec_enable_interrupt+0x68>
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40114c:	683b      	ldr	r3, [r7, #0]
  40114e:	2b0e      	cmp	r3, #14
  401150:	d808      	bhi.n	401164 <afec_enable_interrupt+0x58>
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  401152:	683b      	ldr	r3, [r7, #0]
  401154:	330c      	adds	r3, #12
  401156:	461a      	mov	r2, r3
  401158:	2301      	movs	r3, #1
  40115a:	4093      	lsls	r3, r2
  40115c:	461a      	mov	r2, r3
  40115e:	687b      	ldr	r3, [r7, #4]
  401160:	625a      	str	r2, [r3, #36]	; 0x24
  401162:	e007      	b.n	401174 <afec_enable_interrupt+0x68>
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
				+ AFEC_INTERRUPT_GAP2);
  401164:	683b      	ldr	r3, [r7, #0]
  401166:	330f      	adds	r3, #15
			afec->AFEC_IER = 1 << interrupt_source;
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  401168:	461a      	mov	r2, r3
  40116a:	2301      	movs	r3, #1
  40116c:	4093      	lsls	r3, r2
  40116e:	461a      	mov	r2, r3
  401170:	687b      	ldr	r3, [r7, #4]
  401172:	625a      	str	r2, [r3, #36]	; 0x24
				+ AFEC_INTERRUPT_GAP2);
	}
}
  401174:	370c      	adds	r7, #12
  401176:	46bd      	mov	sp, r7
  401178:	f85d 7b04 	ldr.w	r7, [sp], #4
  40117c:	4770      	bx	lr
  40117e:	bf00      	nop
  401180:	47000fff 	.word	0x47000fff

00401184 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  401184:	b580      	push	{r7, lr}
  401186:	b082      	sub	sp, #8
  401188:	af00      	add	r7, sp, #0
  40118a:	4603      	mov	r3, r0
  40118c:	6039      	str	r1, [r7, #0]
  40118e:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  401190:	79fb      	ldrb	r3, [r7, #7]
  401192:	4909      	ldr	r1, [pc, #36]	; (4011b8 <afec_interrupt+0x34>)
  401194:	011a      	lsls	r2, r3, #4
  401196:	683b      	ldr	r3, [r7, #0]
  401198:	4413      	add	r3, r2
  40119a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40119e:	2b00      	cmp	r3, #0
  4011a0:	d007      	beq.n	4011b2 <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  4011a2:	79fb      	ldrb	r3, [r7, #7]
  4011a4:	4904      	ldr	r1, [pc, #16]	; (4011b8 <afec_interrupt+0x34>)
  4011a6:	011a      	lsls	r2, r3, #4
  4011a8:	683b      	ldr	r3, [r7, #0]
  4011aa:	4413      	add	r3, r2
  4011ac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  4011b0:	4798      	blx	r3
	}
}
  4011b2:	3708      	adds	r7, #8
  4011b4:	46bd      	mov	sp, r7
  4011b6:	bd80      	pop	{r7, pc}
  4011b8:	20400a28 	.word	0x20400a28

004011bc <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4011bc:	b580      	push	{r7, lr}
  4011be:	b086      	sub	sp, #24
  4011c0:	af00      	add	r7, sp, #0
  4011c2:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec);
  4011c4:	6878      	ldr	r0, [r7, #4]
  4011c6:	4b25      	ldr	r3, [pc, #148]	; (40125c <afec_process_callback+0xa0>)
  4011c8:	4798      	blx	r3
  4011ca:	4603      	mov	r3, r0
  4011cc:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  4011ce:	6878      	ldr	r0, [r7, #4]
  4011d0:	4b23      	ldr	r3, [pc, #140]	; (401260 <afec_process_callback+0xa4>)
  4011d2:	4798      	blx	r3
  4011d4:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4011d6:	2300      	movs	r3, #0
  4011d8:	617b      	str	r3, [r7, #20]
  4011da:	e039      	b.n	401250 <afec_process_callback+0x94>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4011dc:	697b      	ldr	r3, [r7, #20]
  4011de:	2b0b      	cmp	r3, #11
  4011e0:	d80f      	bhi.n	401202 <afec_process_callback+0x46>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  4011e2:	697b      	ldr	r3, [r7, #20]
  4011e4:	2201      	movs	r2, #1
  4011e6:	fa02 f303 	lsl.w	r3, r2, r3
  4011ea:	461a      	mov	r2, r3
  4011ec:	68fb      	ldr	r3, [r7, #12]
  4011ee:	4013      	ands	r3, r2
  4011f0:	2b00      	cmp	r3, #0
  4011f2:	d02a      	beq.n	40124a <afec_process_callback+0x8e>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4011f4:	693b      	ldr	r3, [r7, #16]
  4011f6:	b2db      	uxtb	r3, r3
  4011f8:	4618      	mov	r0, r3
  4011fa:	6979      	ldr	r1, [r7, #20]
  4011fc:	4b19      	ldr	r3, [pc, #100]	; (401264 <afec_process_callback+0xa8>)
  4011fe:	4798      	blx	r3
  401200:	e023      	b.n	40124a <afec_process_callback+0x8e>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  401202:	697b      	ldr	r3, [r7, #20]
  401204:	2b0e      	cmp	r3, #14
  401206:	d810      	bhi.n	40122a <afec_process_callback+0x6e>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  401208:	697b      	ldr	r3, [r7, #20]
  40120a:	330c      	adds	r3, #12
  40120c:	461a      	mov	r2, r3
  40120e:	2301      	movs	r3, #1
  401210:	4093      	lsls	r3, r2
  401212:	461a      	mov	r2, r3
  401214:	68fb      	ldr	r3, [r7, #12]
  401216:	4013      	ands	r3, r2
  401218:	2b00      	cmp	r3, #0
  40121a:	d016      	beq.n	40124a <afec_process_callback+0x8e>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  40121c:	693b      	ldr	r3, [r7, #16]
  40121e:	b2db      	uxtb	r3, r3
  401220:	4618      	mov	r0, r3
  401222:	6979      	ldr	r1, [r7, #20]
  401224:	4b0f      	ldr	r3, [pc, #60]	; (401264 <afec_process_callback+0xa8>)
  401226:	4798      	blx	r3
  401228:	e00f      	b.n	40124a <afec_process_callback+0x8e>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  40122a:	697b      	ldr	r3, [r7, #20]
  40122c:	330f      	adds	r3, #15
  40122e:	461a      	mov	r2, r3
  401230:	2301      	movs	r3, #1
  401232:	4093      	lsls	r3, r2
  401234:	461a      	mov	r2, r3
  401236:	68fb      	ldr	r3, [r7, #12]
  401238:	4013      	ands	r3, r2
  40123a:	2b00      	cmp	r3, #0
  40123c:	d005      	beq.n	40124a <afec_process_callback+0x8e>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  40123e:	693b      	ldr	r3, [r7, #16]
  401240:	b2db      	uxtb	r3, r3
  401242:	4618      	mov	r0, r3
  401244:	6979      	ldr	r1, [r7, #20]
  401246:	4b07      	ldr	r3, [pc, #28]	; (401264 <afec_process_callback+0xa8>)
  401248:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  40124a:	697b      	ldr	r3, [r7, #20]
  40124c:	3301      	adds	r3, #1
  40124e:	617b      	str	r3, [r7, #20]
  401250:	697b      	ldr	r3, [r7, #20]
  401252:	2b0f      	cmp	r3, #15
  401254:	d9c2      	bls.n	4011dc <afec_process_callback+0x20>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  401256:	3718      	adds	r7, #24
  401258:	46bd      	mov	sp, r7
  40125a:	bd80      	pop	{r7, pc}
  40125c:	00400cdd 	.word	0x00400cdd
  401260:	00400de5 	.word	0x00400de5
  401264:	00401185 	.word	0x00401185

00401268 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  401268:	b580      	push	{r7, lr}
  40126a:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  40126c:	4801      	ldr	r0, [pc, #4]	; (401274 <AFEC0_Handler+0xc>)
  40126e:	4b02      	ldr	r3, [pc, #8]	; (401278 <AFEC0_Handler+0x10>)
  401270:	4798      	blx	r3
}
  401272:	bd80      	pop	{r7, pc}
  401274:	4003c000 	.word	0x4003c000
  401278:	004011bd 	.word	0x004011bd

0040127c <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  40127c:	b580      	push	{r7, lr}
  40127e:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  401280:	4801      	ldr	r0, [pc, #4]	; (401288 <AFEC1_Handler+0xc>)
  401282:	4b02      	ldr	r3, [pc, #8]	; (40128c <AFEC1_Handler+0x10>)
  401284:	4798      	blx	r3
}
  401286:	bd80      	pop	{r7, pc}
  401288:	40064000 	.word	0x40064000
  40128c:	004011bd 	.word	0x004011bd

00401290 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  401290:	b580      	push	{r7, lr}
  401292:	b084      	sub	sp, #16
  401294:	af00      	add	r7, sp, #0
  401296:	6078      	str	r0, [r7, #4]
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
  401298:	6878      	ldr	r0, [r7, #4]
  40129a:	4b06      	ldr	r3, [pc, #24]	; (4012b4 <afec_enable+0x24>)
  40129c:	4798      	blx	r3
  40129e:	60f8      	str	r0, [r7, #12]
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  4012a0:	68f8      	ldr	r0, [r7, #12]
  4012a2:	4b05      	ldr	r3, [pc, #20]	; (4012b8 <afec_enable+0x28>)
  4012a4:	4798      	blx	r3
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
  4012a6:	2002      	movs	r0, #2
  4012a8:	4b04      	ldr	r3, [pc, #16]	; (4012bc <afec_enable+0x2c>)
  4012aa:	4798      	blx	r3
}
  4012ac:	3710      	adds	r7, #16
  4012ae:	46bd      	mov	sp, r7
  4012b0:	bd80      	pop	{r7, pc}
  4012b2:	bf00      	nop
  4012b4:	00400e1d 	.word	0x00400e1d
  4012b8:	004016d1 	.word	0x004016d1
  4012bc:	00400cf5 	.word	0x00400cf5

004012c0 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4012c0:	b480      	push	{r7}
  4012c2:	b083      	sub	sp, #12
  4012c4:	af00      	add	r7, sp, #0
  4012c6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4012c8:	687b      	ldr	r3, [r7, #4]
  4012ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4012cc:	4618      	mov	r0, r3
  4012ce:	370c      	adds	r7, #12
  4012d0:	46bd      	mov	sp, r7
  4012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012d6:	4770      	bx	lr

004012d8 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4012d8:	b480      	push	{r7}
  4012da:	b083      	sub	sp, #12
  4012dc:	af00      	add	r7, sp, #0
  4012de:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4012e0:	687b      	ldr	r3, [r7, #4]
  4012e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4012e4:	4618      	mov	r0, r3
  4012e6:	370c      	adds	r7, #12
  4012e8:	46bd      	mov	sp, r7
  4012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012ee:	4770      	bx	lr

004012f0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4012f0:	b580      	push	{r7, lr}
  4012f2:	b084      	sub	sp, #16
  4012f4:	af00      	add	r7, sp, #0
  4012f6:	6078      	str	r0, [r7, #4]
  4012f8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4012fa:	6878      	ldr	r0, [r7, #4]
  4012fc:	4b24      	ldr	r3, [pc, #144]	; (401390 <pio_handler_process+0xa0>)
  4012fe:	4798      	blx	r3
  401300:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401302:	6878      	ldr	r0, [r7, #4]
  401304:	4b23      	ldr	r3, [pc, #140]	; (401394 <pio_handler_process+0xa4>)
  401306:	4798      	blx	r3
  401308:	4602      	mov	r2, r0
  40130a:	68fb      	ldr	r3, [r7, #12]
  40130c:	4013      	ands	r3, r2
  40130e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401310:	68fb      	ldr	r3, [r7, #12]
  401312:	2b00      	cmp	r3, #0
  401314:	d038      	beq.n	401388 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  401316:	2300      	movs	r3, #0
  401318:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40131a:	e032      	b.n	401382 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40131c:	4a1e      	ldr	r2, [pc, #120]	; (401398 <pio_handler_process+0xa8>)
  40131e:	68bb      	ldr	r3, [r7, #8]
  401320:	011b      	lsls	r3, r3, #4
  401322:	4413      	add	r3, r2
  401324:	681a      	ldr	r2, [r3, #0]
  401326:	683b      	ldr	r3, [r7, #0]
  401328:	429a      	cmp	r2, r3
  40132a:	d123      	bne.n	401374 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40132c:	4a1a      	ldr	r2, [pc, #104]	; (401398 <pio_handler_process+0xa8>)
  40132e:	68bb      	ldr	r3, [r7, #8]
  401330:	011b      	lsls	r3, r3, #4
  401332:	4413      	add	r3, r2
  401334:	685a      	ldr	r2, [r3, #4]
  401336:	68fb      	ldr	r3, [r7, #12]
  401338:	4013      	ands	r3, r2
  40133a:	2b00      	cmp	r3, #0
  40133c:	d01a      	beq.n	401374 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40133e:	4a16      	ldr	r2, [pc, #88]	; (401398 <pio_handler_process+0xa8>)
  401340:	68bb      	ldr	r3, [r7, #8]
  401342:	011b      	lsls	r3, r3, #4
  401344:	4413      	add	r3, r2
  401346:	3308      	adds	r3, #8
  401348:	685b      	ldr	r3, [r3, #4]
  40134a:	4913      	ldr	r1, [pc, #76]	; (401398 <pio_handler_process+0xa8>)
  40134c:	68ba      	ldr	r2, [r7, #8]
  40134e:	0112      	lsls	r2, r2, #4
  401350:	440a      	add	r2, r1
  401352:	6810      	ldr	r0, [r2, #0]
  401354:	4910      	ldr	r1, [pc, #64]	; (401398 <pio_handler_process+0xa8>)
  401356:	68ba      	ldr	r2, [r7, #8]
  401358:	0112      	lsls	r2, r2, #4
  40135a:	440a      	add	r2, r1
  40135c:	6852      	ldr	r2, [r2, #4]
  40135e:	4611      	mov	r1, r2
  401360:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401362:	4a0d      	ldr	r2, [pc, #52]	; (401398 <pio_handler_process+0xa8>)
  401364:	68bb      	ldr	r3, [r7, #8]
  401366:	011b      	lsls	r3, r3, #4
  401368:	4413      	add	r3, r2
  40136a:	685b      	ldr	r3, [r3, #4]
  40136c:	43db      	mvns	r3, r3
  40136e:	68fa      	ldr	r2, [r7, #12]
  401370:	4013      	ands	r3, r2
  401372:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401374:	68bb      	ldr	r3, [r7, #8]
  401376:	3301      	adds	r3, #1
  401378:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40137a:	68bb      	ldr	r3, [r7, #8]
  40137c:	2b06      	cmp	r3, #6
  40137e:	d900      	bls.n	401382 <pio_handler_process+0x92>
				break;
  401380:	e002      	b.n	401388 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401382:	68fb      	ldr	r3, [r7, #12]
  401384:	2b00      	cmp	r3, #0
  401386:	d1c9      	bne.n	40131c <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  401388:	3710      	adds	r7, #16
  40138a:	46bd      	mov	sp, r7
  40138c:	bd80      	pop	{r7, pc}
  40138e:	bf00      	nop
  401390:	004012c1 	.word	0x004012c1
  401394:	004012d9 	.word	0x004012d9
  401398:	20400930 	.word	0x20400930

0040139c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40139c:	b580      	push	{r7, lr}
  40139e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4013a0:	4802      	ldr	r0, [pc, #8]	; (4013ac <PIOA_Handler+0x10>)
  4013a2:	210a      	movs	r1, #10
  4013a4:	4b02      	ldr	r3, [pc, #8]	; (4013b0 <PIOA_Handler+0x14>)
  4013a6:	4798      	blx	r3
}
  4013a8:	bd80      	pop	{r7, pc}
  4013aa:	bf00      	nop
  4013ac:	400e0e00 	.word	0x400e0e00
  4013b0:	004012f1 	.word	0x004012f1

004013b4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4013b4:	b580      	push	{r7, lr}
  4013b6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4013b8:	4802      	ldr	r0, [pc, #8]	; (4013c4 <PIOB_Handler+0x10>)
  4013ba:	210b      	movs	r1, #11
  4013bc:	4b02      	ldr	r3, [pc, #8]	; (4013c8 <PIOB_Handler+0x14>)
  4013be:	4798      	blx	r3
}
  4013c0:	bd80      	pop	{r7, pc}
  4013c2:	bf00      	nop
  4013c4:	400e1000 	.word	0x400e1000
  4013c8:	004012f1 	.word	0x004012f1

004013cc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4013cc:	b580      	push	{r7, lr}
  4013ce:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4013d0:	4802      	ldr	r0, [pc, #8]	; (4013dc <PIOC_Handler+0x10>)
  4013d2:	210c      	movs	r1, #12
  4013d4:	4b02      	ldr	r3, [pc, #8]	; (4013e0 <PIOC_Handler+0x14>)
  4013d6:	4798      	blx	r3
}
  4013d8:	bd80      	pop	{r7, pc}
  4013da:	bf00      	nop
  4013dc:	400e1200 	.word	0x400e1200
  4013e0:	004012f1 	.word	0x004012f1

004013e4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4013e4:	b580      	push	{r7, lr}
  4013e6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4013e8:	4802      	ldr	r0, [pc, #8]	; (4013f4 <PIOD_Handler+0x10>)
  4013ea:	2110      	movs	r1, #16
  4013ec:	4b02      	ldr	r3, [pc, #8]	; (4013f8 <PIOD_Handler+0x14>)
  4013ee:	4798      	blx	r3
}
  4013f0:	bd80      	pop	{r7, pc}
  4013f2:	bf00      	nop
  4013f4:	400e1400 	.word	0x400e1400
  4013f8:	004012f1 	.word	0x004012f1

004013fc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4013fc:	b580      	push	{r7, lr}
  4013fe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401400:	4802      	ldr	r0, [pc, #8]	; (40140c <PIOE_Handler+0x10>)
  401402:	2111      	movs	r1, #17
  401404:	4b02      	ldr	r3, [pc, #8]	; (401410 <PIOE_Handler+0x14>)
  401406:	4798      	blx	r3
}
  401408:	bd80      	pop	{r7, pc}
  40140a:	bf00      	nop
  40140c:	400e1600 	.word	0x400e1600
  401410:	004012f1 	.word	0x004012f1

00401414 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401414:	b480      	push	{r7}
  401416:	b083      	sub	sp, #12
  401418:	af00      	add	r7, sp, #0
  40141a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40141c:	687b      	ldr	r3, [r7, #4]
  40141e:	3b01      	subs	r3, #1
  401420:	2b03      	cmp	r3, #3
  401422:	d81a      	bhi.n	40145a <pmc_mck_set_division+0x46>
  401424:	a201      	add	r2, pc, #4	; (adr r2, 40142c <pmc_mck_set_division+0x18>)
  401426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40142a:	bf00      	nop
  40142c:	0040143d 	.word	0x0040143d
  401430:	00401443 	.word	0x00401443
  401434:	0040144b 	.word	0x0040144b
  401438:	00401453 	.word	0x00401453
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40143c:	2300      	movs	r3, #0
  40143e:	607b      	str	r3, [r7, #4]
			break;
  401440:	e00e      	b.n	401460 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401442:	f44f 7380 	mov.w	r3, #256	; 0x100
  401446:	607b      	str	r3, [r7, #4]
			break;
  401448:	e00a      	b.n	401460 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40144a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40144e:	607b      	str	r3, [r7, #4]
			break;
  401450:	e006      	b.n	401460 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401452:	f44f 7300 	mov.w	r3, #512	; 0x200
  401456:	607b      	str	r3, [r7, #4]
			break;
  401458:	e002      	b.n	401460 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40145a:	2300      	movs	r3, #0
  40145c:	607b      	str	r3, [r7, #4]
			break;
  40145e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401460:	4909      	ldr	r1, [pc, #36]	; (401488 <pmc_mck_set_division+0x74>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401462:	4b09      	ldr	r3, [pc, #36]	; (401488 <pmc_mck_set_division+0x74>)
  401464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401466:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40146a:	687b      	ldr	r3, [r7, #4]
  40146c:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  40146e:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401470:	bf00      	nop
  401472:	4b05      	ldr	r3, [pc, #20]	; (401488 <pmc_mck_set_division+0x74>)
  401474:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401476:	f003 0308 	and.w	r3, r3, #8
  40147a:	2b00      	cmp	r3, #0
  40147c:	d0f9      	beq.n	401472 <pmc_mck_set_division+0x5e>
}
  40147e:	370c      	adds	r7, #12
  401480:	46bd      	mov	sp, r7
  401482:	f85d 7b04 	ldr.w	r7, [sp], #4
  401486:	4770      	bx	lr
  401488:	400e0600 	.word	0x400e0600

0040148c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  40148c:	b480      	push	{r7}
  40148e:	b085      	sub	sp, #20
  401490:	af00      	add	r7, sp, #0
  401492:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401494:	491d      	ldr	r1, [pc, #116]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  401496:	4b1d      	ldr	r3, [pc, #116]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  401498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40149a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40149e:	687b      	ldr	r3, [r7, #4]
  4014a0:	4313      	orrs	r3, r2
  4014a2:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4014a8:	60fb      	str	r3, [r7, #12]
  4014aa:	e007      	b.n	4014bc <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4014ac:	68fb      	ldr	r3, [r7, #12]
  4014ae:	2b00      	cmp	r3, #0
  4014b0:	d101      	bne.n	4014b6 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4014b2:	2301      	movs	r3, #1
  4014b4:	e023      	b.n	4014fe <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4014b6:	68fb      	ldr	r3, [r7, #12]
  4014b8:	3b01      	subs	r3, #1
  4014ba:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014bc:	4b13      	ldr	r3, [pc, #76]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  4014be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4014c0:	f003 0308 	and.w	r3, r3, #8
  4014c4:	2b00      	cmp	r3, #0
  4014c6:	d0f1      	beq.n	4014ac <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4014c8:	4a10      	ldr	r2, [pc, #64]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  4014ca:	4b10      	ldr	r3, [pc, #64]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  4014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014ce:	f023 0303 	bic.w	r3, r3, #3
  4014d2:	f043 0302 	orr.w	r3, r3, #2
  4014d6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4014dc:	60fb      	str	r3, [r7, #12]
  4014de:	e007      	b.n	4014f0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4014e0:	68fb      	ldr	r3, [r7, #12]
  4014e2:	2b00      	cmp	r3, #0
  4014e4:	d101      	bne.n	4014ea <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4014e6:	2301      	movs	r3, #1
  4014e8:	e009      	b.n	4014fe <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4014ea:	68fb      	ldr	r3, [r7, #12]
  4014ec:	3b01      	subs	r3, #1
  4014ee:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014f0:	4b06      	ldr	r3, [pc, #24]	; (40150c <pmc_switch_mck_to_pllack+0x80>)
  4014f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4014f4:	f003 0308 	and.w	r3, r3, #8
  4014f8:	2b00      	cmp	r3, #0
  4014fa:	d0f1      	beq.n	4014e0 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4014fc:	2300      	movs	r3, #0
}
  4014fe:	4618      	mov	r0, r3
  401500:	3714      	adds	r7, #20
  401502:	46bd      	mov	sp, r7
  401504:	f85d 7b04 	ldr.w	r7, [sp], #4
  401508:	4770      	bx	lr
  40150a:	bf00      	nop
  40150c:	400e0600 	.word	0x400e0600

00401510 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401510:	b480      	push	{r7}
  401512:	b083      	sub	sp, #12
  401514:	af00      	add	r7, sp, #0
  401516:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401518:	687b      	ldr	r3, [r7, #4]
  40151a:	2b01      	cmp	r3, #1
  40151c:	d105      	bne.n	40152a <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40151e:	4907      	ldr	r1, [pc, #28]	; (40153c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401520:	4b06      	ldr	r3, [pc, #24]	; (40153c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401522:	689a      	ldr	r2, [r3, #8]
  401524:	4b06      	ldr	r3, [pc, #24]	; (401540 <pmc_switch_sclk_to_32kxtal+0x30>)
  401526:	4313      	orrs	r3, r2
  401528:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40152a:	4b04      	ldr	r3, [pc, #16]	; (40153c <pmc_switch_sclk_to_32kxtal+0x2c>)
  40152c:	4a05      	ldr	r2, [pc, #20]	; (401544 <pmc_switch_sclk_to_32kxtal+0x34>)
  40152e:	601a      	str	r2, [r3, #0]
}
  401530:	370c      	adds	r7, #12
  401532:	46bd      	mov	sp, r7
  401534:	f85d 7b04 	ldr.w	r7, [sp], #4
  401538:	4770      	bx	lr
  40153a:	bf00      	nop
  40153c:	400e1810 	.word	0x400e1810
  401540:	a5100000 	.word	0xa5100000
  401544:	a5000008 	.word	0xa5000008

00401548 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401548:	b480      	push	{r7}
  40154a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  40154c:	4b09      	ldr	r3, [pc, #36]	; (401574 <pmc_osc_is_ready_32kxtal+0x2c>)
  40154e:	695b      	ldr	r3, [r3, #20]
  401550:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401554:	2b00      	cmp	r3, #0
  401556:	d007      	beq.n	401568 <pmc_osc_is_ready_32kxtal+0x20>
  401558:	4b07      	ldr	r3, [pc, #28]	; (401578 <pmc_osc_is_ready_32kxtal+0x30>)
  40155a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40155c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401560:	2b00      	cmp	r3, #0
  401562:	d001      	beq.n	401568 <pmc_osc_is_ready_32kxtal+0x20>
  401564:	2301      	movs	r3, #1
  401566:	e000      	b.n	40156a <pmc_osc_is_ready_32kxtal+0x22>
  401568:	2300      	movs	r3, #0
}
  40156a:	4618      	mov	r0, r3
  40156c:	46bd      	mov	sp, r7
  40156e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401572:	4770      	bx	lr
  401574:	400e1810 	.word	0x400e1810
  401578:	400e0600 	.word	0x400e0600

0040157c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40157c:	b480      	push	{r7}
  40157e:	b083      	sub	sp, #12
  401580:	af00      	add	r7, sp, #0
  401582:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401584:	4915      	ldr	r1, [pc, #84]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  401586:	4b15      	ldr	r3, [pc, #84]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  401588:	6a1a      	ldr	r2, [r3, #32]
  40158a:	4b15      	ldr	r3, [pc, #84]	; (4015e0 <pmc_switch_mainck_to_fastrc+0x64>)
  40158c:	4313      	orrs	r3, r2
  40158e:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401590:	bf00      	nop
  401592:	4b12      	ldr	r3, [pc, #72]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  401594:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40159a:	2b00      	cmp	r3, #0
  40159c:	d0f9      	beq.n	401592 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40159e:	490f      	ldr	r1, [pc, #60]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015a0:	4b0e      	ldr	r3, [pc, #56]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015a2:	6a1a      	ldr	r2, [r3, #32]
  4015a4:	4b0f      	ldr	r3, [pc, #60]	; (4015e4 <pmc_switch_mainck_to_fastrc+0x68>)
  4015a6:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4015a8:	687a      	ldr	r2, [r7, #4]
  4015aa:	4313      	orrs	r3, r2
  4015ac:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4015b0:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4015b2:	bf00      	nop
  4015b4:	4b09      	ldr	r3, [pc, #36]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4015b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4015bc:	2b00      	cmp	r3, #0
  4015be:	d0f9      	beq.n	4015b4 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4015c0:	4906      	ldr	r1, [pc, #24]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015c2:	4b06      	ldr	r3, [pc, #24]	; (4015dc <pmc_switch_mainck_to_fastrc+0x60>)
  4015c4:	6a1a      	ldr	r2, [r3, #32]
  4015c6:	4b08      	ldr	r3, [pc, #32]	; (4015e8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4015c8:	4013      	ands	r3, r2
  4015ca:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4015ce:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4015d0:	370c      	adds	r7, #12
  4015d2:	46bd      	mov	sp, r7
  4015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015d8:	4770      	bx	lr
  4015da:	bf00      	nop
  4015dc:	400e0600 	.word	0x400e0600
  4015e0:	00370008 	.word	0x00370008
  4015e4:	ffc8ff8f 	.word	0xffc8ff8f
  4015e8:	fec8ffff 	.word	0xfec8ffff

004015ec <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4015ec:	b480      	push	{r7}
  4015ee:	b083      	sub	sp, #12
  4015f0:	af00      	add	r7, sp, #0
  4015f2:	6078      	str	r0, [r7, #4]
  4015f4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4015f6:	687b      	ldr	r3, [r7, #4]
  4015f8:	2b00      	cmp	r3, #0
  4015fa:	d008      	beq.n	40160e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4015fc:	4913      	ldr	r1, [pc, #76]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  4015fe:	4b13      	ldr	r3, [pc, #76]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401600:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401602:	4a13      	ldr	r2, [pc, #76]	; (401650 <pmc_switch_mainck_to_xtal+0x64>)
  401604:	401a      	ands	r2, r3
  401606:	4b13      	ldr	r3, [pc, #76]	; (401654 <pmc_switch_mainck_to_xtal+0x68>)
  401608:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40160a:	620b      	str	r3, [r1, #32]
  40160c:	e018      	b.n	401640 <pmc_switch_mainck_to_xtal+0x54>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40160e:	490f      	ldr	r1, [pc, #60]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401610:	4b0e      	ldr	r3, [pc, #56]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401612:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401614:	4b10      	ldr	r3, [pc, #64]	; (401658 <pmc_switch_mainck_to_xtal+0x6c>)
  401616:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401618:	683a      	ldr	r2, [r7, #0]
  40161a:	0212      	lsls	r2, r2, #8
  40161c:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40161e:	431a      	orrs	r2, r3
  401620:	4b0e      	ldr	r3, [pc, #56]	; (40165c <pmc_switch_mainck_to_xtal+0x70>)
  401622:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401624:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401626:	bf00      	nop
  401628:	4b08      	ldr	r3, [pc, #32]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  40162a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40162c:	f003 0301 	and.w	r3, r3, #1
  401630:	2b00      	cmp	r3, #0
  401632:	d0f9      	beq.n	401628 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401634:	4905      	ldr	r1, [pc, #20]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401636:	4b05      	ldr	r3, [pc, #20]	; (40164c <pmc_switch_mainck_to_xtal+0x60>)
  401638:	6a1a      	ldr	r2, [r3, #32]
  40163a:	4b09      	ldr	r3, [pc, #36]	; (401660 <pmc_switch_mainck_to_xtal+0x74>)
  40163c:	4313      	orrs	r3, r2
  40163e:	620b      	str	r3, [r1, #32]
	}
}
  401640:	370c      	adds	r7, #12
  401642:	46bd      	mov	sp, r7
  401644:	f85d 7b04 	ldr.w	r7, [sp], #4
  401648:	4770      	bx	lr
  40164a:	bf00      	nop
  40164c:	400e0600 	.word	0x400e0600
  401650:	fec8fffc 	.word	0xfec8fffc
  401654:	01370002 	.word	0x01370002
  401658:	ffc8fffc 	.word	0xffc8fffc
  40165c:	00370001 	.word	0x00370001
  401660:	01370000 	.word	0x01370000

00401664 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401664:	b480      	push	{r7}
  401666:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401668:	4b04      	ldr	r3, [pc, #16]	; (40167c <pmc_osc_is_ready_mainck+0x18>)
  40166a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40166c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401670:	4618      	mov	r0, r3
  401672:	46bd      	mov	sp, r7
  401674:	f85d 7b04 	ldr.w	r7, [sp], #4
  401678:	4770      	bx	lr
  40167a:	bf00      	nop
  40167c:	400e0600 	.word	0x400e0600

00401680 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401680:	b480      	push	{r7}
  401682:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401684:	4b03      	ldr	r3, [pc, #12]	; (401694 <pmc_disable_pllack+0x14>)
  401686:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40168a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  40168c:	46bd      	mov	sp, r7
  40168e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401692:	4770      	bx	lr
  401694:	400e0600 	.word	0x400e0600

00401698 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401698:	b480      	push	{r7}
  40169a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40169c:	4b04      	ldr	r3, [pc, #16]	; (4016b0 <pmc_is_locked_pllack+0x18>)
  40169e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016a0:	f003 0302 	and.w	r3, r3, #2
}
  4016a4:	4618      	mov	r0, r3
  4016a6:	46bd      	mov	sp, r7
  4016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ac:	4770      	bx	lr
  4016ae:	bf00      	nop
  4016b0:	400e0600 	.word	0x400e0600

004016b4 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4016b4:	b480      	push	{r7}
  4016b6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4016b8:	4b04      	ldr	r3, [pc, #16]	; (4016cc <pmc_is_locked_upll+0x18>)
  4016ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4016c0:	4618      	mov	r0, r3
  4016c2:	46bd      	mov	sp, r7
  4016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016c8:	4770      	bx	lr
  4016ca:	bf00      	nop
  4016cc:	400e0600 	.word	0x400e0600

004016d0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4016d0:	b480      	push	{r7}
  4016d2:	b083      	sub	sp, #12
  4016d4:	af00      	add	r7, sp, #0
  4016d6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4016d8:	687b      	ldr	r3, [r7, #4]
  4016da:	2b3f      	cmp	r3, #63	; 0x3f
  4016dc:	d901      	bls.n	4016e2 <pmc_enable_periph_clk+0x12>
		return 1;
  4016de:	2301      	movs	r3, #1
  4016e0:	e02f      	b.n	401742 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4016e2:	687b      	ldr	r3, [r7, #4]
  4016e4:	2b1f      	cmp	r3, #31
  4016e6:	d813      	bhi.n	401710 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4016e8:	4b19      	ldr	r3, [pc, #100]	; (401750 <pmc_enable_periph_clk+0x80>)
  4016ea:	699a      	ldr	r2, [r3, #24]
  4016ec:	687b      	ldr	r3, [r7, #4]
  4016ee:	2101      	movs	r1, #1
  4016f0:	fa01 f303 	lsl.w	r3, r1, r3
  4016f4:	401a      	ands	r2, r3
  4016f6:	687b      	ldr	r3, [r7, #4]
  4016f8:	2101      	movs	r1, #1
  4016fa:	fa01 f303 	lsl.w	r3, r1, r3
  4016fe:	429a      	cmp	r2, r3
  401700:	d01e      	beq.n	401740 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401702:	4a13      	ldr	r2, [pc, #76]	; (401750 <pmc_enable_periph_clk+0x80>)
  401704:	687b      	ldr	r3, [r7, #4]
  401706:	2101      	movs	r1, #1
  401708:	fa01 f303 	lsl.w	r3, r1, r3
  40170c:	6113      	str	r3, [r2, #16]
  40170e:	e017      	b.n	401740 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401710:	687b      	ldr	r3, [r7, #4]
  401712:	3b20      	subs	r3, #32
  401714:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401716:	4b0e      	ldr	r3, [pc, #56]	; (401750 <pmc_enable_periph_clk+0x80>)
  401718:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40171c:	687b      	ldr	r3, [r7, #4]
  40171e:	2101      	movs	r1, #1
  401720:	fa01 f303 	lsl.w	r3, r1, r3
  401724:	401a      	ands	r2, r3
  401726:	687b      	ldr	r3, [r7, #4]
  401728:	2101      	movs	r1, #1
  40172a:	fa01 f303 	lsl.w	r3, r1, r3
  40172e:	429a      	cmp	r2, r3
  401730:	d006      	beq.n	401740 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401732:	4a07      	ldr	r2, [pc, #28]	; (401750 <pmc_enable_periph_clk+0x80>)
  401734:	687b      	ldr	r3, [r7, #4]
  401736:	2101      	movs	r1, #1
  401738:	fa01 f303 	lsl.w	r3, r1, r3
  40173c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401740:	2300      	movs	r3, #0
}
  401742:	4618      	mov	r0, r3
  401744:	370c      	adds	r7, #12
  401746:	46bd      	mov	sp, r7
  401748:	f85d 7b04 	ldr.w	r7, [sp], #4
  40174c:	4770      	bx	lr
  40174e:	bf00      	nop
  401750:	400e0600 	.word	0x400e0600

00401754 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  401754:	b4b0      	push	{r4, r5, r7}
  401756:	b091      	sub	sp, #68	; 0x44
  401758:	af00      	add	r7, sp, #0
  40175a:	6078      	str	r0, [r7, #4]
  40175c:	6039      	str	r1, [r7, #0]
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  40175e:	4b1b      	ldr	r3, [pc, #108]	; (4017cc <pwm_clocks_generate+0x78>)
  401760:	f107 040c 	add.w	r4, r7, #12
  401764:	461d      	mov	r5, r3
  401766:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401768:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40176a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40176c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40176e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  401772:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  401776:	2300      	movs	r3, #0
  401778:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  40177a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40177c:	009b      	lsls	r3, r3, #2
  40177e:	f107 0240 	add.w	r2, r7, #64	; 0x40
  401782:	4413      	add	r3, r2
  401784:	f853 3c34 	ldr.w	r3, [r3, #-52]
  401788:	683a      	ldr	r2, [r7, #0]
  40178a:	fbb2 f2f3 	udiv	r2, r2, r3
  40178e:	687b      	ldr	r3, [r7, #4]
  401790:	fbb2 f3f3 	udiv	r3, r2, r3
  401794:	63bb      	str	r3, [r7, #56]	; 0x38
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  401796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  401798:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  40179c:	d800      	bhi.n	4017a0 <pwm_clocks_generate+0x4c>
			break;
  40179e:	e005      	b.n	4017ac <pwm_clocks_generate+0x58>
		}
		ul_pre++;
  4017a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4017a2:	3301      	adds	r3, #1
  4017a4:	63fb      	str	r3, [r7, #60]	; 0x3c
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  4017a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4017a8:	2b0a      	cmp	r3, #10
  4017aa:	d9e6      	bls.n	40177a <pwm_clocks_generate+0x26>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  4017ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4017ae:	2b0a      	cmp	r3, #10
  4017b0:	d804      	bhi.n	4017bc <pwm_clocks_generate+0x68>
		return ul_div | (ul_pre << 8);
  4017b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4017b4:	021a      	lsls	r2, r3, #8
  4017b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4017b8:	4313      	orrs	r3, r2
  4017ba:	e001      	b.n	4017c0 <pwm_clocks_generate+0x6c>
	} else {
		return PWM_INVALID_ARGUMENT;
  4017bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
}
  4017c0:	4618      	mov	r0, r3
  4017c2:	3744      	adds	r7, #68	; 0x44
  4017c4:	46bd      	mov	sp, r7
  4017c6:	bcb0      	pop	{r4, r5, r7}
  4017c8:	4770      	bx	lr
  4017ca:	bf00      	nop
  4017cc:	0040c840 	.word	0x0040c840

004017d0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  4017d0:	b580      	push	{r7, lr}
  4017d2:	b084      	sub	sp, #16
  4017d4:	af00      	add	r7, sp, #0
  4017d6:	6078      	str	r0, [r7, #4]
  4017d8:	6039      	str	r1, [r7, #0]
	uint32_t clock = 0;
  4017da:	2300      	movs	r3, #0
  4017dc:	60fb      	str	r3, [r7, #12]
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  4017de:	683b      	ldr	r3, [r7, #0]
  4017e0:	681b      	ldr	r3, [r3, #0]
  4017e2:	2b00      	cmp	r3, #0
  4017e4:	d011      	beq.n	40180a <pwm_init+0x3a>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  4017e6:	683b      	ldr	r3, [r7, #0]
  4017e8:	681a      	ldr	r2, [r3, #0]
  4017ea:	683b      	ldr	r3, [r7, #0]
  4017ec:	689b      	ldr	r3, [r3, #8]
  4017ee:	4610      	mov	r0, r2
  4017f0:	4619      	mov	r1, r3
  4017f2:	4b16      	ldr	r3, [pc, #88]	; (40184c <pwm_init+0x7c>)
  4017f4:	4798      	blx	r3
  4017f6:	60b8      	str	r0, [r7, #8]
		if (result == PWM_INVALID_ARGUMENT) {
  4017f8:	68bb      	ldr	r3, [r7, #8]
  4017fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
  4017fe:	4293      	cmp	r3, r2
  401800:	d101      	bne.n	401806 <pwm_init+0x36>
			return result;
  401802:	68bb      	ldr	r3, [r7, #8]
  401804:	e01e      	b.n	401844 <pwm_init+0x74>
		}

		clock = result;
  401806:	68bb      	ldr	r3, [r7, #8]
  401808:	60fb      	str	r3, [r7, #12]
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  40180a:	683b      	ldr	r3, [r7, #0]
  40180c:	685b      	ldr	r3, [r3, #4]
  40180e:	2b00      	cmp	r3, #0
  401810:	d014      	beq.n	40183c <pwm_init+0x6c>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  401812:	683b      	ldr	r3, [r7, #0]
  401814:	685a      	ldr	r2, [r3, #4]
  401816:	683b      	ldr	r3, [r7, #0]
  401818:	689b      	ldr	r3, [r3, #8]
  40181a:	4610      	mov	r0, r2
  40181c:	4619      	mov	r1, r3
  40181e:	4b0b      	ldr	r3, [pc, #44]	; (40184c <pwm_init+0x7c>)
  401820:	4798      	blx	r3
  401822:	60b8      	str	r0, [r7, #8]

		if (result == PWM_INVALID_ARGUMENT) {
  401824:	68bb      	ldr	r3, [r7, #8]
  401826:	f64f 72ff 	movw	r2, #65535	; 0xffff
  40182a:	4293      	cmp	r3, r2
  40182c:	d101      	bne.n	401832 <pwm_init+0x62>
			return result;
  40182e:	68bb      	ldr	r3, [r7, #8]
  401830:	e008      	b.n	401844 <pwm_init+0x74>
		}

		clock |= (result << 16);
  401832:	68bb      	ldr	r3, [r7, #8]
  401834:	041b      	lsls	r3, r3, #16
  401836:	68fa      	ldr	r2, [r7, #12]
  401838:	4313      	orrs	r3, r2
  40183a:	60fb      	str	r3, [r7, #12]
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  40183c:	687b      	ldr	r3, [r7, #4]
  40183e:	68fa      	ldr	r2, [r7, #12]
  401840:	601a      	str	r2, [r3, #0]
#endif
	return 0;
  401842:	2300      	movs	r3, #0
}
  401844:	4618      	mov	r0, r3
  401846:	3710      	adds	r7, #16
  401848:	46bd      	mov	sp, r7
  40184a:	bd80      	pop	{r7, pc}
  40184c:	00401755 	.word	0x00401755

00401850 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  401850:	b480      	push	{r7}
  401852:	b087      	sub	sp, #28
  401854:	af00      	add	r7, sp, #0
  401856:	6078      	str	r0, [r7, #4]
  401858:	6039      	str	r1, [r7, #0]
	uint32_t tmp_reg = 0;
  40185a:	2300      	movs	r3, #0
  40185c:	617b      	str	r3, [r7, #20]
	uint32_t ch_num = p_channel->channel;
  40185e:	683b      	ldr	r3, [r7, #0]
  401860:	681b      	ldr	r3, [r3, #0]
  401862:	613b      	str	r3, [r7, #16]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401864:	683b      	ldr	r3, [r7, #0]
  401866:	685b      	ldr	r3, [r3, #4]
  401868:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
  40186c:	683a      	ldr	r2, [r7, #0]
  40186e:	7a92      	ldrb	r2, [r2, #10]
  401870:	0252      	lsls	r2, r2, #9
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401872:	4313      	orrs	r3, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
  401874:	683a      	ldr	r2, [r7, #0]
  401876:	8a92      	ldrh	r2, [r2, #20]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
  401878:	4313      	orrs	r3, r2
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
  40187a:	683a      	ldr	r2, [r7, #0]
  40187c:	7d92      	ldrb	r2, [r2, #22]
  40187e:	0412      	lsls	r2, r2, #16

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
  401880:	4313      	orrs	r3, r2
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
  401882:	683a      	ldr	r2, [r7, #0]
  401884:	7dd2      	ldrb	r2, [r2, #23]
  401886:	0452      	lsls	r2, r2, #17
	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
  401888:	4313      	orrs	r3, r2
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
  40188a:	683a      	ldr	r2, [r7, #0]
  40188c:	7e12      	ldrb	r2, [r2, #24]
  40188e:	0492      	lsls	r2, r2, #18
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
  401890:	4313      	orrs	r3, r2
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
  401892:	683a      	ldr	r2, [r7, #0]
  401894:	8912      	ldrh	r2, [r2, #8]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401896:	4313      	orrs	r3, r2
  401898:	617b      	str	r3, [r7, #20]
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  40189a:	687a      	ldr	r2, [r7, #4]
  40189c:	693b      	ldr	r3, [r7, #16]
  40189e:	3310      	adds	r3, #16
  4018a0:	015b      	lsls	r3, r3, #5
  4018a2:	4413      	add	r3, r2
  4018a4:	697a      	ldr	r2, [r7, #20]
  4018a6:	601a      	str	r2, [r3, #0]

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  4018a8:	683b      	ldr	r3, [r7, #0]
  4018aa:	68da      	ldr	r2, [r3, #12]
  4018ac:	6879      	ldr	r1, [r7, #4]
  4018ae:	693b      	ldr	r3, [r7, #16]
  4018b0:	3310      	adds	r3, #16
  4018b2:	015b      	lsls	r3, r3, #5
  4018b4:	440b      	add	r3, r1
  4018b6:	605a      	str	r2, [r3, #4]

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  4018b8:	683b      	ldr	r3, [r7, #0]
  4018ba:	691a      	ldr	r2, [r3, #16]
  4018bc:	6879      	ldr	r1, [r7, #4]
  4018be:	693b      	ldr	r3, [r7, #16]
  4018c0:	015b      	lsls	r3, r3, #5
  4018c2:	440b      	add	r3, r1
  4018c4:	f503 7302 	add.w	r3, r3, #520	; 0x208
  4018c8:	605a      	str	r2, [r3, #4]
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  4018ca:	683b      	ldr	r3, [r7, #0]
  4018cc:	7d9b      	ldrb	r3, [r3, #22]
  4018ce:	2b00      	cmp	r3, #0
  4018d0:	d00d      	beq.n	4018ee <pwm_channel_init+0x9e>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
  4018d2:	683b      	ldr	r3, [r7, #0]
  4018d4:	8b9b      	ldrh	r3, [r3, #28]
  4018d6:	041b      	lsls	r3, r3, #16
  4018d8:	461a      	mov	r2, r3
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  4018da:	683b      	ldr	r3, [r7, #0]
  4018dc:	8b5b      	ldrh	r3, [r3, #26]
  4018de:	431a      	orrs	r2, r3
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  4018e0:	6879      	ldr	r1, [r7, #4]
  4018e2:	693b      	ldr	r3, [r7, #16]
  4018e4:	015b      	lsls	r3, r3, #5
  4018e6:	440b      	add	r3, r1
  4018e8:	f503 7306 	add.w	r3, r3, #536	; 0x218
  4018ec:	601a      	str	r2, [r3, #0]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  4018ee:	687b      	ldr	r3, [r7, #4]
  4018f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  4018f2:	693b      	ldr	r3, [r7, #16]
  4018f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  4018f8:	fa01 f303 	lsl.w	r3, r1, r3
  4018fc:	43db      	mvns	r3, r3
  4018fe:	4013      	ands	r3, r2
  401900:	617b      	str	r3, [r7, #20]
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  401902:	683b      	ldr	r3, [r7, #0]
  401904:	7f9b      	ldrb	r3, [r3, #30]
  401906:	461a      	mov	r2, r3
  401908:	693b      	ldr	r3, [r7, #16]
  40190a:	409a      	lsls	r2, r3
			(((p_channel->output_selection.b_override_pwml) << ch_num)
  40190c:	683b      	ldr	r3, [r7, #0]
  40190e:	7fdb      	ldrb	r3, [r3, #31]
  401910:	4619      	mov	r1, r3
  401912:	693b      	ldr	r3, [r7, #16]
  401914:	fa01 f303 	lsl.w	r3, r1, r3
					<< 16);
  401918:	041b      	lsls	r3, r3, #16
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  40191a:	4313      	orrs	r3, r2
  40191c:	461a      	mov	r2, r3
  40191e:	697b      	ldr	r3, [r7, #20]
  401920:	4313      	orrs	r3, r2
  401922:	617b      	str	r3, [r7, #20]
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  401924:	687b      	ldr	r3, [r7, #4]
  401926:	697a      	ldr	r2, [r7, #20]
  401928:	649a      	str	r2, [r3, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  40192a:	687b      	ldr	r3, [r7, #4]
  40192c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  40192e:	693b      	ldr	r3, [r7, #16]
  401930:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  401934:	fa01 f303 	lsl.w	r3, r1, r3
  401938:	43db      	mvns	r3, r3
  40193a:	4013      	ands	r3, r2
  40193c:	617b      	str	r3, [r7, #20]
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  40193e:	683b      	ldr	r3, [r7, #0]
  401940:	f893 3020 	ldrb.w	r3, [r3, #32]
  401944:	461a      	mov	r2, r3
  401946:	693b      	ldr	r3, [r7, #16]
  401948:	409a      	lsls	r2, r3
			(((p_channel->output_selection.override_level_pwml) << ch_num)
  40194a:	683b      	ldr	r3, [r7, #0]
  40194c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
  401950:	4619      	mov	r1, r3
  401952:	693b      	ldr	r3, [r7, #16]
  401954:	fa01 f303 	lsl.w	r3, r1, r3
					<< 16);
  401958:	041b      	lsls	r3, r3, #16
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  40195a:	4313      	orrs	r3, r2
  40195c:	461a      	mov	r2, r3
  40195e:	697b      	ldr	r3, [r7, #20]
  401960:	4313      	orrs	r3, r2
  401962:	617b      	str	r3, [r7, #20]
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  401964:	687b      	ldr	r3, [r7, #4]
  401966:	697a      	ldr	r2, [r7, #20]
  401968:	645a      	str	r2, [r3, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  40196a:	693b      	ldr	r3, [r7, #16]
  40196c:	2201      	movs	r2, #1
  40196e:	fa02 f303 	lsl.w	r3, r2, r3
  401972:	60fb      	str	r3, [r7, #12]
	if (p_channel->b_sync_ch) {
  401974:	683b      	ldr	r3, [r7, #0]
  401976:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
  40197a:	2b00      	cmp	r3, #0
  40197c:	d006      	beq.n	40198c <pwm_channel_init+0x13c>
		p_pwm->PWM_SCM |= channel;
  40197e:	687b      	ldr	r3, [r7, #4]
  401980:	6a1a      	ldr	r2, [r3, #32]
  401982:	68fb      	ldr	r3, [r7, #12]
  401984:	431a      	orrs	r2, r3
  401986:	687b      	ldr	r3, [r7, #4]
  401988:	621a      	str	r2, [r3, #32]
  40198a:	e006      	b.n	40199a <pwm_channel_init+0x14a>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  40198c:	687b      	ldr	r3, [r7, #4]
  40198e:	6a1a      	ldr	r2, [r3, #32]
  401990:	68fb      	ldr	r3, [r7, #12]
  401992:	43db      	mvns	r3, r3
  401994:	401a      	ands	r2, r3
  401996:	687b      	ldr	r3, [r7, #4]
  401998:	621a      	str	r2, [r3, #32]
	}

	/* Fault Protection Value Register */
#if (SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	if (p_channel->ul_fault_output_pwmh == PWM_HIGHZ) {
  40199a:	683b      	ldr	r3, [r7, #0]
  40199c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  4019a0:	2b02      	cmp	r3, #2
  4019a2:	d10b      	bne.n	4019bc <pwm_channel_init+0x16c>
		p_pwm->PWM_FPV2 |= (0x01 << ch_num);
  4019a4:	687b      	ldr	r3, [r7, #4]
  4019a6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  4019aa:	693a      	ldr	r2, [r7, #16]
  4019ac:	2101      	movs	r1, #1
  4019ae:	fa01 f202 	lsl.w	r2, r1, r2
  4019b2:	431a      	orrs	r2, r3
  4019b4:	687b      	ldr	r3, [r7, #4]
  4019b6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  4019ba:	e024      	b.n	401a06 <pwm_channel_init+0x1b6>
	} else {
		p_pwm->PWM_FPV2 &= ~(0x01 << ch_num);
  4019bc:	687b      	ldr	r3, [r7, #4]
  4019be:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  4019c2:	693a      	ldr	r2, [r7, #16]
  4019c4:	2101      	movs	r1, #1
  4019c6:	fa01 f202 	lsl.w	r2, r1, r2
  4019ca:	43d2      	mvns	r2, r2
  4019cc:	401a      	ands	r2, r3
  4019ce:	687b      	ldr	r3, [r7, #4]
  4019d0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  4019d4:	683b      	ldr	r3, [r7, #0]
  4019d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  4019da:	2b01      	cmp	r3, #1
  4019dc:	d109      	bne.n	4019f2 <pwm_channel_init+0x1a2>
			p_pwm->PWM_FPV1 |= (0x01 << ch_num);
  4019de:	687b      	ldr	r3, [r7, #4]
  4019e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4019e2:	693a      	ldr	r2, [r7, #16]
  4019e4:	2101      	movs	r1, #1
  4019e6:	fa01 f202 	lsl.w	r2, r1, r2
  4019ea:	431a      	orrs	r2, r3
  4019ec:	687b      	ldr	r3, [r7, #4]
  4019ee:	669a      	str	r2, [r3, #104]	; 0x68
  4019f0:	e009      	b.n	401a06 <pwm_channel_init+0x1b6>
		} else {
			p_pwm->PWM_FPV1 &= (~(0x01 << ch_num));
  4019f2:	687b      	ldr	r3, [r7, #4]
  4019f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4019f6:	693a      	ldr	r2, [r7, #16]
  4019f8:	2101      	movs	r1, #1
  4019fa:	fa01 f202 	lsl.w	r2, r1, r2
  4019fe:	43d2      	mvns	r2, r2
  401a00:	401a      	ands	r2, r3
  401a02:	687b      	ldr	r3, [r7, #4]
  401a04:	669a      	str	r2, [r3, #104]	; 0x68
		}
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGHZ) {
  401a06:	683b      	ldr	r3, [r7, #0]
  401a08:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
  401a0c:	2b02      	cmp	r3, #2
  401a0e:	d10c      	bne.n	401a2a <pwm_channel_init+0x1da>
		p_pwm->PWM_FPV2 |= ((0x01 << ch_num) << 16);
  401a10:	687b      	ldr	r3, [r7, #4]
  401a12:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  401a16:	693a      	ldr	r2, [r7, #16]
  401a18:	2101      	movs	r1, #1
  401a1a:	fa01 f202 	lsl.w	r2, r1, r2
  401a1e:	0412      	lsls	r2, r2, #16
  401a20:	431a      	orrs	r2, r3
  401a22:	687b      	ldr	r3, [r7, #4]
  401a24:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  401a28:	e027      	b.n	401a7a <pwm_channel_init+0x22a>
	} else {
		p_pwm->PWM_FPV2 &= ~((0x01 << ch_num) << 16);
  401a2a:	687b      	ldr	r3, [r7, #4]
  401a2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  401a30:	693a      	ldr	r2, [r7, #16]
  401a32:	2101      	movs	r1, #1
  401a34:	fa01 f202 	lsl.w	r2, r1, r2
  401a38:	0412      	lsls	r2, r2, #16
  401a3a:	43d2      	mvns	r2, r2
  401a3c:	401a      	ands	r2, r3
  401a3e:	687b      	ldr	r3, [r7, #4]
  401a40:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  401a44:	683b      	ldr	r3, [r7, #0]
  401a46:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
  401a4a:	2b01      	cmp	r3, #1
  401a4c:	d10a      	bne.n	401a64 <pwm_channel_init+0x214>
			p_pwm->PWM_FPV1 |= ((0x01 << ch_num) << 16);
  401a4e:	687b      	ldr	r3, [r7, #4]
  401a50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401a52:	693a      	ldr	r2, [r7, #16]
  401a54:	2101      	movs	r1, #1
  401a56:	fa01 f202 	lsl.w	r2, r1, r2
  401a5a:	0412      	lsls	r2, r2, #16
  401a5c:	431a      	orrs	r2, r3
  401a5e:	687b      	ldr	r3, [r7, #4]
  401a60:	669a      	str	r2, [r3, #104]	; 0x68
  401a62:	e00a      	b.n	401a7a <pwm_channel_init+0x22a>
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
  401a64:	687b      	ldr	r3, [r7, #4]
  401a66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401a68:	693a      	ldr	r2, [r7, #16]
  401a6a:	2101      	movs	r1, #1
  401a6c:	fa01 f202 	lsl.w	r2, r1, r2
  401a70:	0412      	lsls	r2, r2, #16
  401a72:	43d2      	mvns	r2, r2
  401a74:	401a      	ands	r2, r3
  401a76:	687b      	ldr	r3, [r7, #4]
  401a78:	669a      	str	r2, [r3, #104]	; 0x68
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
  401a7a:	2300      	movs	r3, #0
  401a7c:	60bb      	str	r3, [r7, #8]
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  401a7e:	693b      	ldr	r3, [r7, #16]
  401a80:	00db      	lsls	r3, r3, #3
  401a82:	613b      	str	r3, [r7, #16]
	fault_enable_reg = p_pwm->PWM_FPE;
  401a84:	687b      	ldr	r3, [r7, #4]
  401a86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
  401a88:	60bb      	str	r3, [r7, #8]
	fault_enable_reg &= ~(0xFF << ch_num);
  401a8a:	693b      	ldr	r3, [r7, #16]
  401a8c:	22ff      	movs	r2, #255	; 0xff
  401a8e:	fa02 f303 	lsl.w	r3, r2, r3
  401a92:	43db      	mvns	r3, r3
  401a94:	461a      	mov	r2, r3
  401a96:	68bb      	ldr	r3, [r7, #8]
  401a98:	4013      	ands	r3, r2
  401a9a:	60bb      	str	r3, [r7, #8]
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  401a9c:	683b      	ldr	r3, [r7, #0]
  401a9e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
  401aa2:	461a      	mov	r2, r3
  401aa4:	693b      	ldr	r3, [r7, #16]
  401aa6:	fa02 f303 	lsl.w	r3, r2, r3
  401aaa:	461a      	mov	r2, r3
  401aac:	68bb      	ldr	r3, [r7, #8]
  401aae:	4313      	orrs	r3, r2
  401ab0:	60bb      	str	r3, [r7, #8]
	p_pwm->PWM_FPE = fault_enable_reg;
  401ab2:	687b      	ldr	r3, [r7, #4]
  401ab4:	68ba      	ldr	r2, [r7, #8]
  401ab6:	66da      	str	r2, [r3, #108]	; 0x6c
	}
	p_pwm->PWM_CH_NUM_0X400[ch_num].PWM_CAE =
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#elif (SAMV70 || SAMV71 || SAME70 || SAMS70)
	if (!ch_num) {
  401ab8:	693b      	ldr	r3, [r7, #16]
  401aba:	2b00      	cmp	r3, #0
  401abc:	d115      	bne.n	401aea <pwm_channel_init+0x29a>
		if (p_channel->spread_spectrum_mode ==
  401abe:	683b      	ldr	r3, [r7, #0]
  401ac0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
  401ac4:	2b01      	cmp	r3, #1
  401ac6:	d109      	bne.n	401adc <pwm_channel_init+0x28c>
		PWM_SPREAD_SPECTRUM_MODE_RANDOM) {
			p_pwm->PWM_SSPR = PWM_SSPR_SPRD(p_channel->ul_spread) |
  401ac8:	683b      	ldr	r3, [r7, #0]
  401aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401acc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401ad0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
  401ad4:	687b      	ldr	r3, [r7, #4]
  401ad6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  401ada:	e006      	b.n	401aea <pwm_channel_init+0x29a>
			PWM_SSPR_SPRDM;
			} else {
			p_pwm->PWM_SSPR = PWM_SSPR_SPRD(p_channel->ul_spread);
  401adc:	683b      	ldr	r3, [r7, #0]
  401ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401ae0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  401ae4:	687b      	ldr	r3, [r7, #4]
  401ae6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		}
	}
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
  401aea:	687a      	ldr	r2, [r7, #4]
  401aec:	693b      	ldr	r3, [r7, #16]
  401aee:	3310      	adds	r3, #16
  401af0:	015b      	lsls	r3, r3, #5
  401af2:	4413      	add	r3, r2
  401af4:	681b      	ldr	r3, [r3, #0]
  401af6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
  401afa:	6879      	ldr	r1, [r7, #4]
  401afc:	693b      	ldr	r3, [r7, #16]
  401afe:	3310      	adds	r3, #16
  401b00:	015b      	lsls	r3, r3, #5
  401b02:	440b      	add	r3, r1
  401b04:	601a      	str	r2, [r3, #0]
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
  401b06:	687a      	ldr	r2, [r7, #4]
  401b08:	693b      	ldr	r3, [r7, #16]
  401b0a:	3310      	adds	r3, #16
  401b0c:	015b      	lsls	r3, r3, #5
  401b0e:	4413      	add	r3, r2
  401b10:	681a      	ldr	r2, [r3, #0]
  401b12:	683b      	ldr	r3, [r7, #0]
  401b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401b16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  401b1a:	431a      	orrs	r2, r3
  401b1c:	6879      	ldr	r1, [r7, #4]
  401b1e:	693b      	ldr	r3, [r7, #16]
  401b20:	3310      	adds	r3, #16
  401b22:	015b      	lsls	r3, r3, #5
  401b24:	440b      	add	r3, r1
  401b26:	601a      	str	r2, [r3, #0]
#endif

	return 0;
  401b28:	2300      	movs	r3, #0
}
  401b2a:	4618      	mov	r0, r3
  401b2c:	371c      	adds	r7, #28
  401b2e:	46bd      	mov	sp, r7
  401b30:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b34:	4770      	bx	lr
  401b36:	bf00      	nop

00401b38 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
  401b38:	b480      	push	{r7}
  401b3a:	b087      	sub	sp, #28
  401b3c:	af00      	add	r7, sp, #0
  401b3e:	60f8      	str	r0, [r7, #12]
  401b40:	60b9      	str	r1, [r7, #8]
  401b42:	607a      	str	r2, [r7, #4]
	uint32_t ch_num = p_channel->channel;
  401b44:	68bb      	ldr	r3, [r7, #8]
  401b46:	681b      	ldr	r3, [r3, #0]
  401b48:	617b      	str	r3, [r7, #20]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  401b4a:	68bb      	ldr	r3, [r7, #8]
  401b4c:	691a      	ldr	r2, [r3, #16]
  401b4e:	687b      	ldr	r3, [r7, #4]
  401b50:	429a      	cmp	r2, r3
  401b52:	d202      	bcs.n	401b5a <pwm_channel_update_duty+0x22>
		return PWM_INVALID_ARGUMENT;
  401b54:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401b58:	e00b      	b.n	401b72 <pwm_channel_update_duty+0x3a>
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
  401b5a:	68bb      	ldr	r3, [r7, #8]
  401b5c:	687a      	ldr	r2, [r7, #4]
  401b5e:	60da      	str	r2, [r3, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
  401b60:	68fa      	ldr	r2, [r7, #12]
  401b62:	697b      	ldr	r3, [r7, #20]
  401b64:	015b      	lsls	r3, r3, #5
  401b66:	4413      	add	r3, r2
  401b68:	f503 7302 	add.w	r3, r3, #520	; 0x208
  401b6c:	687a      	ldr	r2, [r7, #4]
  401b6e:	601a      	str	r2, [r3, #0]
#endif
	}

	return 0;
  401b70:	2300      	movs	r3, #0
}
  401b72:	4618      	mov	r0, r3
  401b74:	371c      	adds	r7, #28
  401b76:	46bd      	mov	sp, r7
  401b78:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b7c:	4770      	bx	lr
  401b7e:	bf00      	nop

00401b80 <pwm_channel_enable>:
 *
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
  401b80:	b480      	push	{r7}
  401b82:	b083      	sub	sp, #12
  401b84:	af00      	add	r7, sp, #0
  401b86:	6078      	str	r0, [r7, #4]
  401b88:	6039      	str	r1, [r7, #0]
	p_pwm->PWM_ENA = (1 << ul_channel);
  401b8a:	683b      	ldr	r3, [r7, #0]
  401b8c:	2201      	movs	r2, #1
  401b8e:	fa02 f303 	lsl.w	r3, r2, r3
  401b92:	461a      	mov	r2, r3
  401b94:	687b      	ldr	r3, [r7, #4]
  401b96:	605a      	str	r2, [r3, #4]
}
  401b98:	370c      	adds	r7, #12
  401b9a:	46bd      	mov	sp, r7
  401b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ba0:	4770      	bx	lr
  401ba2:	bf00      	nop

00401ba4 <pwm_channel_disable>:
 *
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
  401ba4:	b480      	push	{r7}
  401ba6:	b083      	sub	sp, #12
  401ba8:	af00      	add	r7, sp, #0
  401baa:	6078      	str	r0, [r7, #4]
  401bac:	6039      	str	r1, [r7, #0]
	p_pwm->PWM_DIS = (1 << ul_channel);
  401bae:	683b      	ldr	r3, [r7, #0]
  401bb0:	2201      	movs	r2, #1
  401bb2:	fa02 f303 	lsl.w	r3, r2, r3
  401bb6:	461a      	mov	r2, r3
  401bb8:	687b      	ldr	r3, [r7, #4]
  401bba:	609a      	str	r2, [r3, #8]
}
  401bbc:	370c      	adds	r7, #12
  401bbe:	46bd      	mov	sp, r7
  401bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bc4:	4770      	bx	lr
  401bc6:	bf00      	nop

00401bc8 <pwm_channel_get_interrupt_status>:
 * \param p_pwm Pointer to a PWM instance.
 *
 * \return Channel counter event and fault protection trigger interrupt status.
 */
uint32_t pwm_channel_get_interrupt_status(Pwm *p_pwm)
{
  401bc8:	b480      	push	{r7}
  401bca:	b083      	sub	sp, #12
  401bcc:	af00      	add	r7, sp, #0
  401bce:	6078      	str	r0, [r7, #4]
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	return p_pwm->PWM_ISR;
#else
	return p_pwm->PWM_ISR1;
  401bd0:	687b      	ldr	r3, [r7, #4]
  401bd2:	69db      	ldr	r3, [r3, #28]
#endif
}
  401bd4:	4618      	mov	r0, r3
  401bd6:	370c      	adds	r7, #12
  401bd8:	46bd      	mov	sp, r7
  401bda:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bde:	4770      	bx	lr

00401be0 <pwm_channel_enable_interrupt>:
 * \param ul_fault Channel number to enable fault protection interrupt(ignored
 * by SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM).
 */
void pwm_channel_enable_interrupt(Pwm *p_pwm, uint32_t ul_event,
		uint32_t ul_fault)
{
  401be0:	b480      	push	{r7}
  401be2:	b085      	sub	sp, #20
  401be4:	af00      	add	r7, sp, #0
  401be6:	60f8      	str	r0, [r7, #12]
  401be8:	60b9      	str	r1, [r7, #8]
  401bea:	607a      	str	r2, [r7, #4]
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IER = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IER1 = (1 << ul_event) | (1 << (ul_fault + 16));
  401bec:	68bb      	ldr	r3, [r7, #8]
  401bee:	2201      	movs	r2, #1
  401bf0:	409a      	lsls	r2, r3
  401bf2:	687b      	ldr	r3, [r7, #4]
  401bf4:	3310      	adds	r3, #16
  401bf6:	4619      	mov	r1, r3
  401bf8:	2301      	movs	r3, #1
  401bfa:	408b      	lsls	r3, r1
  401bfc:	4313      	orrs	r3, r2
  401bfe:	461a      	mov	r2, r3
  401c00:	68fb      	ldr	r3, [r7, #12]
  401c02:	611a      	str	r2, [r3, #16]
#endif
}
  401c04:	3714      	adds	r7, #20
  401c06:	46bd      	mov	sp, r7
  401c08:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c0c:	4770      	bx	lr
  401c0e:	bf00      	nop

00401c10 <pwm_channel_disable_interrupt>:
 * \param ul_fault Bitmask of channel number to disable fault protection
 * interrupt(ignored by SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM).
 */
void pwm_channel_disable_interrupt(Pwm *p_pwm, uint32_t ul_event,
		uint32_t ul_fault)
{
  401c10:	b480      	push	{r7}
  401c12:	b085      	sub	sp, #20
  401c14:	af00      	add	r7, sp, #0
  401c16:	60f8      	str	r0, [r7, #12]
  401c18:	60b9      	str	r1, [r7, #8]
  401c1a:	607a      	str	r2, [r7, #4]
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IDR = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IDR1 = (1 << ul_event) | (1 << (ul_fault + 16));
  401c1c:	68bb      	ldr	r3, [r7, #8]
  401c1e:	2201      	movs	r2, #1
  401c20:	409a      	lsls	r2, r3
  401c22:	687b      	ldr	r3, [r7, #4]
  401c24:	3310      	adds	r3, #16
  401c26:	4619      	mov	r1, r3
  401c28:	2301      	movs	r3, #1
  401c2a:	408b      	lsls	r3, r1
  401c2c:	4313      	orrs	r3, r2
  401c2e:	461a      	mov	r2, r3
  401c30:	68fb      	ldr	r3, [r7, #12]
  401c32:	615a      	str	r2, [r3, #20]
#endif
}
  401c34:	3714      	adds	r7, #20
  401c36:	46bd      	mov	sp, r7
  401c38:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c3c:	4770      	bx	lr
  401c3e:	bf00      	nop

00401c40 <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  401c40:	b480      	push	{r7}
  401c42:	b083      	sub	sp, #12
  401c44:	af00      	add	r7, sp, #0
  401c46:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401c48:	687b      	ldr	r3, [r7, #4]
  401c4a:	2208      	movs	r2, #8
  401c4c:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  401c4e:	687b      	ldr	r3, [r7, #4]
  401c50:	2220      	movs	r2, #32
  401c52:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401c54:	687b      	ldr	r3, [r7, #4]
  401c56:	2204      	movs	r2, #4
  401c58:	601a      	str	r2, [r3, #0]
}
  401c5a:	370c      	adds	r7, #12
  401c5c:	46bd      	mov	sp, r7
  401c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c62:	4770      	bx	lr

00401c64 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  401c64:	b580      	push	{r7, lr}
  401c66:	b084      	sub	sp, #16
  401c68:	af00      	add	r7, sp, #0
  401c6a:	6078      	str	r0, [r7, #4]
  401c6c:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  401c6e:	2300      	movs	r3, #0
  401c70:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  401c72:	687b      	ldr	r3, [r7, #4]
  401c74:	f04f 32ff 	mov.w	r2, #4294967295
  401c78:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  401c7a:	687b      	ldr	r3, [r7, #4]
  401c7c:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  401c7e:	6878      	ldr	r0, [r7, #4]
  401c80:	4b0b      	ldr	r3, [pc, #44]	; (401cb0 <twihs_master_init+0x4c>)
  401c82:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  401c84:	6878      	ldr	r0, [r7, #4]
  401c86:	4b0b      	ldr	r3, [pc, #44]	; (401cb4 <twihs_master_init+0x50>)
  401c88:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401c8a:	683b      	ldr	r3, [r7, #0]
  401c8c:	685a      	ldr	r2, [r3, #4]
  401c8e:	683b      	ldr	r3, [r7, #0]
  401c90:	681b      	ldr	r3, [r3, #0]
  401c92:	6878      	ldr	r0, [r7, #4]
  401c94:	4611      	mov	r1, r2
  401c96:	461a      	mov	r2, r3
  401c98:	4b07      	ldr	r3, [pc, #28]	; (401cb8 <twihs_master_init+0x54>)
  401c9a:	4798      	blx	r3
  401c9c:	4603      	mov	r3, r0
  401c9e:	2b01      	cmp	r3, #1
  401ca0:	d101      	bne.n	401ca6 <twihs_master_init+0x42>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  401ca2:	2301      	movs	r3, #1
  401ca4:	60fb      	str	r3, [r7, #12]
	}

	return status;
  401ca6:	68fb      	ldr	r3, [r7, #12]
}
  401ca8:	4618      	mov	r0, r3
  401caa:	3710      	adds	r7, #16
  401cac:	46bd      	mov	sp, r7
  401cae:	bd80      	pop	{r7, pc}
  401cb0:	00401f4d 	.word	0x00401f4d
  401cb4:	00401c41 	.word	0x00401c41
  401cb8:	00401cbd 	.word	0x00401cbd

00401cbc <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  401cbc:	b480      	push	{r7}
  401cbe:	b087      	sub	sp, #28
  401cc0:	af00      	add	r7, sp, #0
  401cc2:	60f8      	str	r0, [r7, #12]
  401cc4:	60b9      	str	r1, [r7, #8]
  401cc6:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  401cc8:	2300      	movs	r3, #0
  401cca:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401ccc:	68bb      	ldr	r3, [r7, #8]
  401cce:	4a16      	ldr	r2, [pc, #88]	; (401d28 <twihs_set_speed+0x6c>)
  401cd0:	4293      	cmp	r3, r2
  401cd2:	d901      	bls.n	401cd8 <twihs_set_speed+0x1c>
		return FAIL;
  401cd4:	2301      	movs	r3, #1
  401cd6:	e021      	b.n	401d1c <twihs_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401cd8:	68bb      	ldr	r3, [r7, #8]
  401cda:	005b      	lsls	r3, r3, #1
  401cdc:	687a      	ldr	r2, [r7, #4]
  401cde:	fbb2 f3f3 	udiv	r3, r2, r3
  401ce2:	3b04      	subs	r3, #4
  401ce4:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401ce6:	e005      	b.n	401cf4 <twihs_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  401ce8:	697b      	ldr	r3, [r7, #20]
  401cea:	3301      	adds	r3, #1
  401cec:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWIHS_CLK_DIVIDER;
  401cee:	693b      	ldr	r3, [r7, #16]
  401cf0:	085b      	lsrs	r3, r3, #1
  401cf2:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401cf4:	693b      	ldr	r3, [r7, #16]
  401cf6:	2bff      	cmp	r3, #255	; 0xff
  401cf8:	d902      	bls.n	401d00 <twihs_set_speed+0x44>
  401cfa:	697b      	ldr	r3, [r7, #20]
  401cfc:	2b06      	cmp	r3, #6
  401cfe:	d9f3      	bls.n	401ce8 <twihs_set_speed+0x2c>
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401d00:	693b      	ldr	r3, [r7, #16]
  401d02:	b2da      	uxtb	r2, r3
  401d04:	693b      	ldr	r3, [r7, #16]
  401d06:	021b      	lsls	r3, r3, #8
  401d08:	b29b      	uxth	r3, r3
  401d0a:	431a      	orrs	r2, r3
			TWIHS_CWGR_CKDIV(ckdiv);
  401d0c:	697b      	ldr	r3, [r7, #20]
  401d0e:	041b      	lsls	r3, r3, #16
  401d10:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401d14:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
  401d16:	68fb      	ldr	r3, [r7, #12]
  401d18:	611a      	str	r2, [r3, #16]
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
			TWIHS_CWGR_CKDIV(ckdiv);

	return PASS;
  401d1a:	2300      	movs	r3, #0
}
  401d1c:	4618      	mov	r0, r3
  401d1e:	371c      	adds	r7, #28
  401d20:	46bd      	mov	sp, r7
  401d22:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d26:	4770      	bx	lr
  401d28:	00061a80 	.word	0x00061a80

00401d2c <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  401d2c:	b480      	push	{r7}
  401d2e:	b085      	sub	sp, #20
  401d30:	af00      	add	r7, sp, #0
  401d32:	6078      	str	r0, [r7, #4]
  401d34:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  401d36:	683b      	ldr	r3, [r7, #0]
  401d38:	2b00      	cmp	r3, #0
  401d3a:	d101      	bne.n	401d40 <twihs_mk_addr+0x14>
		return 0;
  401d3c:	2300      	movs	r3, #0
  401d3e:	e01d      	b.n	401d7c <twihs_mk_addr+0x50>

	val = addr[0];
  401d40:	687b      	ldr	r3, [r7, #4]
  401d42:	781b      	ldrb	r3, [r3, #0]
  401d44:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  401d46:	683b      	ldr	r3, [r7, #0]
  401d48:	2b01      	cmp	r3, #1
  401d4a:	dd09      	ble.n	401d60 <twihs_mk_addr+0x34>
		val <<= 8;
  401d4c:	68fb      	ldr	r3, [r7, #12]
  401d4e:	021b      	lsls	r3, r3, #8
  401d50:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  401d52:	687b      	ldr	r3, [r7, #4]
  401d54:	3301      	adds	r3, #1
  401d56:	781b      	ldrb	r3, [r3, #0]
  401d58:	461a      	mov	r2, r3
  401d5a:	68fb      	ldr	r3, [r7, #12]
  401d5c:	4313      	orrs	r3, r2
  401d5e:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  401d60:	683b      	ldr	r3, [r7, #0]
  401d62:	2b02      	cmp	r3, #2
  401d64:	dd09      	ble.n	401d7a <twihs_mk_addr+0x4e>
		val <<= 8;
  401d66:	68fb      	ldr	r3, [r7, #12]
  401d68:	021b      	lsls	r3, r3, #8
  401d6a:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  401d6c:	687b      	ldr	r3, [r7, #4]
  401d6e:	3302      	adds	r3, #2
  401d70:	781b      	ldrb	r3, [r3, #0]
  401d72:	461a      	mov	r2, r3
  401d74:	68fb      	ldr	r3, [r7, #12]
  401d76:	4313      	orrs	r3, r2
  401d78:	60fb      	str	r3, [r7, #12]
	}
	return val;
  401d7a:	68fb      	ldr	r3, [r7, #12]
}
  401d7c:	4618      	mov	r0, r3
  401d7e:	3714      	adds	r7, #20
  401d80:	46bd      	mov	sp, r7
  401d82:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d86:	4770      	bx	lr

00401d88 <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401d88:	b580      	push	{r7, lr}
  401d8a:	b086      	sub	sp, #24
  401d8c:	af00      	add	r7, sp, #0
  401d8e:	6078      	str	r0, [r7, #4]
  401d90:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401d92:	683b      	ldr	r3, [r7, #0]
  401d94:	68db      	ldr	r3, [r3, #12]
  401d96:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401d98:	683b      	ldr	r3, [r7, #0]
  401d9a:	689b      	ldr	r3, [r3, #8]
  401d9c:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  401d9e:	f643 2398 	movw	r3, #15000	; 0x3a98
  401da2:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  401da4:	697b      	ldr	r3, [r7, #20]
  401da6:	2b00      	cmp	r3, #0
  401da8:	d101      	bne.n	401dae <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  401daa:	2301      	movs	r3, #1
  401dac:	e059      	b.n	401e62 <twihs_master_read+0xda>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401dae:	687b      	ldr	r3, [r7, #4]
  401db0:	2200      	movs	r2, #0
  401db2:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401db4:	683b      	ldr	r3, [r7, #0]
  401db6:	7c1b      	ldrb	r3, [r3, #16]
  401db8:	041b      	lsls	r3, r3, #16
  401dba:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401dbe:	683b      	ldr	r3, [r7, #0]
  401dc0:	685b      	ldr	r3, [r3, #4]
  401dc2:	021b      	lsls	r3, r3, #8
  401dc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401dc8:	4313      	orrs	r3, r2
  401dca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  401dce:	687b      	ldr	r3, [r7, #4]
  401dd0:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401dd2:	687b      	ldr	r3, [r7, #4]
  401dd4:	2200      	movs	r2, #0
  401dd6:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401dd8:	683a      	ldr	r2, [r7, #0]
  401dda:	683b      	ldr	r3, [r7, #0]
  401ddc:	685b      	ldr	r3, [r3, #4]
  401dde:	4610      	mov	r0, r2
  401de0:	4619      	mov	r1, r3
  401de2:	4b22      	ldr	r3, [pc, #136]	; (401e6c <twihs_master_read+0xe4>)
  401de4:	4798      	blx	r3
  401de6:	4602      	mov	r2, r0
  401de8:	687b      	ldr	r3, [r7, #4]
  401dea:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401dec:	687b      	ldr	r3, [r7, #4]
  401dee:	2201      	movs	r2, #1
  401df0:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  401df2:	e029      	b.n	401e48 <twihs_master_read+0xc0>
		status = p_twihs->TWIHS_SR;
  401df4:	687b      	ldr	r3, [r7, #4]
  401df6:	6a1b      	ldr	r3, [r3, #32]
  401df8:	60bb      	str	r3, [r7, #8]
		if (status & TWIHS_SR_NACK) {
  401dfa:	68bb      	ldr	r3, [r7, #8]
  401dfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401e00:	2b00      	cmp	r3, #0
  401e02:	d001      	beq.n	401e08 <twihs_master_read+0x80>
			return TWIHS_RECEIVE_NACK;
  401e04:	2305      	movs	r3, #5
  401e06:	e02c      	b.n	401e62 <twihs_master_read+0xda>
		}
		if (!timeout--) {
  401e08:	68fb      	ldr	r3, [r7, #12]
  401e0a:	1e5a      	subs	r2, r3, #1
  401e0c:	60fa      	str	r2, [r7, #12]
  401e0e:	2b00      	cmp	r3, #0
  401e10:	d101      	bne.n	401e16 <twihs_master_read+0x8e>
			return TWIHS_ERROR_TIMEOUT;
  401e12:	2309      	movs	r3, #9
  401e14:	e025      	b.n	401e62 <twihs_master_read+0xda>
		}
		/* Last byte ? */
		if (cnt == 1) {
  401e16:	697b      	ldr	r3, [r7, #20]
  401e18:	2b01      	cmp	r3, #1
  401e1a:	d102      	bne.n	401e22 <twihs_master_read+0x9a>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401e1c:	687b      	ldr	r3, [r7, #4]
  401e1e:	2202      	movs	r2, #2
  401e20:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  401e22:	68bb      	ldr	r3, [r7, #8]
  401e24:	f003 0302 	and.w	r3, r3, #2
  401e28:	2b00      	cmp	r3, #0
  401e2a:	d100      	bne.n	401e2e <twihs_master_read+0xa6>
			continue;
  401e2c:	e00c      	b.n	401e48 <twihs_master_read+0xc0>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  401e2e:	693b      	ldr	r3, [r7, #16]
  401e30:	1c5a      	adds	r2, r3, #1
  401e32:	613a      	str	r2, [r7, #16]
  401e34:	687a      	ldr	r2, [r7, #4]
  401e36:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401e38:	b2d2      	uxtb	r2, r2
  401e3a:	701a      	strb	r2, [r3, #0]

		cnt--;
  401e3c:	697b      	ldr	r3, [r7, #20]
  401e3e:	3b01      	subs	r3, #1
  401e40:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  401e42:	f643 2398 	movw	r3, #15000	; 0x3a98
  401e46:	60fb      	str	r3, [r7, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;

	while (cnt > 0) {
  401e48:	697b      	ldr	r3, [r7, #20]
  401e4a:	2b00      	cmp	r3, #0
  401e4c:	d1d2      	bne.n	401df4 <twihs_master_read+0x6c>

		cnt--;
		timeout = TWIHS_TIMEOUT;
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401e4e:	bf00      	nop
  401e50:	687b      	ldr	r3, [r7, #4]
  401e52:	6a1b      	ldr	r3, [r3, #32]
  401e54:	f003 0301 	and.w	r3, r3, #1
  401e58:	2b00      	cmp	r3, #0
  401e5a:	d0f9      	beq.n	401e50 <twihs_master_read+0xc8>
	}

	p_twihs->TWIHS_SR;
  401e5c:	687b      	ldr	r3, [r7, #4]
  401e5e:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  401e60:	2300      	movs	r3, #0
}
  401e62:	4618      	mov	r0, r3
  401e64:	3718      	adds	r7, #24
  401e66:	46bd      	mov	sp, r7
  401e68:	bd80      	pop	{r7, pc}
  401e6a:	bf00      	nop
  401e6c:	00401d2d 	.word	0x00401d2d

00401e70 <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401e70:	b580      	push	{r7, lr}
  401e72:	b086      	sub	sp, #24
  401e74:	af00      	add	r7, sp, #0
  401e76:	6078      	str	r0, [r7, #4]
  401e78:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401e7a:	683b      	ldr	r3, [r7, #0]
  401e7c:	68db      	ldr	r3, [r3, #12]
  401e7e:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401e80:	683b      	ldr	r3, [r7, #0]
  401e82:	689b      	ldr	r3, [r3, #8]
  401e84:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  401e86:	697b      	ldr	r3, [r7, #20]
  401e88:	2b00      	cmp	r3, #0
  401e8a:	d101      	bne.n	401e90 <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  401e8c:	2301      	movs	r3, #1
  401e8e:	e056      	b.n	401f3e <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401e90:	687b      	ldr	r3, [r7, #4]
  401e92:	2200      	movs	r2, #0
  401e94:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401e96:	683b      	ldr	r3, [r7, #0]
  401e98:	7c1b      	ldrb	r3, [r3, #16]
  401e9a:	041b      	lsls	r3, r3, #16
  401e9c:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401ea0:	683b      	ldr	r3, [r7, #0]
  401ea2:	685b      	ldr	r3, [r3, #4]
  401ea4:	021b      	lsls	r3, r3, #8
  401ea6:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401eaa:	431a      	orrs	r2, r3
  401eac:	687b      	ldr	r3, [r7, #4]
  401eae:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401eb0:	687b      	ldr	r3, [r7, #4]
  401eb2:	2200      	movs	r2, #0
  401eb4:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401eb6:	683a      	ldr	r2, [r7, #0]
  401eb8:	683b      	ldr	r3, [r7, #0]
  401eba:	685b      	ldr	r3, [r3, #4]
  401ebc:	4610      	mov	r0, r2
  401ebe:	4619      	mov	r1, r3
  401ec0:	4b21      	ldr	r3, [pc, #132]	; (401f48 <twihs_master_write+0xd8>)
  401ec2:	4798      	blx	r3
  401ec4:	4602      	mov	r2, r0
  401ec6:	687b      	ldr	r3, [r7, #4]
  401ec8:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  401eca:	e019      	b.n	401f00 <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  401ecc:	687b      	ldr	r3, [r7, #4]
  401ece:	6a1b      	ldr	r3, [r3, #32]
  401ed0:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401ed2:	68fb      	ldr	r3, [r7, #12]
  401ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401ed8:	2b00      	cmp	r3, #0
  401eda:	d001      	beq.n	401ee0 <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  401edc:	2305      	movs	r3, #5
  401ede:	e02e      	b.n	401f3e <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  401ee0:	68fb      	ldr	r3, [r7, #12]
  401ee2:	f003 0304 	and.w	r3, r3, #4
  401ee6:	2b00      	cmp	r3, #0
  401ee8:	d100      	bne.n	401eec <twihs_master_write+0x7c>
			continue;
  401eea:	e009      	b.n	401f00 <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  401eec:	693b      	ldr	r3, [r7, #16]
  401eee:	1c5a      	adds	r2, r3, #1
  401ef0:	613a      	str	r2, [r7, #16]
  401ef2:	781b      	ldrb	r3, [r3, #0]
  401ef4:	461a      	mov	r2, r3
  401ef6:	687b      	ldr	r3, [r7, #4]
  401ef8:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  401efa:	697b      	ldr	r3, [r7, #20]
  401efc:	3b01      	subs	r3, #1
  401efe:	617b      	str	r3, [r7, #20]
	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  401f00:	697b      	ldr	r3, [r7, #20]
  401f02:	2b00      	cmp	r3, #0
  401f04:	d1e2      	bne.n	401ecc <twihs_master_write+0x5c>

		cnt--;
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  401f06:	687b      	ldr	r3, [r7, #4]
  401f08:	6a1b      	ldr	r3, [r3, #32]
  401f0a:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401f0c:	68fb      	ldr	r3, [r7, #12]
  401f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401f12:	2b00      	cmp	r3, #0
  401f14:	d001      	beq.n	401f1a <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  401f16:	2305      	movs	r3, #5
  401f18:	e011      	b.n	401f3e <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  401f1a:	68fb      	ldr	r3, [r7, #12]
  401f1c:	f003 0304 	and.w	r3, r3, #4
  401f20:	2b00      	cmp	r3, #0
  401f22:	d004      	beq.n	401f2e <twihs_master_write+0xbe>
			break;
  401f24:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401f26:	687b      	ldr	r3, [r7, #4]
  401f28:	2202      	movs	r2, #2
  401f2a:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401f2c:	e000      	b.n	401f30 <twihs_master_write+0xc0>
		}

		if (status & TWIHS_SR_TXRDY) {
			break;
		}
	}
  401f2e:	e7ea      	b.n	401f06 <twihs_master_write+0x96>

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401f30:	687b      	ldr	r3, [r7, #4]
  401f32:	6a1b      	ldr	r3, [r3, #32]
  401f34:	f003 0301 	and.w	r3, r3, #1
  401f38:	2b00      	cmp	r3, #0
  401f3a:	d0f9      	beq.n	401f30 <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  401f3c:	2300      	movs	r3, #0
}
  401f3e:	4618      	mov	r0, r3
  401f40:	3718      	adds	r7, #24
  401f42:	46bd      	mov	sp, r7
  401f44:	bd80      	pop	{r7, pc}
  401f46:	bf00      	nop
  401f48:	00401d2d 	.word	0x00401d2d

00401f4c <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  401f4c:	b480      	push	{r7}
  401f4e:	b083      	sub	sp, #12
  401f50:	af00      	add	r7, sp, #0
  401f52:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401f54:	687b      	ldr	r3, [r7, #4]
  401f56:	2280      	movs	r2, #128	; 0x80
  401f58:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  401f5a:	687b      	ldr	r3, [r7, #4]
  401f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401f5e:	370c      	adds	r7, #12
  401f60:	46bd      	mov	sp, r7
  401f62:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f66:	4770      	bx	lr

00401f68 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401f68:	b480      	push	{r7}
  401f6a:	b085      	sub	sp, #20
  401f6c:	af00      	add	r7, sp, #0
  401f6e:	6078      	str	r0, [r7, #4]
  401f70:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401f72:	2300      	movs	r3, #0
  401f74:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401f76:	687b      	ldr	r3, [r7, #4]
  401f78:	22ac      	movs	r2, #172	; 0xac
  401f7a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401f7c:	683b      	ldr	r3, [r7, #0]
  401f7e:	681a      	ldr	r2, [r3, #0]
  401f80:	683b      	ldr	r3, [r7, #0]
  401f82:	685b      	ldr	r3, [r3, #4]
  401f84:	fbb2 f3f3 	udiv	r3, r2, r3
  401f88:	091b      	lsrs	r3, r3, #4
  401f8a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401f8c:	68fb      	ldr	r3, [r7, #12]
  401f8e:	2b00      	cmp	r3, #0
  401f90:	d003      	beq.n	401f9a <uart_init+0x32>
  401f92:	68fb      	ldr	r3, [r7, #12]
  401f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401f98:	d301      	bcc.n	401f9e <uart_init+0x36>
		return 1;
  401f9a:	2301      	movs	r3, #1
  401f9c:	e00a      	b.n	401fb4 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  401f9e:	687b      	ldr	r3, [r7, #4]
  401fa0:	68fa      	ldr	r2, [r7, #12]
  401fa2:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401fa4:	683b      	ldr	r3, [r7, #0]
  401fa6:	689a      	ldr	r2, [r3, #8]
  401fa8:	687b      	ldr	r3, [r7, #4]
  401faa:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401fac:	687b      	ldr	r3, [r7, #4]
  401fae:	2250      	movs	r2, #80	; 0x50
  401fb0:	601a      	str	r2, [r3, #0]

	return 0;
  401fb2:	2300      	movs	r3, #0
}
  401fb4:	4618      	mov	r0, r3
  401fb6:	3714      	adds	r7, #20
  401fb8:	46bd      	mov	sp, r7
  401fba:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fbe:	4770      	bx	lr

00401fc0 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401fc0:	b480      	push	{r7}
  401fc2:	b083      	sub	sp, #12
  401fc4:	af00      	add	r7, sp, #0
  401fc6:	6078      	str	r0, [r7, #4]
  401fc8:	460b      	mov	r3, r1
  401fca:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401fcc:	687b      	ldr	r3, [r7, #4]
  401fce:	695b      	ldr	r3, [r3, #20]
  401fd0:	f003 0302 	and.w	r3, r3, #2
  401fd4:	2b00      	cmp	r3, #0
  401fd6:	d101      	bne.n	401fdc <uart_write+0x1c>
		return 1;
  401fd8:	2301      	movs	r3, #1
  401fda:	e003      	b.n	401fe4 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401fdc:	78fa      	ldrb	r2, [r7, #3]
  401fde:	687b      	ldr	r3, [r7, #4]
  401fe0:	61da      	str	r2, [r3, #28]
	return 0;
  401fe2:	2300      	movs	r3, #0
}
  401fe4:	4618      	mov	r0, r3
  401fe6:	370c      	adds	r7, #12
  401fe8:	46bd      	mov	sp, r7
  401fea:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fee:	4770      	bx	lr

00401ff0 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401ff0:	b480      	push	{r7}
  401ff2:	b083      	sub	sp, #12
  401ff4:	af00      	add	r7, sp, #0
  401ff6:	6078      	str	r0, [r7, #4]
  401ff8:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401ffa:	687b      	ldr	r3, [r7, #4]
  401ffc:	695b      	ldr	r3, [r3, #20]
  401ffe:	f003 0301 	and.w	r3, r3, #1
  402002:	2b00      	cmp	r3, #0
  402004:	d101      	bne.n	40200a <uart_read+0x1a>
		return 1;
  402006:	2301      	movs	r3, #1
  402008:	e005      	b.n	402016 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40200a:	687b      	ldr	r3, [r7, #4]
  40200c:	699b      	ldr	r3, [r3, #24]
  40200e:	b2da      	uxtb	r2, r3
  402010:	683b      	ldr	r3, [r7, #0]
  402012:	701a      	strb	r2, [r3, #0]
	return 0;
  402014:	2300      	movs	r3, #0
}
  402016:	4618      	mov	r0, r3
  402018:	370c      	adds	r7, #12
  40201a:	46bd      	mov	sp, r7
  40201c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402020:	4770      	bx	lr
  402022:	bf00      	nop

00402024 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  402024:	b480      	push	{r7}
  402026:	b089      	sub	sp, #36	; 0x24
  402028:	af00      	add	r7, sp, #0
  40202a:	60f8      	str	r0, [r7, #12]
  40202c:	60b9      	str	r1, [r7, #8]
  40202e:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  402030:	68bb      	ldr	r3, [r7, #8]
  402032:	011a      	lsls	r2, r3, #4
  402034:	687b      	ldr	r3, [r7, #4]
  402036:	429a      	cmp	r2, r3
  402038:	d802      	bhi.n	402040 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40203a:	2310      	movs	r3, #16
  40203c:	61fb      	str	r3, [r7, #28]
  40203e:	e001      	b.n	402044 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  402040:	2308      	movs	r3, #8
  402042:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  402044:	687b      	ldr	r3, [r7, #4]
  402046:	00da      	lsls	r2, r3, #3
  402048:	69fb      	ldr	r3, [r7, #28]
  40204a:	68b9      	ldr	r1, [r7, #8]
  40204c:	fb01 f303 	mul.w	r3, r1, r3
  402050:	085b      	lsrs	r3, r3, #1
  402052:	441a      	add	r2, r3
  402054:	69fb      	ldr	r3, [r7, #28]
  402056:	68b9      	ldr	r1, [r7, #8]
  402058:	fb01 f303 	mul.w	r3, r1, r3
  40205c:	fbb2 f3f3 	udiv	r3, r2, r3
  402060:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  402062:	69bb      	ldr	r3, [r7, #24]
  402064:	08db      	lsrs	r3, r3, #3
  402066:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  402068:	69bb      	ldr	r3, [r7, #24]
  40206a:	f003 0307 	and.w	r3, r3, #7
  40206e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  402070:	697b      	ldr	r3, [r7, #20]
  402072:	2b00      	cmp	r3, #0
  402074:	d003      	beq.n	40207e <usart_set_async_baudrate+0x5a>
  402076:	697b      	ldr	r3, [r7, #20]
  402078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40207c:	d301      	bcc.n	402082 <usart_set_async_baudrate+0x5e>
		return 1;
  40207e:	2301      	movs	r3, #1
  402080:	e00f      	b.n	4020a2 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  402082:	69fb      	ldr	r3, [r7, #28]
  402084:	2b08      	cmp	r3, #8
  402086:	d105      	bne.n	402094 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  402088:	68fb      	ldr	r3, [r7, #12]
  40208a:	685b      	ldr	r3, [r3, #4]
  40208c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  402090:	68fb      	ldr	r3, [r7, #12]
  402092:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  402094:	693b      	ldr	r3, [r7, #16]
  402096:	041a      	lsls	r2, r3, #16
  402098:	697b      	ldr	r3, [r7, #20]
  40209a:	431a      	orrs	r2, r3
  40209c:	68fb      	ldr	r3, [r7, #12]
  40209e:	621a      	str	r2, [r3, #32]

	return 0;
  4020a0:	2300      	movs	r3, #0
}
  4020a2:	4618      	mov	r0, r3
  4020a4:	3724      	adds	r7, #36	; 0x24
  4020a6:	46bd      	mov	sp, r7
  4020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020ac:	4770      	bx	lr
  4020ae:	bf00      	nop

004020b0 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4020b0:	b580      	push	{r7, lr}
  4020b2:	b082      	sub	sp, #8
  4020b4:	af00      	add	r7, sp, #0
  4020b6:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4020b8:	6878      	ldr	r0, [r7, #4]
  4020ba:	4b0d      	ldr	r3, [pc, #52]	; (4020f0 <usart_reset+0x40>)
  4020bc:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4020be:	687b      	ldr	r3, [r7, #4]
  4020c0:	2200      	movs	r2, #0
  4020c2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4020c4:	687b      	ldr	r3, [r7, #4]
  4020c6:	2200      	movs	r2, #0
  4020c8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4020ca:	687b      	ldr	r3, [r7, #4]
  4020cc:	2200      	movs	r2, #0
  4020ce:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4020d0:	6878      	ldr	r0, [r7, #4]
  4020d2:	4b08      	ldr	r3, [pc, #32]	; (4020f4 <usart_reset+0x44>)
  4020d4:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4020d6:	6878      	ldr	r0, [r7, #4]
  4020d8:	4b07      	ldr	r3, [pc, #28]	; (4020f8 <usart_reset+0x48>)
  4020da:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4020dc:	6878      	ldr	r0, [r7, #4]
  4020de:	4b07      	ldr	r3, [pc, #28]	; (4020fc <usart_reset+0x4c>)
  4020e0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4020e2:	6878      	ldr	r0, [r7, #4]
  4020e4:	4b06      	ldr	r3, [pc, #24]	; (402100 <usart_reset+0x50>)
  4020e6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4020e8:	3708      	adds	r7, #8
  4020ea:	46bd      	mov	sp, r7
  4020ec:	bd80      	pop	{r7, pc}
  4020ee:	bf00      	nop
  4020f0:	00402345 	.word	0x00402345
  4020f4:	004021a1 	.word	0x004021a1
  4020f8:	004021ed 	.word	0x004021ed
  4020fc:	00402255 	.word	0x00402255
  402100:	00402271 	.word	0x00402271

00402104 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  402104:	b580      	push	{r7, lr}
  402106:	b084      	sub	sp, #16
  402108:	af00      	add	r7, sp, #0
  40210a:	60f8      	str	r0, [r7, #12]
  40210c:	60b9      	str	r1, [r7, #8]
  40210e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  402110:	68f8      	ldr	r0, [r7, #12]
  402112:	4b1a      	ldr	r3, [pc, #104]	; (40217c <usart_init_rs232+0x78>)
  402114:	4798      	blx	r3

	ul_reg_val = 0;
  402116:	4b1a      	ldr	r3, [pc, #104]	; (402180 <usart_init_rs232+0x7c>)
  402118:	2200      	movs	r2, #0
  40211a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40211c:	68bb      	ldr	r3, [r7, #8]
  40211e:	2b00      	cmp	r3, #0
  402120:	d009      	beq.n	402136 <usart_init_rs232+0x32>
  402122:	68bb      	ldr	r3, [r7, #8]
  402124:	681b      	ldr	r3, [r3, #0]
  402126:	68f8      	ldr	r0, [r7, #12]
  402128:	4619      	mov	r1, r3
  40212a:	687a      	ldr	r2, [r7, #4]
  40212c:	4b15      	ldr	r3, [pc, #84]	; (402184 <usart_init_rs232+0x80>)
  40212e:	4798      	blx	r3
  402130:	4603      	mov	r3, r0
  402132:	2b00      	cmp	r3, #0
  402134:	d001      	beq.n	40213a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  402136:	2301      	movs	r3, #1
  402138:	e01b      	b.n	402172 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40213a:	68bb      	ldr	r3, [r7, #8]
  40213c:	685a      	ldr	r2, [r3, #4]
  40213e:	68bb      	ldr	r3, [r7, #8]
  402140:	689b      	ldr	r3, [r3, #8]
  402142:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  402144:	68bb      	ldr	r3, [r7, #8]
  402146:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402148:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40214a:	68bb      	ldr	r3, [r7, #8]
  40214c:	68db      	ldr	r3, [r3, #12]
  40214e:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402150:	4b0b      	ldr	r3, [pc, #44]	; (402180 <usart_init_rs232+0x7c>)
  402152:	681b      	ldr	r3, [r3, #0]
  402154:	4313      	orrs	r3, r2
  402156:	4a0a      	ldr	r2, [pc, #40]	; (402180 <usart_init_rs232+0x7c>)
  402158:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40215a:	4b09      	ldr	r3, [pc, #36]	; (402180 <usart_init_rs232+0x7c>)
  40215c:	681b      	ldr	r3, [r3, #0]
  40215e:	4a08      	ldr	r2, [pc, #32]	; (402180 <usart_init_rs232+0x7c>)
  402160:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  402162:	68fb      	ldr	r3, [r7, #12]
  402164:	685a      	ldr	r2, [r3, #4]
  402166:	4b06      	ldr	r3, [pc, #24]	; (402180 <usart_init_rs232+0x7c>)
  402168:	681b      	ldr	r3, [r3, #0]
  40216a:	431a      	orrs	r2, r3
  40216c:	68fb      	ldr	r3, [r7, #12]
  40216e:	605a      	str	r2, [r3, #4]

	return 0;
  402170:	2300      	movs	r3, #0
}
  402172:	4618      	mov	r0, r3
  402174:	3710      	adds	r7, #16
  402176:	46bd      	mov	sp, r7
  402178:	bd80      	pop	{r7, pc}
  40217a:	bf00      	nop
  40217c:	004020b1 	.word	0x004020b1
  402180:	204009a0 	.word	0x204009a0
  402184:	00402025 	.word	0x00402025

00402188 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  402188:	b480      	push	{r7}
  40218a:	b083      	sub	sp, #12
  40218c:	af00      	add	r7, sp, #0
  40218e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  402190:	687b      	ldr	r3, [r7, #4]
  402192:	2240      	movs	r2, #64	; 0x40
  402194:	601a      	str	r2, [r3, #0]
}
  402196:	370c      	adds	r7, #12
  402198:	46bd      	mov	sp, r7
  40219a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40219e:	4770      	bx	lr

004021a0 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4021a0:	b480      	push	{r7}
  4021a2:	b083      	sub	sp, #12
  4021a4:	af00      	add	r7, sp, #0
  4021a6:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4021a8:	687b      	ldr	r3, [r7, #4]
  4021aa:	2288      	movs	r2, #136	; 0x88
  4021ac:	601a      	str	r2, [r3, #0]
}
  4021ae:	370c      	adds	r7, #12
  4021b0:	46bd      	mov	sp, r7
  4021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021b6:	4770      	bx	lr

004021b8 <usart_set_tx_timeguard>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param timeguard The value of transmit timeguard.
 */
void usart_set_tx_timeguard(Usart *p_usart, uint32_t timeguard)
{
  4021b8:	b480      	push	{r7}
  4021ba:	b083      	sub	sp, #12
  4021bc:	af00      	add	r7, sp, #0
  4021be:	6078      	str	r0, [r7, #4]
  4021c0:	6039      	str	r1, [r7, #0]
	p_usart->US_TTGR = timeguard;
  4021c2:	687b      	ldr	r3, [r7, #4]
  4021c4:	683a      	ldr	r2, [r7, #0]
  4021c6:	629a      	str	r2, [r3, #40]	; 0x28
}
  4021c8:	370c      	adds	r7, #12
  4021ca:	46bd      	mov	sp, r7
  4021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021d0:	4770      	bx	lr
  4021d2:	bf00      	nop

004021d4 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4021d4:	b480      	push	{r7}
  4021d6:	b083      	sub	sp, #12
  4021d8:	af00      	add	r7, sp, #0
  4021da:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4021dc:	687b      	ldr	r3, [r7, #4]
  4021de:	2210      	movs	r2, #16
  4021e0:	601a      	str	r2, [r3, #0]
}
  4021e2:	370c      	adds	r7, #12
  4021e4:	46bd      	mov	sp, r7
  4021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021ea:	4770      	bx	lr

004021ec <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4021ec:	b480      	push	{r7}
  4021ee:	b083      	sub	sp, #12
  4021f0:	af00      	add	r7, sp, #0
  4021f2:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4021f4:	687b      	ldr	r3, [r7, #4]
  4021f6:	2224      	movs	r2, #36	; 0x24
  4021f8:	601a      	str	r2, [r3, #0]
}
  4021fa:	370c      	adds	r7, #12
  4021fc:	46bd      	mov	sp, r7
  4021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402202:	4770      	bx	lr

00402204 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  402204:	b480      	push	{r7}
  402206:	b083      	sub	sp, #12
  402208:	af00      	add	r7, sp, #0
  40220a:	6078      	str	r0, [r7, #4]
  40220c:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  40220e:	687b      	ldr	r3, [r7, #4]
  402210:	683a      	ldr	r2, [r7, #0]
  402212:	609a      	str	r2, [r3, #8]
}
  402214:	370c      	adds	r7, #12
  402216:	46bd      	mov	sp, r7
  402218:	f85d 7b04 	ldr.w	r7, [sp], #4
  40221c:	4770      	bx	lr
  40221e:	bf00      	nop

00402220 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  402220:	b480      	push	{r7}
  402222:	b083      	sub	sp, #12
  402224:	af00      	add	r7, sp, #0
  402226:	6078      	str	r0, [r7, #4]
  402228:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  40222a:	687b      	ldr	r3, [r7, #4]
  40222c:	683a      	ldr	r2, [r7, #0]
  40222e:	60da      	str	r2, [r3, #12]
}
  402230:	370c      	adds	r7, #12
  402232:	46bd      	mov	sp, r7
  402234:	f85d 7b04 	ldr.w	r7, [sp], #4
  402238:	4770      	bx	lr
  40223a:	bf00      	nop

0040223c <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  40223c:	b480      	push	{r7}
  40223e:	b083      	sub	sp, #12
  402240:	af00      	add	r7, sp, #0
  402242:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  402244:	687b      	ldr	r3, [r7, #4]
  402246:	695b      	ldr	r3, [r3, #20]
}
  402248:	4618      	mov	r0, r3
  40224a:	370c      	adds	r7, #12
  40224c:	46bd      	mov	sp, r7
  40224e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402252:	4770      	bx	lr

00402254 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  402254:	b480      	push	{r7}
  402256:	b083      	sub	sp, #12
  402258:	af00      	add	r7, sp, #0
  40225a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  40225c:	687b      	ldr	r3, [r7, #4]
  40225e:	f44f 7280 	mov.w	r2, #256	; 0x100
  402262:	601a      	str	r2, [r3, #0]
}
  402264:	370c      	adds	r7, #12
  402266:	46bd      	mov	sp, r7
  402268:	f85d 7b04 	ldr.w	r7, [sp], #4
  40226c:	4770      	bx	lr
  40226e:	bf00      	nop

00402270 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  402270:	b480      	push	{r7}
  402272:	b083      	sub	sp, #12
  402274:	af00      	add	r7, sp, #0
  402276:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  402278:	687b      	ldr	r3, [r7, #4]
  40227a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40227e:	601a      	str	r2, [r3, #0]
}
  402280:	370c      	adds	r7, #12
  402282:	46bd      	mov	sp, r7
  402284:	f85d 7b04 	ldr.w	r7, [sp], #4
  402288:	4770      	bx	lr
  40228a:	bf00      	nop

0040228c <usart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t usart_is_tx_empty(Usart *p_usart)
{
  40228c:	b480      	push	{r7}
  40228e:	b083      	sub	sp, #12
  402290:	af00      	add	r7, sp, #0
  402292:	6078      	str	r0, [r7, #4]
	return (p_usart->US_CSR & US_CSR_TXEMPTY) > 0;
  402294:	687b      	ldr	r3, [r7, #4]
  402296:	695b      	ldr	r3, [r3, #20]
  402298:	f403 7300 	and.w	r3, r3, #512	; 0x200
  40229c:	2b00      	cmp	r3, #0
  40229e:	bf14      	ite	ne
  4022a0:	2301      	movne	r3, #1
  4022a2:	2300      	moveq	r3, #0
  4022a4:	b2db      	uxtb	r3, r3
}
  4022a6:	4618      	mov	r0, r3
  4022a8:	370c      	adds	r7, #12
  4022aa:	46bd      	mov	sp, r7
  4022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022b0:	4770      	bx	lr
  4022b2:	bf00      	nop

004022b4 <usart_is_rx_ready>:
 *
 * \retval 1 Some data has been received.
 * \retval 0 No data has been received.
 */
uint32_t usart_is_rx_ready(Usart *p_usart)
{
  4022b4:	b480      	push	{r7}
  4022b6:	b083      	sub	sp, #12
  4022b8:	af00      	add	r7, sp, #0
  4022ba:	6078      	str	r0, [r7, #4]
	return (p_usart->US_CSR & US_CSR_RXRDY) > 0;
  4022bc:	687b      	ldr	r3, [r7, #4]
  4022be:	695b      	ldr	r3, [r3, #20]
  4022c0:	f003 0301 	and.w	r3, r3, #1
  4022c4:	2b00      	cmp	r3, #0
  4022c6:	bf14      	ite	ne
  4022c8:	2301      	movne	r3, #1
  4022ca:	2300      	moveq	r3, #0
  4022cc:	b2db      	uxtb	r3, r3
}
  4022ce:	4618      	mov	r0, r3
  4022d0:	370c      	adds	r7, #12
  4022d2:	46bd      	mov	sp, r7
  4022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022d8:	4770      	bx	lr
  4022da:	bf00      	nop

004022dc <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4022dc:	b480      	push	{r7}
  4022de:	b083      	sub	sp, #12
  4022e0:	af00      	add	r7, sp, #0
  4022e2:	6078      	str	r0, [r7, #4]
  4022e4:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4022e6:	687b      	ldr	r3, [r7, #4]
  4022e8:	695b      	ldr	r3, [r3, #20]
  4022ea:	f003 0302 	and.w	r3, r3, #2
  4022ee:	2b00      	cmp	r3, #0
  4022f0:	d101      	bne.n	4022f6 <usart_write+0x1a>
		return 1;
  4022f2:	2301      	movs	r3, #1
  4022f4:	e005      	b.n	402302 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4022f6:	683b      	ldr	r3, [r7, #0]
  4022f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4022fc:	687b      	ldr	r3, [r7, #4]
  4022fe:	61da      	str	r2, [r3, #28]
	return 0;
  402300:	2300      	movs	r3, #0
}
  402302:	4618      	mov	r0, r3
  402304:	370c      	adds	r7, #12
  402306:	46bd      	mov	sp, r7
  402308:	f85d 7b04 	ldr.w	r7, [sp], #4
  40230c:	4770      	bx	lr
  40230e:	bf00      	nop

00402310 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  402310:	b480      	push	{r7}
  402312:	b083      	sub	sp, #12
  402314:	af00      	add	r7, sp, #0
  402316:	6078      	str	r0, [r7, #4]
  402318:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40231a:	687b      	ldr	r3, [r7, #4]
  40231c:	695b      	ldr	r3, [r3, #20]
  40231e:	f003 0301 	and.w	r3, r3, #1
  402322:	2b00      	cmp	r3, #0
  402324:	d101      	bne.n	40232a <usart_read+0x1a>
		return 1;
  402326:	2301      	movs	r3, #1
  402328:	e006      	b.n	402338 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40232a:	687b      	ldr	r3, [r7, #4]
  40232c:	699b      	ldr	r3, [r3, #24]
  40232e:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402332:	683b      	ldr	r3, [r7, #0]
  402334:	601a      	str	r2, [r3, #0]

	return 0;
  402336:	2300      	movs	r3, #0
}
  402338:	4618      	mov	r0, r3
  40233a:	370c      	adds	r7, #12
  40233c:	46bd      	mov	sp, r7
  40233e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402342:	4770      	bx	lr

00402344 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  402344:	b480      	push	{r7}
  402346:	b083      	sub	sp, #12
  402348:	af00      	add	r7, sp, #0
  40234a:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40234c:	687b      	ldr	r3, [r7, #4]
  40234e:	4a04      	ldr	r2, [pc, #16]	; (402360 <usart_disable_writeprotect+0x1c>)
  402350:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  402354:	370c      	adds	r7, #12
  402356:	46bd      	mov	sp, r7
  402358:	f85d 7b04 	ldr.w	r7, [sp], #4
  40235c:	4770      	bx	lr
  40235e:	bf00      	nop
  402360:	55534100 	.word	0x55534100

00402364 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402364:	b580      	push	{r7, lr}
  402366:	b082      	sub	sp, #8
  402368:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40236a:	4b16      	ldr	r3, [pc, #88]	; (4023c4 <Reset_Handler+0x60>)
  40236c:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
  40236e:	4b16      	ldr	r3, [pc, #88]	; (4023c8 <Reset_Handler+0x64>)
  402370:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
  402372:	687a      	ldr	r2, [r7, #4]
  402374:	683b      	ldr	r3, [r7, #0]
  402376:	429a      	cmp	r2, r3
  402378:	d00c      	beq.n	402394 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40237a:	e007      	b.n	40238c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  40237c:	683b      	ldr	r3, [r7, #0]
  40237e:	1d1a      	adds	r2, r3, #4
  402380:	603a      	str	r2, [r7, #0]
  402382:	687a      	ldr	r2, [r7, #4]
  402384:	1d11      	adds	r1, r2, #4
  402386:	6079      	str	r1, [r7, #4]
  402388:	6812      	ldr	r2, [r2, #0]
  40238a:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  40238c:	683b      	ldr	r3, [r7, #0]
  40238e:	4a0f      	ldr	r2, [pc, #60]	; (4023cc <Reset_Handler+0x68>)
  402390:	4293      	cmp	r3, r2
  402392:	d3f3      	bcc.n	40237c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402394:	4b0e      	ldr	r3, [pc, #56]	; (4023d0 <Reset_Handler+0x6c>)
  402396:	603b      	str	r3, [r7, #0]
  402398:	e004      	b.n	4023a4 <Reset_Handler+0x40>
                *pDest++ = 0;
  40239a:	683b      	ldr	r3, [r7, #0]
  40239c:	1d1a      	adds	r2, r3, #4
  40239e:	603a      	str	r2, [r7, #0]
  4023a0:	2200      	movs	r2, #0
  4023a2:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4023a4:	683b      	ldr	r3, [r7, #0]
  4023a6:	4a0b      	ldr	r2, [pc, #44]	; (4023d4 <Reset_Handler+0x70>)
  4023a8:	4293      	cmp	r3, r2
  4023aa:	d3f6      	bcc.n	40239a <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4023ac:	4b0a      	ldr	r3, [pc, #40]	; (4023d8 <Reset_Handler+0x74>)
  4023ae:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4023b0:	4a0a      	ldr	r2, [pc, #40]	; (4023dc <Reset_Handler+0x78>)
  4023b2:	687b      	ldr	r3, [r7, #4]
  4023b4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4023b8:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
  4023ba:	4b09      	ldr	r3, [pc, #36]	; (4023e0 <Reset_Handler+0x7c>)
  4023bc:	4798      	blx	r3

        /* Branch to main function */
        main();
  4023be:	4b09      	ldr	r3, [pc, #36]	; (4023e4 <Reset_Handler+0x80>)
  4023c0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4023c2:	e7fe      	b.n	4023c2 <Reset_Handler+0x5e>
  4023c4:	0040d51c 	.word	0x0040d51c
  4023c8:	20400000 	.word	0x20400000
  4023cc:	20400914 	.word	0x20400914
  4023d0:	20400914 	.word	0x20400914
  4023d4:	20401854 	.word	0x20401854
  4023d8:	00400000 	.word	0x00400000
  4023dc:	e000ed00 	.word	0xe000ed00
  4023e0:	00406fd1 	.word	0x00406fd1
  4023e4:	00406791 	.word	0x00406791

004023e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4023e8:	b480      	push	{r7}
  4023ea:	af00      	add	r7, sp, #0
        while (1) {
        }
  4023ec:	e7fe      	b.n	4023ec <Dummy_Handler+0x4>
  4023ee:	bf00      	nop

004023f0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4023f0:	b480      	push	{r7}
  4023f2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4023f4:	4b51      	ldr	r3, [pc, #324]	; (40253c <SystemCoreClockUpdate+0x14c>)
  4023f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4023f8:	f003 0303 	and.w	r3, r3, #3
  4023fc:	2b01      	cmp	r3, #1
  4023fe:	d014      	beq.n	40242a <SystemCoreClockUpdate+0x3a>
  402400:	2b01      	cmp	r3, #1
  402402:	d302      	bcc.n	40240a <SystemCoreClockUpdate+0x1a>
  402404:	2b02      	cmp	r3, #2
  402406:	d038      	beq.n	40247a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402408:	e07b      	b.n	402502 <SystemCoreClockUpdate+0x112>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40240a:	4b4d      	ldr	r3, [pc, #308]	; (402540 <SystemCoreClockUpdate+0x150>)
  40240c:	695b      	ldr	r3, [r3, #20]
  40240e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402412:	2b00      	cmp	r3, #0
  402414:	d004      	beq.n	402420 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402416:	4b4b      	ldr	r3, [pc, #300]	; (402544 <SystemCoreClockUpdate+0x154>)
  402418:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40241c:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  40241e:	e070      	b.n	402502 <SystemCoreClockUpdate+0x112>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402420:	4b48      	ldr	r3, [pc, #288]	; (402544 <SystemCoreClockUpdate+0x154>)
  402422:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402426:	601a      	str	r2, [r3, #0]
      }
    break;
  402428:	e06b      	b.n	402502 <SystemCoreClockUpdate+0x112>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40242a:	4b44      	ldr	r3, [pc, #272]	; (40253c <SystemCoreClockUpdate+0x14c>)
  40242c:	6a1b      	ldr	r3, [r3, #32]
  40242e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402432:	2b00      	cmp	r3, #0
  402434:	d003      	beq.n	40243e <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402436:	4b43      	ldr	r3, [pc, #268]	; (402544 <SystemCoreClockUpdate+0x154>)
  402438:	4a43      	ldr	r2, [pc, #268]	; (402548 <SystemCoreClockUpdate+0x158>)
  40243a:	601a      	str	r2, [r3, #0]
  40243c:	e01c      	b.n	402478 <SystemCoreClockUpdate+0x88>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40243e:	4b41      	ldr	r3, [pc, #260]	; (402544 <SystemCoreClockUpdate+0x154>)
  402440:	4a42      	ldr	r2, [pc, #264]	; (40254c <SystemCoreClockUpdate+0x15c>)
  402442:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402444:	4b3d      	ldr	r3, [pc, #244]	; (40253c <SystemCoreClockUpdate+0x14c>)
  402446:	6a1b      	ldr	r3, [r3, #32]
  402448:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40244c:	2b10      	cmp	r3, #16
  40244e:	d004      	beq.n	40245a <SystemCoreClockUpdate+0x6a>
  402450:	2b20      	cmp	r3, #32
  402452:	d008      	beq.n	402466 <SystemCoreClockUpdate+0x76>
  402454:	2b00      	cmp	r3, #0
  402456:	d00e      	beq.n	402476 <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  402458:	e00e      	b.n	402478 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  40245a:	4b3a      	ldr	r3, [pc, #232]	; (402544 <SystemCoreClockUpdate+0x154>)
  40245c:	681b      	ldr	r3, [r3, #0]
  40245e:	005b      	lsls	r3, r3, #1
  402460:	4a38      	ldr	r2, [pc, #224]	; (402544 <SystemCoreClockUpdate+0x154>)
  402462:	6013      	str	r3, [r2, #0]
          break;
  402464:	e008      	b.n	402478 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  402466:	4b37      	ldr	r3, [pc, #220]	; (402544 <SystemCoreClockUpdate+0x154>)
  402468:	681a      	ldr	r2, [r3, #0]
  40246a:	4613      	mov	r3, r2
  40246c:	005b      	lsls	r3, r3, #1
  40246e:	4413      	add	r3, r2
  402470:	4a34      	ldr	r2, [pc, #208]	; (402544 <SystemCoreClockUpdate+0x154>)
  402472:	6013      	str	r3, [r2, #0]
          break;
  402474:	e000      	b.n	402478 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  402476:	bf00      	nop

          default:
          break;
        }
      }
    break;
  402478:	e043      	b.n	402502 <SystemCoreClockUpdate+0x112>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40247a:	4b30      	ldr	r3, [pc, #192]	; (40253c <SystemCoreClockUpdate+0x14c>)
  40247c:	6a1b      	ldr	r3, [r3, #32]
  40247e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402482:	2b00      	cmp	r3, #0
  402484:	d003      	beq.n	40248e <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402486:	4b2f      	ldr	r3, [pc, #188]	; (402544 <SystemCoreClockUpdate+0x154>)
  402488:	4a2f      	ldr	r2, [pc, #188]	; (402548 <SystemCoreClockUpdate+0x158>)
  40248a:	601a      	str	r2, [r3, #0]
  40248c:	e01c      	b.n	4024c8 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40248e:	4b2d      	ldr	r3, [pc, #180]	; (402544 <SystemCoreClockUpdate+0x154>)
  402490:	4a2e      	ldr	r2, [pc, #184]	; (40254c <SystemCoreClockUpdate+0x15c>)
  402492:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402494:	4b29      	ldr	r3, [pc, #164]	; (40253c <SystemCoreClockUpdate+0x14c>)
  402496:	6a1b      	ldr	r3, [r3, #32]
  402498:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40249c:	2b10      	cmp	r3, #16
  40249e:	d004      	beq.n	4024aa <SystemCoreClockUpdate+0xba>
  4024a0:	2b20      	cmp	r3, #32
  4024a2:	d008      	beq.n	4024b6 <SystemCoreClockUpdate+0xc6>
  4024a4:	2b00      	cmp	r3, #0
  4024a6:	d00e      	beq.n	4024c6 <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4024a8:	e00e      	b.n	4024c8 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4024aa:	4b26      	ldr	r3, [pc, #152]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024ac:	681b      	ldr	r3, [r3, #0]
  4024ae:	005b      	lsls	r3, r3, #1
  4024b0:	4a24      	ldr	r2, [pc, #144]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024b2:	6013      	str	r3, [r2, #0]
          break;
  4024b4:	e008      	b.n	4024c8 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4024b6:	4b23      	ldr	r3, [pc, #140]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024b8:	681a      	ldr	r2, [r3, #0]
  4024ba:	4613      	mov	r3, r2
  4024bc:	005b      	lsls	r3, r3, #1
  4024be:	4413      	add	r3, r2
  4024c0:	4a20      	ldr	r2, [pc, #128]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024c2:	6013      	str	r3, [r2, #0]
          break;
  4024c4:	e000      	b.n	4024c8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4024c6:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4024c8:	4b1c      	ldr	r3, [pc, #112]	; (40253c <SystemCoreClockUpdate+0x14c>)
  4024ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4024cc:	f003 0303 	and.w	r3, r3, #3
  4024d0:	2b02      	cmp	r3, #2
  4024d2:	d115      	bne.n	402500 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4024d4:	4b19      	ldr	r3, [pc, #100]	; (40253c <SystemCoreClockUpdate+0x14c>)
  4024d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4024d8:	4b1d      	ldr	r3, [pc, #116]	; (402550 <SystemCoreClockUpdate+0x160>)
  4024da:	4013      	ands	r3, r2
  4024dc:	0c1b      	lsrs	r3, r3, #16
  4024de:	3301      	adds	r3, #1
  4024e0:	4a18      	ldr	r2, [pc, #96]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024e2:	6812      	ldr	r2, [r2, #0]
  4024e4:	fb02 f303 	mul.w	r3, r2, r3
  4024e8:	4a16      	ldr	r2, [pc, #88]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024ea:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4024ec:	4b13      	ldr	r3, [pc, #76]	; (40253c <SystemCoreClockUpdate+0x14c>)
  4024ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4024f0:	b2db      	uxtb	r3, r3
  4024f2:	4a14      	ldr	r2, [pc, #80]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024f4:	6812      	ldr	r2, [r2, #0]
  4024f6:	fbb2 f3f3 	udiv	r3, r2, r3
  4024fa:	4a12      	ldr	r2, [pc, #72]	; (402544 <SystemCoreClockUpdate+0x154>)
  4024fc:	6013      	str	r3, [r2, #0]
      }
    break;
  4024fe:	e7ff      	b.n	402500 <SystemCoreClockUpdate+0x110>
  402500:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402502:	4b0e      	ldr	r3, [pc, #56]	; (40253c <SystemCoreClockUpdate+0x14c>)
  402504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402506:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40250a:	2b70      	cmp	r3, #112	; 0x70
  40250c:	d108      	bne.n	402520 <SystemCoreClockUpdate+0x130>
  {
    SystemCoreClock /= 3U;
  40250e:	4b0d      	ldr	r3, [pc, #52]	; (402544 <SystemCoreClockUpdate+0x154>)
  402510:	681b      	ldr	r3, [r3, #0]
  402512:	4a10      	ldr	r2, [pc, #64]	; (402554 <SystemCoreClockUpdate+0x164>)
  402514:	fba2 2303 	umull	r2, r3, r2, r3
  402518:	085b      	lsrs	r3, r3, #1
  40251a:	4a0a      	ldr	r2, [pc, #40]	; (402544 <SystemCoreClockUpdate+0x154>)
  40251c:	6013      	str	r3, [r2, #0]
  40251e:	e009      	b.n	402534 <SystemCoreClockUpdate+0x144>
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402520:	4b06      	ldr	r3, [pc, #24]	; (40253c <SystemCoreClockUpdate+0x14c>)
  402522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402524:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402528:	091a      	lsrs	r2, r3, #4
  40252a:	4b06      	ldr	r3, [pc, #24]	; (402544 <SystemCoreClockUpdate+0x154>)
  40252c:	681b      	ldr	r3, [r3, #0]
  40252e:	40d3      	lsrs	r3, r2
  402530:	4a04      	ldr	r2, [pc, #16]	; (402544 <SystemCoreClockUpdate+0x154>)
  402532:	6013      	str	r3, [r2, #0]
  }
}
  402534:	46bd      	mov	sp, r7
  402536:	f85d 7b04 	ldr.w	r7, [sp], #4
  40253a:	4770      	bx	lr
  40253c:	400e0600 	.word	0x400e0600
  402540:	400e1810 	.word	0x400e1810
  402544:	20400004 	.word	0x20400004
  402548:	00b71b00 	.word	0x00b71b00
  40254c:	003d0900 	.word	0x003d0900
  402550:	07ff0000 	.word	0x07ff0000
  402554:	aaaaaaab 	.word	0xaaaaaaab

00402558 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402558:	b480      	push	{r7}
  40255a:	b083      	sub	sp, #12
  40255c:	af00      	add	r7, sp, #0
  40255e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402560:	687b      	ldr	r3, [r7, #4]
  402562:	4a18      	ldr	r2, [pc, #96]	; (4025c4 <system_init_flash+0x6c>)
  402564:	4293      	cmp	r3, r2
  402566:	d804      	bhi.n	402572 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402568:	4b17      	ldr	r3, [pc, #92]	; (4025c8 <system_init_flash+0x70>)
  40256a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40256e:	601a      	str	r2, [r3, #0]
  402570:	e023      	b.n	4025ba <system_init_flash+0x62>
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  402572:	687b      	ldr	r3, [r7, #4]
  402574:	4a15      	ldr	r2, [pc, #84]	; (4025cc <system_init_flash+0x74>)
  402576:	4293      	cmp	r3, r2
  402578:	d803      	bhi.n	402582 <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40257a:	4b13      	ldr	r3, [pc, #76]	; (4025c8 <system_init_flash+0x70>)
  40257c:	4a14      	ldr	r2, [pc, #80]	; (4025d0 <system_init_flash+0x78>)
  40257e:	601a      	str	r2, [r3, #0]
  402580:	e01b      	b.n	4025ba <system_init_flash+0x62>
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  402582:	687b      	ldr	r3, [r7, #4]
  402584:	4a13      	ldr	r2, [pc, #76]	; (4025d4 <system_init_flash+0x7c>)
  402586:	4293      	cmp	r3, r2
  402588:	d803      	bhi.n	402592 <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40258a:	4b0f      	ldr	r3, [pc, #60]	; (4025c8 <system_init_flash+0x70>)
  40258c:	4a12      	ldr	r2, [pc, #72]	; (4025d8 <system_init_flash+0x80>)
  40258e:	601a      	str	r2, [r3, #0]
  402590:	e013      	b.n	4025ba <system_init_flash+0x62>
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402592:	687b      	ldr	r3, [r7, #4]
  402594:	4a11      	ldr	r2, [pc, #68]	; (4025dc <system_init_flash+0x84>)
  402596:	4293      	cmp	r3, r2
  402598:	d803      	bhi.n	4025a2 <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40259a:	4b0b      	ldr	r3, [pc, #44]	; (4025c8 <system_init_flash+0x70>)
  40259c:	4a10      	ldr	r2, [pc, #64]	; (4025e0 <system_init_flash+0x88>)
  40259e:	601a      	str	r2, [r3, #0]
  4025a0:	e00b      	b.n	4025ba <system_init_flash+0x62>
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4025a2:	687b      	ldr	r3, [r7, #4]
  4025a4:	4a0f      	ldr	r2, [pc, #60]	; (4025e4 <system_init_flash+0x8c>)
  4025a6:	4293      	cmp	r3, r2
  4025a8:	d804      	bhi.n	4025b4 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4025aa:	4b07      	ldr	r3, [pc, #28]	; (4025c8 <system_init_flash+0x70>)
  4025ac:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4025b0:	601a      	str	r2, [r3, #0]
  4025b2:	e002      	b.n	4025ba <system_init_flash+0x62>
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4025b4:	4b04      	ldr	r3, [pc, #16]	; (4025c8 <system_init_flash+0x70>)
  4025b6:	4a0c      	ldr	r2, [pc, #48]	; (4025e8 <system_init_flash+0x90>)
  4025b8:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4025ba:	370c      	adds	r7, #12
  4025bc:	46bd      	mov	sp, r7
  4025be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025c2:	4770      	bx	lr
  4025c4:	01312cff 	.word	0x01312cff
  4025c8:	400e0c00 	.word	0x400e0c00
  4025cc:	026259ff 	.word	0x026259ff
  4025d0:	04000100 	.word	0x04000100
  4025d4:	039386ff 	.word	0x039386ff
  4025d8:	04000200 	.word	0x04000200
  4025dc:	04c4b3ff 	.word	0x04c4b3ff
  4025e0:	04000300 	.word	0x04000300
  4025e4:	05f5e0ff 	.word	0x05f5e0ff
  4025e8:	04000500 	.word	0x04000500

004025ec <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4025ec:	b480      	push	{r7}
  4025ee:	b085      	sub	sp, #20
  4025f0:	af00      	add	r7, sp, #0
  4025f2:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4025f4:	4b10      	ldr	r3, [pc, #64]	; (402638 <_sbrk+0x4c>)
  4025f6:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4025f8:	4b10      	ldr	r3, [pc, #64]	; (40263c <_sbrk+0x50>)
  4025fa:	681b      	ldr	r3, [r3, #0]
  4025fc:	2b00      	cmp	r3, #0
  4025fe:	d102      	bne.n	402606 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402600:	4b0e      	ldr	r3, [pc, #56]	; (40263c <_sbrk+0x50>)
  402602:	4a0f      	ldr	r2, [pc, #60]	; (402640 <_sbrk+0x54>)
  402604:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402606:	4b0d      	ldr	r3, [pc, #52]	; (40263c <_sbrk+0x50>)
  402608:	681b      	ldr	r3, [r3, #0]
  40260a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40260c:	68ba      	ldr	r2, [r7, #8]
  40260e:	687b      	ldr	r3, [r7, #4]
  402610:	441a      	add	r2, r3
  402612:	68fb      	ldr	r3, [r7, #12]
  402614:	429a      	cmp	r2, r3
  402616:	dd02      	ble.n	40261e <_sbrk+0x32>
		return (caddr_t) -1;	
  402618:	f04f 33ff 	mov.w	r3, #4294967295
  40261c:	e006      	b.n	40262c <_sbrk+0x40>
	}

	heap += incr;
  40261e:	4b07      	ldr	r3, [pc, #28]	; (40263c <_sbrk+0x50>)
  402620:	681a      	ldr	r2, [r3, #0]
  402622:	687b      	ldr	r3, [r7, #4]
  402624:	4413      	add	r3, r2
  402626:	4a05      	ldr	r2, [pc, #20]	; (40263c <_sbrk+0x50>)
  402628:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40262a:	68bb      	ldr	r3, [r7, #8]
}
  40262c:	4618      	mov	r0, r3
  40262e:	3714      	adds	r7, #20
  402630:	46bd      	mov	sp, r7
  402632:	f85d 7b04 	ldr.w	r7, [sp], #4
  402636:	4770      	bx	lr
  402638:	2045fffc 	.word	0x2045fffc
  40263c:	204009a4 	.word	0x204009a4
  402640:	20403a58 	.word	0x20403a58

00402644 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402644:	b480      	push	{r7}
  402646:	b083      	sub	sp, #12
  402648:	af00      	add	r7, sp, #0
  40264a:	6078      	str	r0, [r7, #4]
	return -1;
  40264c:	f04f 33ff 	mov.w	r3, #4294967295
}
  402650:	4618      	mov	r0, r3
  402652:	370c      	adds	r7, #12
  402654:	46bd      	mov	sp, r7
  402656:	f85d 7b04 	ldr.w	r7, [sp], #4
  40265a:	4770      	bx	lr

0040265c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  40265c:	b480      	push	{r7}
  40265e:	b083      	sub	sp, #12
  402660:	af00      	add	r7, sp, #0
  402662:	6078      	str	r0, [r7, #4]
  402664:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  402666:	683b      	ldr	r3, [r7, #0]
  402668:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40266c:	605a      	str	r2, [r3, #4]

	return 0;
  40266e:	2300      	movs	r3, #0
}
  402670:	4618      	mov	r0, r3
  402672:	370c      	adds	r7, #12
  402674:	46bd      	mov	sp, r7
  402676:	f85d 7b04 	ldr.w	r7, [sp], #4
  40267a:	4770      	bx	lr

0040267c <_isatty>:

extern int _isatty(int file)
{
  40267c:	b480      	push	{r7}
  40267e:	b083      	sub	sp, #12
  402680:	af00      	add	r7, sp, #0
  402682:	6078      	str	r0, [r7, #4]
	return 1;
  402684:	2301      	movs	r3, #1
}
  402686:	4618      	mov	r0, r3
  402688:	370c      	adds	r7, #12
  40268a:	46bd      	mov	sp, r7
  40268c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402690:	4770      	bx	lr
  402692:	bf00      	nop

00402694 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  402694:	b480      	push	{r7}
  402696:	b085      	sub	sp, #20
  402698:	af00      	add	r7, sp, #0
  40269a:	60f8      	str	r0, [r7, #12]
  40269c:	60b9      	str	r1, [r7, #8]
  40269e:	607a      	str	r2, [r7, #4]
	return 0;
  4026a0:	2300      	movs	r3, #0
}
  4026a2:	4618      	mov	r0, r3
  4026a4:	3714      	adds	r7, #20
  4026a6:	46bd      	mov	sp, r7
  4026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026ac:	4770      	bx	lr
  4026ae:	bf00      	nop

004026b0 <print_ecdbg>:
static const char HEX_DIGITS[16] = "0123456789ABCDEF";



void print_ecdbg(const char *str)
{
  4026b0:	b580      	push	{r7, lr}
  4026b2:	b082      	sub	sp, #8
  4026b4:	af00      	add	r7, sp, #0
  4026b6:	6078      	str	r0, [r7, #4]
  // Redirection to the debug USART.
  func_transmit(str, strlen(str));
  4026b8:	6878      	ldr	r0, [r7, #4]
  4026ba:	4b05      	ldr	r3, [pc, #20]	; (4026d0 <print_ecdbg+0x20>)
  4026bc:	4798      	blx	r3
  4026be:	4603      	mov	r3, r0
  4026c0:	6878      	ldr	r0, [r7, #4]
  4026c2:	4619      	mov	r1, r3
  4026c4:	4b03      	ldr	r3, [pc, #12]	; (4026d4 <print_ecdbg+0x24>)
  4026c6:	4798      	blx	r3
}
  4026c8:	3708      	adds	r7, #8
  4026ca:	46bd      	mov	sp, r7
  4026cc:	bd80      	pop	{r7, pc}
  4026ce:	bf00      	nop
  4026d0:	00407289 	.word	0x00407289
  4026d4:	00403d45 	.word	0x00403d45

004026d8 <PCA9952_write_reg>:
 *
 * \param reg_index Register address. Use macros as defined in the header file.
 * \param data Data that should be written to the device register.
 */
void PCA9952_write_reg(unsigned char topBotn, uint8_t reg_index, uint8_t data)
{
  4026d8:	b580      	push	{r7, lr}
  4026da:	b088      	sub	sp, #32
  4026dc:	af00      	add	r7, sp, #0
  4026de:	4603      	mov	r3, r0
  4026e0:	71fb      	strb	r3, [r7, #7]
  4026e2:	460b      	mov	r3, r1
  4026e4:	71bb      	strb	r3, [r7, #6]
  4026e6:	4613      	mov	r3, r2
  4026e8:	717b      	strb	r3, [r7, #5]
	uint8_t pack[2];
	twihs_packet_t twi_package;

	pack[0] = reg_index;
  4026ea:	79bb      	ldrb	r3, [r7, #6]
  4026ec:	773b      	strb	r3, [r7, #28]
	pack[1] = data;
  4026ee:	797b      	ldrb	r3, [r7, #5]
  4026f0:	777b      	strb	r3, [r7, #29]

//7apr15	twi_package.chip = PCA9952_TWI_ADDRESS;

	if (topBotn == LED_TOP)
  4026f2:	79fb      	ldrb	r3, [r7, #7]
  4026f4:	2b00      	cmp	r3, #0
  4026f6:	d102      	bne.n	4026fe <PCA9952_write_reg+0x26>
	{
		twi_package.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS;
  4026f8:	2360      	movs	r3, #96	; 0x60
  4026fa:	763b      	strb	r3, [r7, #24]
  4026fc:	e004      	b.n	402708 <PCA9952_write_reg+0x30>
	}
	else if (topBotn == LED_BOTTOM)
  4026fe:	79fb      	ldrb	r3, [r7, #7]
  402700:	2b01      	cmp	r3, #1
  402702:	d101      	bne.n	402708 <PCA9952_write_reg+0x30>
	{
		twi_package.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
  402704:	2361      	movs	r3, #97	; 0x61
  402706:	763b      	strb	r3, [r7, #24]
	}

	twi_package.addr[0] = 0;		//is this right? 8feb16
  402708:	2300      	movs	r3, #0
  40270a:	723b      	strb	r3, [r7, #8]
	twi_package.addr[1] = 0;		//is this right? 8feb16
  40270c:	2300      	movs	r3, #0
  40270e:	727b      	strb	r3, [r7, #9]
	twi_package.addr[2] = 0;		//is this right? 8feb16
  402710:	2300      	movs	r3, #0
  402712:	72bb      	strb	r3, [r7, #10]
	twi_package.addr_length = 0;
  402714:	2300      	movs	r3, #0
  402716:	60fb      	str	r3, [r7, #12]
	twi_package.buffer = &pack;
  402718:	f107 031c 	add.w	r3, r7, #28
  40271c:	613b      	str	r3, [r7, #16]
	twi_package.length = sizeof(pack);
  40271e:	2302      	movs	r3, #2
  402720:	617b      	str	r3, [r7, #20]

	while(twihs_master_write(PCA9952_TWI, &twi_package)!=TWIHS_SUCCESS);
  402722:	bf00      	nop
  402724:	f107 0308 	add.w	r3, r7, #8
  402728:	4805      	ldr	r0, [pc, #20]	; (402740 <PCA9952_write_reg+0x68>)
  40272a:	4619      	mov	r1, r3
  40272c:	4b05      	ldr	r3, [pc, #20]	; (402744 <PCA9952_write_reg+0x6c>)
  40272e:	4798      	blx	r3
  402730:	4603      	mov	r3, r0
  402732:	2b00      	cmp	r3, #0
  402734:	d1f6      	bne.n	402724 <PCA9952_write_reg+0x4c>

	return;
  402736:	bf00      	nop
}
  402738:	3720      	adds	r7, #32
  40273a:	46bd      	mov	sp, r7
  40273c:	bd80      	pop	{r7, pc}
  40273e:	bf00      	nop
  402740:	40018000 	.word	0x40018000
  402744:	00401e71 	.word	0x00401e71

00402748 <PCA9952_read_reg>:
 *
 * \param reg_index Register address.
 * \returns Register content.
 */
uint8_t PCA9952_read_reg(unsigned char topBotn, uint8_t reg_index)
{
  402748:	b580      	push	{r7, lr}
  40274a:	b088      	sub	sp, #32
  40274c:	af00      	add	r7, sp, #0
  40274e:	4603      	mov	r3, r0
  402750:	460a      	mov	r2, r1
  402752:	71fb      	strb	r3, [r7, #7]
  402754:	4613      	mov	r3, r2
  402756:	71bb      	strb	r3, [r7, #6]
	uint8_t data;
	twihs_packet_t twi_package;

//7apr15	twi_package.chip = PCA9952_TWI_ADDRESS;

	if (topBotn == LED_TOP)
  402758:	79fb      	ldrb	r3, [r7, #7]
  40275a:	2b00      	cmp	r3, #0
  40275c:	d102      	bne.n	402764 <PCA9952_read_reg+0x1c>
	{
		twi_package.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS;
  40275e:	2360      	movs	r3, #96	; 0x60
  402760:	763b      	strb	r3, [r7, #24]
  402762:	e004      	b.n	40276e <PCA9952_read_reg+0x26>
	}
	else if (topBotn == LED_BOTTOM)
  402764:	79fb      	ldrb	r3, [r7, #7]
  402766:	2b01      	cmp	r3, #1
  402768:	d101      	bne.n	40276e <PCA9952_read_reg+0x26>
	{
		twi_package.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
  40276a:	2361      	movs	r3, #97	; 0x61
  40276c:	763b      	strb	r3, [r7, #24]
	}

	twi_package.addr[0] = 0;		//is this right? 8feb16
  40276e:	2300      	movs	r3, #0
  402770:	723b      	strb	r3, [r7, #8]
	twi_package.addr[1] = 0;		//is this right? 8feb16
  402772:	2300      	movs	r3, #0
  402774:	727b      	strb	r3, [r7, #9]
	twi_package.addr[2] = 0;		//is this right? 8feb16
  402776:	2300      	movs	r3, #0
  402778:	72bb      	strb	r3, [r7, #10]
	twi_package.addr_length = 0;
  40277a:	2300      	movs	r3, #0
  40277c:	60fb      	str	r3, [r7, #12]
	twi_package.buffer = &reg_index;
  40277e:	1dbb      	adds	r3, r7, #6
  402780:	613b      	str	r3, [r7, #16]
	twi_package.length = 1;
  402782:	2301      	movs	r3, #1
  402784:	617b      	str	r3, [r7, #20]
	while(twihs_master_write(PCA9952_TWI, &twi_package)!=TWIHS_SUCCESS);
  402786:	bf00      	nop
  402788:	f107 0308 	add.w	r3, r7, #8
  40278c:	480f      	ldr	r0, [pc, #60]	; (4027cc <PCA9952_read_reg+0x84>)
  40278e:	4619      	mov	r1, r3
  402790:	4b0f      	ldr	r3, [pc, #60]	; (4027d0 <PCA9952_read_reg+0x88>)
  402792:	4798      	blx	r3
  402794:	4603      	mov	r3, r0
  402796:	2b00      	cmp	r3, #0
  402798:	d1f6      	bne.n	402788 <PCA9952_read_reg+0x40>
	* specified in the datasheet.
	* Also there seems to be a bug in the TWI module or the driver
	* since some delay here (code or real delay) adds about 500us
	* between the write and the next read cycle.
	*/
	mdelay(20);
  40279a:	2014      	movs	r0, #20
  40279c:	4b0d      	ldr	r3, [pc, #52]	; (4027d4 <PCA9952_read_reg+0x8c>)
  40279e:	4798      	blx	r3

//7apr15 this was set above, no need to reassign	twi_package.chip = PCA9952_TWI_ADDRESS;
	twi_package.addr_length = 0;
  4027a0:	2300      	movs	r3, #0
  4027a2:	60fb      	str	r3, [r7, #12]
	twi_package.buffer = &data;
  4027a4:	f107 031f 	add.w	r3, r7, #31
  4027a8:	613b      	str	r3, [r7, #16]
	twi_package.length = 1;
  4027aa:	2301      	movs	r3, #1
  4027ac:	617b      	str	r3, [r7, #20]
	while(twihs_master_read(PCA9952_TWI, &twi_package)!=TWIHS_SUCCESS);
  4027ae:	bf00      	nop
  4027b0:	f107 0308 	add.w	r3, r7, #8
  4027b4:	4805      	ldr	r0, [pc, #20]	; (4027cc <PCA9952_read_reg+0x84>)
  4027b6:	4619      	mov	r1, r3
  4027b8:	4b07      	ldr	r3, [pc, #28]	; (4027d8 <PCA9952_read_reg+0x90>)
  4027ba:	4798      	blx	r3
  4027bc:	4603      	mov	r3, r0
  4027be:	2b00      	cmp	r3, #0
  4027c0:	d1f6      	bne.n	4027b0 <PCA9952_read_reg+0x68>

	return data;
  4027c2:	7ffb      	ldrb	r3, [r7, #31]
}
  4027c4:	4618      	mov	r0, r3
  4027c6:	3720      	adds	r7, #32
  4027c8:	46bd      	mov	sp, r7
  4027ca:	bd80      	pop	{r7, pc}
  4027cc:	40018000 	.word	0x40018000
  4027d0:	00401e71 	.word	0x00401e71
  4027d4:	00403a49 	.word	0x00403a49
  4027d8:	00401d89 	.word	0x00401d89

004027dc <PCA9952_init>:

extern uint8_t func_transmit(const uint8_t *p_buff, uint32_t ulsize); //lazy, defined in another c file 10feb16 jsi

void PCA9952_init(void) //7apr15
{
  4027dc:	b5b0      	push	{r4, r5, r7, lr}
  4027de:	b094      	sub	sp, #80	; 0x50
  4027e0:	af02      	add	r7, sp, #8
	volatile uint8_t tmp1, tmp2, tmp3, tmp4;
	
	char printStr[64] = {0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};
  4027e2:	1d3b      	adds	r3, r7, #4
  4027e4:	2240      	movs	r2, #64	; 0x40
  4027e6:	4618      	mov	r0, r3
  4027e8:	2100      	movs	r1, #0
  4027ea:	4b45      	ldr	r3, [pc, #276]	; (402900 <PCA9952_init+0x124>)
  4027ec:	4798      	blx	r3
	/* Store cpu frequency locally*/
//7apr15	cpu_hz = fcpu;

	//Note output is off at the chip level before coming into this routine, LED_OEn set high before calling this function from main()

	PCA9952_write_reg(LED_TOP, PCA9952_MODE1, 0);		//No autoincrement, normal mode not sleep, does not respond to sub or allcall addresses
  4027ee:	2000      	movs	r0, #0
  4027f0:	2100      	movs	r1, #0
  4027f2:	2200      	movs	r2, #0
  4027f4:	4b43      	ldr	r3, [pc, #268]	; (402904 <PCA9952_init+0x128>)
  4027f6:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_MODE2, 0);		//Dimming not blinking, change on stop not ack (don't really care but have to pick something)
  4027f8:	2000      	movs	r0, #0
  4027fa:	2101      	movs	r1, #1
  4027fc:	2200      	movs	r2, #0
  4027fe:	4b41      	ldr	r3, [pc, #260]	; (402904 <PCA9952_init+0x128>)
  402800:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_DRIVER_CURRENT); //9apr15 drive at half current for now, power supply circuit needs modification
  402802:	2000      	movs	r0, #0
  402804:	2143      	movs	r1, #67	; 0x43
  402806:	22c8      	movs	r2, #200	; 0xc8
  402808:	4b3e      	ldr	r3, [pc, #248]	; (402904 <PCA9952_init+0x128>)
  40280a:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT0, 0);		//Setting all channels off for now
  40280c:	2000      	movs	r0, #0
  40280e:	2102      	movs	r1, #2
  402810:	2200      	movs	r2, #0
  402812:	4b3c      	ldr	r3, [pc, #240]	; (402904 <PCA9952_init+0x128>)
  402814:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT1, 0);
  402816:	2000      	movs	r0, #0
  402818:	2103      	movs	r1, #3
  40281a:	2200      	movs	r2, #0
  40281c:	4b39      	ldr	r3, [pc, #228]	; (402904 <PCA9952_init+0x128>)
  40281e:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT2, 0);
  402820:	2000      	movs	r0, #0
  402822:	2104      	movs	r1, #4
  402824:	2200      	movs	r2, #0
  402826:	4b37      	ldr	r3, [pc, #220]	; (402904 <PCA9952_init+0x128>)
  402828:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT3, 0);
  40282a:	2000      	movs	r0, #0
  40282c:	2105      	movs	r1, #5
  40282e:	2200      	movs	r2, #0
  402830:	4b34      	ldr	r3, [pc, #208]	; (402904 <PCA9952_init+0x128>)
  402832:	4798      	blx	r3

	tmp1 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG0);	//TODO: just see what we get, will need to weave error checking into this system later
  402834:	2000      	movs	r0, #0
  402836:	2144      	movs	r1, #68	; 0x44
  402838:	4b33      	ldr	r3, [pc, #204]	; (402908 <PCA9952_init+0x12c>)
  40283a:	4798      	blx	r3
  40283c:	4603      	mov	r3, r0
  40283e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	tmp2 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG1);
  402842:	2000      	movs	r0, #0
  402844:	2145      	movs	r1, #69	; 0x45
  402846:	4b30      	ldr	r3, [pc, #192]	; (402908 <PCA9952_init+0x12c>)
  402848:	4798      	blx	r3
  40284a:	4603      	mov	r3, r0
  40284c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE1, 0);		//No autoincrement, normal mode not sleep, does not respond to sub or allcall addresses
  402850:	2001      	movs	r0, #1
  402852:	2100      	movs	r1, #0
  402854:	2200      	movs	r2, #0
  402856:	4b2b      	ldr	r3, [pc, #172]	; (402904 <PCA9952_init+0x128>)
  402858:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE2, 0);		//Dimming not blinking, change on stop not ack (don't really care but have to pick something)
  40285a:	2001      	movs	r0, #1
  40285c:	2101      	movs	r1, #1
  40285e:	2200      	movs	r2, #0
  402860:	4b28      	ldr	r3, [pc, #160]	; (402904 <PCA9952_init+0x128>)
  402862:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_DRIVER_CURRENT); //9apr15 drive at half current for now, power supply circuit needs modification
  402864:	2001      	movs	r0, #1
  402866:	2143      	movs	r1, #67	; 0x43
  402868:	22c8      	movs	r2, #200	; 0xc8
  40286a:	4b26      	ldr	r3, [pc, #152]	; (402904 <PCA9952_init+0x128>)
  40286c:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT0, 0);		//Setting all channels off for now
  40286e:	2001      	movs	r0, #1
  402870:	2102      	movs	r1, #2
  402872:	2200      	movs	r2, #0
  402874:	4b23      	ldr	r3, [pc, #140]	; (402904 <PCA9952_init+0x128>)
  402876:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT1, 0);
  402878:	2001      	movs	r0, #1
  40287a:	2103      	movs	r1, #3
  40287c:	2200      	movs	r2, #0
  40287e:	4b21      	ldr	r3, [pc, #132]	; (402904 <PCA9952_init+0x128>)
  402880:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT2, 0);
  402882:	2001      	movs	r0, #1
  402884:	2104      	movs	r1, #4
  402886:	2200      	movs	r2, #0
  402888:	4b1e      	ldr	r3, [pc, #120]	; (402904 <PCA9952_init+0x128>)
  40288a:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT3, 0);
  40288c:	2001      	movs	r0, #1
  40288e:	2105      	movs	r1, #5
  402890:	2200      	movs	r2, #0
  402892:	4b1c      	ldr	r3, [pc, #112]	; (402904 <PCA9952_init+0x128>)
  402894:	4798      	blx	r3

	tmp3 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG0);	//TODO: just see what we get, will need to weave error checking into this system later
  402896:	2001      	movs	r0, #1
  402898:	2144      	movs	r1, #68	; 0x44
  40289a:	4b1b      	ldr	r3, [pc, #108]	; (402908 <PCA9952_init+0x12c>)
  40289c:	4798      	blx	r3
  40289e:	4603      	mov	r3, r0
  4028a0:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	tmp4 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG1);
  4028a4:	2001      	movs	r0, #1
  4028a6:	2145      	movs	r1, #69	; 0x45
  4028a8:	4b17      	ldr	r3, [pc, #92]	; (402908 <PCA9952_init+0x12c>)
  4028aa:	4798      	blx	r3
  4028ac:	4603      	mov	r3, r0
  4028ae:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
	
	sprintf(printStr,"PCA9952: tmp1: %x tmp2: %x tmp3: %x tmp4: %x\r\n", tmp1, tmp2, tmp3, tmp4); //10feb16 just for debug jsi
  4028b2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
  4028b6:	b2db      	uxtb	r3, r3
  4028b8:	461d      	mov	r5, r3
  4028ba:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
  4028be:	b2db      	uxtb	r3, r3
  4028c0:	461c      	mov	r4, r3
  4028c2:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
  4028c6:	b2db      	uxtb	r3, r3
  4028c8:	4619      	mov	r1, r3
  4028ca:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
  4028ce:	b2db      	uxtb	r3, r3
  4028d0:	461a      	mov	r2, r3
  4028d2:	1d3b      	adds	r3, r7, #4
  4028d4:	9100      	str	r1, [sp, #0]
  4028d6:	9201      	str	r2, [sp, #4]
  4028d8:	4618      	mov	r0, r3
  4028da:	490c      	ldr	r1, [pc, #48]	; (40290c <PCA9952_init+0x130>)
  4028dc:	462a      	mov	r2, r5
  4028de:	4623      	mov	r3, r4
  4028e0:	4c0b      	ldr	r4, [pc, #44]	; (402910 <PCA9952_init+0x134>)
  4028e2:	47a0      	blx	r4
	func_transmit(printStr, strlen(printStr));
  4028e4:	1d3b      	adds	r3, r7, #4
  4028e6:	4618      	mov	r0, r3
  4028e8:	4b0a      	ldr	r3, [pc, #40]	; (402914 <PCA9952_init+0x138>)
  4028ea:	4798      	blx	r3
  4028ec:	4602      	mov	r2, r0
  4028ee:	1d3b      	adds	r3, r7, #4
  4028f0:	4618      	mov	r0, r3
  4028f2:	4611      	mov	r1, r2
  4028f4:	4b08      	ldr	r3, [pc, #32]	; (402918 <PCA9952_init+0x13c>)
  4028f6:	4798      	blx	r3
	
	
}
  4028f8:	3748      	adds	r7, #72	; 0x48
  4028fa:	46bd      	mov	sp, r7
  4028fc:	bdb0      	pop	{r4, r5, r7, pc}
  4028fe:	bf00      	nop
  402900:	00407021 	.word	0x00407021
  402904:	004026d9 	.word	0x004026d9
  402908:	00402749 	.word	0x00402749
  40290c:	0040c86c 	.word	0x0040c86c
  402910:	0040723d 	.word	0x0040723d
  402914:	00407289 	.word	0x00407289
  402918:	00403d45 	.word	0x00403d45

0040291c <PCA9952_channel>:


void PCA9952_channel(unsigned char topBotn, unsigned char channel, unsigned char onOffn);
void PCA9952_channel(unsigned char topBotn, unsigned char channel, unsigned char onOffn)
{
  40291c:	b580      	push	{r7, lr}
  40291e:	b084      	sub	sp, #16
  402920:	af00      	add	r7, sp, #0
  402922:	4603      	mov	r3, r0
  402924:	71fb      	strb	r3, [r7, #7]
  402926:	460b      	mov	r3, r1
  402928:	71bb      	strb	r3, [r7, #6]
  40292a:	4613      	mov	r3, r2
  40292c:	717b      	strb	r3, [r7, #5]
	unsigned char regIdx, regPos, regShadow, maskVal, writeVal;
	
	regIdx = (channel / 4); //LEDOUT0 controls channels 0..3, LEDOUT1 controls channels 4..7 etc.
  40292e:	79bb      	ldrb	r3, [r7, #6]
  402930:	089b      	lsrs	r3, r3, #2
  402932:	737b      	strb	r3, [r7, #13]
	regPos = (channel % 4);
  402934:	79bb      	ldrb	r3, [r7, #6]
  402936:	f003 0303 	and.w	r3, r3, #3
  40293a:	733b      	strb	r3, [r7, #12]
	
	switch(regIdx)
  40293c:	7b7b      	ldrb	r3, [r7, #13]
  40293e:	2b03      	cmp	r3, #3
  402940:	d82a      	bhi.n	402998 <PCA9952_channel+0x7c>
  402942:	a201      	add	r2, pc, #4	; (adr r2, 402948 <PCA9952_channel+0x2c>)
  402944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402948:	00402959 	.word	0x00402959
  40294c:	00402969 	.word	0x00402969
  402950:	00402979 	.word	0x00402979
  402954:	00402989 	.word	0x00402989
	{
		case 0:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT0);
  402958:	79fb      	ldrb	r3, [r7, #7]
  40295a:	4618      	mov	r0, r3
  40295c:	2102      	movs	r1, #2
  40295e:	4b37      	ldr	r3, [pc, #220]	; (402a3c <PCA9952_channel+0x120>)
  402960:	4798      	blx	r3
  402962:	4603      	mov	r3, r0
  402964:	73fb      	strb	r3, [r7, #15]
			break;
  402966:	e017      	b.n	402998 <PCA9952_channel+0x7c>
		case 1:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT1);
  402968:	79fb      	ldrb	r3, [r7, #7]
  40296a:	4618      	mov	r0, r3
  40296c:	2103      	movs	r1, #3
  40296e:	4b33      	ldr	r3, [pc, #204]	; (402a3c <PCA9952_channel+0x120>)
  402970:	4798      	blx	r3
  402972:	4603      	mov	r3, r0
  402974:	73fb      	strb	r3, [r7, #15]
			break;
  402976:	e00f      	b.n	402998 <PCA9952_channel+0x7c>
		case 2:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT2);
  402978:	79fb      	ldrb	r3, [r7, #7]
  40297a:	4618      	mov	r0, r3
  40297c:	2104      	movs	r1, #4
  40297e:	4b2f      	ldr	r3, [pc, #188]	; (402a3c <PCA9952_channel+0x120>)
  402980:	4798      	blx	r3
  402982:	4603      	mov	r3, r0
  402984:	73fb      	strb	r3, [r7, #15]
			break;
  402986:	e007      	b.n	402998 <PCA9952_channel+0x7c>
		case 3:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT3);
  402988:	79fb      	ldrb	r3, [r7, #7]
  40298a:	4618      	mov	r0, r3
  40298c:	2105      	movs	r1, #5
  40298e:	4b2b      	ldr	r3, [pc, #172]	; (402a3c <PCA9952_channel+0x120>)
  402990:	4798      	blx	r3
  402992:	4603      	mov	r3, r0
  402994:	73fb      	strb	r3, [r7, #15]
			break;		
  402996:	bf00      	nop
	}

	maskVal = 0xFF << (regPos * 2);
  402998:	7b3b      	ldrb	r3, [r7, #12]
  40299a:	005b      	lsls	r3, r3, #1
  40299c:	22ff      	movs	r2, #255	; 0xff
  40299e:	fa02 f303 	lsl.w	r3, r2, r3
  4029a2:	72fb      	strb	r3, [r7, #11]
	maskVal = maskVal ^ 0xFF;
  4029a4:	7afb      	ldrb	r3, [r7, #11]
  4029a6:	43db      	mvns	r3, r3
  4029a8:	72fb      	strb	r3, [r7, #11]
	regShadow &= maskVal;
  4029aa:	7bfa      	ldrb	r2, [r7, #15]
  4029ac:	7afb      	ldrb	r3, [r7, #11]
  4029ae:	4013      	ands	r3, r2
  4029b0:	73fb      	strb	r3, [r7, #15]

	if (onOffn == LED_ON)
  4029b2:	797b      	ldrb	r3, [r7, #5]
  4029b4:	2b01      	cmp	r3, #1
  4029b6:	d106      	bne.n	4029c6 <PCA9952_channel+0xaa>
	{
		writeVal = (0x01 << (regPos * 2));
  4029b8:	7b3b      	ldrb	r3, [r7, #12]
  4029ba:	005b      	lsls	r3, r3, #1
  4029bc:	2201      	movs	r2, #1
  4029be:	fa02 f303 	lsl.w	r3, r2, r3
  4029c2:	73bb      	strb	r3, [r7, #14]
  4029c4:	e004      	b.n	4029d0 <PCA9952_channel+0xb4>
	}
	else if (onOffn == LED_OFF)
  4029c6:	797b      	ldrb	r3, [r7, #5]
  4029c8:	2b00      	cmp	r3, #0
  4029ca:	d101      	bne.n	4029d0 <PCA9952_channel+0xb4>
	{
		writeVal = 0;
  4029cc:	2300      	movs	r3, #0
  4029ce:	73bb      	strb	r3, [r7, #14]
	}
	
	regShadow |= writeVal;
  4029d0:	7bfa      	ldrb	r2, [r7, #15]
  4029d2:	7bbb      	ldrb	r3, [r7, #14]
  4029d4:	4313      	orrs	r3, r2
  4029d6:	73fb      	strb	r3, [r7, #15]
	
	switch(regIdx)
  4029d8:	7b7b      	ldrb	r3, [r7, #13]
  4029da:	2b03      	cmp	r3, #3
  4029dc:	d82a      	bhi.n	402a34 <PCA9952_channel+0x118>
  4029de:	a201      	add	r2, pc, #4	; (adr r2, 4029e4 <PCA9952_channel+0xc8>)
  4029e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4029e4:	004029f5 	.word	0x004029f5
  4029e8:	00402a05 	.word	0x00402a05
  4029ec:	00402a15 	.word	0x00402a15
  4029f0:	00402a25 	.word	0x00402a25
	{
		case 0:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT0, regShadow);
  4029f4:	79fa      	ldrb	r2, [r7, #7]
  4029f6:	7bfb      	ldrb	r3, [r7, #15]
  4029f8:	4610      	mov	r0, r2
  4029fa:	2102      	movs	r1, #2
  4029fc:	461a      	mov	r2, r3
  4029fe:	4b10      	ldr	r3, [pc, #64]	; (402a40 <PCA9952_channel+0x124>)
  402a00:	4798      	blx	r3
			break;
  402a02:	e017      	b.n	402a34 <PCA9952_channel+0x118>
		case 1:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT1, regShadow);
  402a04:	79fa      	ldrb	r2, [r7, #7]
  402a06:	7bfb      	ldrb	r3, [r7, #15]
  402a08:	4610      	mov	r0, r2
  402a0a:	2103      	movs	r1, #3
  402a0c:	461a      	mov	r2, r3
  402a0e:	4b0c      	ldr	r3, [pc, #48]	; (402a40 <PCA9952_channel+0x124>)
  402a10:	4798      	blx	r3
			break;
  402a12:	e00f      	b.n	402a34 <PCA9952_channel+0x118>
		case 2:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT2, regShadow);
  402a14:	79fa      	ldrb	r2, [r7, #7]
  402a16:	7bfb      	ldrb	r3, [r7, #15]
  402a18:	4610      	mov	r0, r2
  402a1a:	2104      	movs	r1, #4
  402a1c:	461a      	mov	r2, r3
  402a1e:	4b08      	ldr	r3, [pc, #32]	; (402a40 <PCA9952_channel+0x124>)
  402a20:	4798      	blx	r3
			break;
  402a22:	e007      	b.n	402a34 <PCA9952_channel+0x118>
		case 3:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT3, regShadow);
  402a24:	79fa      	ldrb	r2, [r7, #7]
  402a26:	7bfb      	ldrb	r3, [r7, #15]
  402a28:	4610      	mov	r0, r2
  402a2a:	2105      	movs	r1, #5
  402a2c:	461a      	mov	r2, r3
  402a2e:	4b04      	ldr	r3, [pc, #16]	; (402a40 <PCA9952_channel+0x124>)
  402a30:	4798      	blx	r3
			break;
  402a32:	bf00      	nop
	}

}
  402a34:	3710      	adds	r7, #16
  402a36:	46bd      	mov	sp, r7
  402a38:	bd80      	pop	{r7, pc}
  402a3a:	bf00      	nop
  402a3c:	00402749 	.word	0x00402749
  402a40:	004026d9 	.word	0x004026d9

00402a44 <led_shelf>:

void led_shelf(unsigned char shelf, unsigned char onOffn)
{
  402a44:	b580      	push	{r7, lr}
  402a46:	b082      	sub	sp, #8
  402a48:	af00      	add	r7, sp, #0
  402a4a:	4603      	mov	r3, r0
  402a4c:	460a      	mov	r2, r1
  402a4e:	71fb      	strb	r3, [r7, #7]
  402a50:	4613      	mov	r3, r2
  402a52:	71bb      	strb	r3, [r7, #6]
	switch(shelf)
  402a54:	79fb      	ldrb	r3, [r7, #7]
  402a56:	2b03      	cmp	r3, #3
  402a58:	f200 8088 	bhi.w	402b6c <led_shelf+0x128>
  402a5c:	a201      	add	r2, pc, #4	; (adr r2, 402a64 <led_shelf+0x20>)
  402a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402a62:	bf00      	nop
  402a64:	00402a75 	.word	0x00402a75
  402a68:	00402ab3 	.word	0x00402ab3
  402a6c:	00402af1 	.word	0x00402af1
  402a70:	00402b2f 	.word	0x00402b2f
	{
		case 0: //bottom of LED board 0 which is the upper board in the shelf, and top of LED board 1 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 0, onOffn);
  402a74:	79bb      	ldrb	r3, [r7, #6]
  402a76:	2001      	movs	r0, #1
  402a78:	2100      	movs	r1, #0
  402a7a:	461a      	mov	r2, r3
  402a7c:	4b3d      	ldr	r3, [pc, #244]	; (402b74 <led_shelf+0x130>)
  402a7e:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 1, onOffn);
  402a80:	79bb      	ldrb	r3, [r7, #6]
  402a82:	2001      	movs	r0, #1
  402a84:	2101      	movs	r1, #1
  402a86:	461a      	mov	r2, r3
  402a88:	4b3a      	ldr	r3, [pc, #232]	; (402b74 <led_shelf+0x130>)
  402a8a:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 2, onOffn);
  402a8c:	79bb      	ldrb	r3, [r7, #6]
  402a8e:	2001      	movs	r0, #1
  402a90:	2102      	movs	r1, #2
  402a92:	461a      	mov	r2, r3
  402a94:	4b37      	ldr	r3, [pc, #220]	; (402b74 <led_shelf+0x130>)
  402a96:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 0, onOffn);
  402a98:	79bb      	ldrb	r3, [r7, #6]
  402a9a:	2000      	movs	r0, #0
  402a9c:	2100      	movs	r1, #0
  402a9e:	461a      	mov	r2, r3
  402aa0:	4b34      	ldr	r3, [pc, #208]	; (402b74 <led_shelf+0x130>)
  402aa2:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 1, onOffn);
  402aa4:	79bb      	ldrb	r3, [r7, #6]
  402aa6:	2000      	movs	r0, #0
  402aa8:	2101      	movs	r1, #1
  402aaa:	461a      	mov	r2, r3
  402aac:	4b31      	ldr	r3, [pc, #196]	; (402b74 <led_shelf+0x130>)
  402aae:	4798      	blx	r3
			break;
  402ab0:	e05c      	b.n	402b6c <led_shelf+0x128>

		case 1: //bottom of LED board 1 which is the upper board in the shelf, and top of LED board 2 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 3, onOffn);
  402ab2:	79bb      	ldrb	r3, [r7, #6]
  402ab4:	2001      	movs	r0, #1
  402ab6:	2103      	movs	r1, #3
  402ab8:	461a      	mov	r2, r3
  402aba:	4b2e      	ldr	r3, [pc, #184]	; (402b74 <led_shelf+0x130>)
  402abc:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 4, onOffn);
  402abe:	79bb      	ldrb	r3, [r7, #6]
  402ac0:	2001      	movs	r0, #1
  402ac2:	2104      	movs	r1, #4
  402ac4:	461a      	mov	r2, r3
  402ac6:	4b2b      	ldr	r3, [pc, #172]	; (402b74 <led_shelf+0x130>)
  402ac8:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 5, onOffn);
  402aca:	79bb      	ldrb	r3, [r7, #6]
  402acc:	2001      	movs	r0, #1
  402ace:	2105      	movs	r1, #5
  402ad0:	461a      	mov	r2, r3
  402ad2:	4b28      	ldr	r3, [pc, #160]	; (402b74 <led_shelf+0x130>)
  402ad4:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 2, onOffn);
  402ad6:	79bb      	ldrb	r3, [r7, #6]
  402ad8:	2000      	movs	r0, #0
  402ada:	2102      	movs	r1, #2
  402adc:	461a      	mov	r2, r3
  402ade:	4b25      	ldr	r3, [pc, #148]	; (402b74 <led_shelf+0x130>)
  402ae0:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 3, onOffn);
  402ae2:	79bb      	ldrb	r3, [r7, #6]
  402ae4:	2000      	movs	r0, #0
  402ae6:	2103      	movs	r1, #3
  402ae8:	461a      	mov	r2, r3
  402aea:	4b22      	ldr	r3, [pc, #136]	; (402b74 <led_shelf+0x130>)
  402aec:	4798      	blx	r3
			break;
  402aee:	e03d      	b.n	402b6c <led_shelf+0x128>

		case 2: //bottom of LED board 2 which is the upper board in the shelf, and top of LED board 3 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 6, onOffn);
  402af0:	79bb      	ldrb	r3, [r7, #6]
  402af2:	2001      	movs	r0, #1
  402af4:	2106      	movs	r1, #6
  402af6:	461a      	mov	r2, r3
  402af8:	4b1e      	ldr	r3, [pc, #120]	; (402b74 <led_shelf+0x130>)
  402afa:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 7, onOffn);
  402afc:	79bb      	ldrb	r3, [r7, #6]
  402afe:	2001      	movs	r0, #1
  402b00:	2107      	movs	r1, #7
  402b02:	461a      	mov	r2, r3
  402b04:	4b1b      	ldr	r3, [pc, #108]	; (402b74 <led_shelf+0x130>)
  402b06:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 8, onOffn);
  402b08:	79bb      	ldrb	r3, [r7, #6]
  402b0a:	2001      	movs	r0, #1
  402b0c:	2108      	movs	r1, #8
  402b0e:	461a      	mov	r2, r3
  402b10:	4b18      	ldr	r3, [pc, #96]	; (402b74 <led_shelf+0x130>)
  402b12:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 4, onOffn);
  402b14:	79bb      	ldrb	r3, [r7, #6]
  402b16:	2000      	movs	r0, #0
  402b18:	2104      	movs	r1, #4
  402b1a:	461a      	mov	r2, r3
  402b1c:	4b15      	ldr	r3, [pc, #84]	; (402b74 <led_shelf+0x130>)
  402b1e:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 5, onOffn);
  402b20:	79bb      	ldrb	r3, [r7, #6]
  402b22:	2000      	movs	r0, #0
  402b24:	2105      	movs	r1, #5
  402b26:	461a      	mov	r2, r3
  402b28:	4b12      	ldr	r3, [pc, #72]	; (402b74 <led_shelf+0x130>)
  402b2a:	4798      	blx	r3
			break;
  402b2c:	e01e      	b.n	402b6c <led_shelf+0x128>

		case 3: //bottom of LED board 3 which is the upper board in the shelf, and top of LED board 4 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 9, onOffn);
  402b2e:	79bb      	ldrb	r3, [r7, #6]
  402b30:	2001      	movs	r0, #1
  402b32:	2109      	movs	r1, #9
  402b34:	461a      	mov	r2, r3
  402b36:	4b0f      	ldr	r3, [pc, #60]	; (402b74 <led_shelf+0x130>)
  402b38:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 10, onOffn);
  402b3a:	79bb      	ldrb	r3, [r7, #6]
  402b3c:	2001      	movs	r0, #1
  402b3e:	210a      	movs	r1, #10
  402b40:	461a      	mov	r2, r3
  402b42:	4b0c      	ldr	r3, [pc, #48]	; (402b74 <led_shelf+0x130>)
  402b44:	4798      	blx	r3
			PCA9952_channel(LED_BOTTOM, 11, onOffn);
  402b46:	79bb      	ldrb	r3, [r7, #6]
  402b48:	2001      	movs	r0, #1
  402b4a:	210b      	movs	r1, #11
  402b4c:	461a      	mov	r2, r3
  402b4e:	4b09      	ldr	r3, [pc, #36]	; (402b74 <led_shelf+0x130>)
  402b50:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 6, onOffn);
  402b52:	79bb      	ldrb	r3, [r7, #6]
  402b54:	2000      	movs	r0, #0
  402b56:	2106      	movs	r1, #6
  402b58:	461a      	mov	r2, r3
  402b5a:	4b06      	ldr	r3, [pc, #24]	; (402b74 <led_shelf+0x130>)
  402b5c:	4798      	blx	r3
			PCA9952_channel(LED_TOP, 7, onOffn);
  402b5e:	79bb      	ldrb	r3, [r7, #6]
  402b60:	2000      	movs	r0, #0
  402b62:	2107      	movs	r1, #7
  402b64:	461a      	mov	r2, r3
  402b66:	4b03      	ldr	r3, [pc, #12]	; (402b74 <led_shelf+0x130>)
  402b68:	4798      	blx	r3
			break;
  402b6a:	bf00      	nop
	}	
	
}
  402b6c:	3708      	adds	r7, #8
  402b6e:	46bd      	mov	sp, r7
  402b70:	bd80      	pop	{r7, pc}
  402b72:	bf00      	nop
  402b74:	0040291d 	.word	0x0040291d

00402b78 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  402b78:	b480      	push	{r7}
  402b7a:	b08d      	sub	sp, #52	; 0x34
  402b7c:	af00      	add	r7, sp, #0
  402b7e:	6078      	str	r0, [r7, #4]
  402b80:	460b      	mov	r3, r1
  402b82:	70fb      	strb	r3, [r7, #3]
  402b84:	687b      	ldr	r3, [r7, #4]
  402b86:	62fb      	str	r3, [r7, #44]	; 0x2c
  402b88:	78fb      	ldrb	r3, [r7, #3]
  402b8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  402b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b90:	627b      	str	r3, [r7, #36]	; 0x24
  402b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b94:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  402b96:	6a3b      	ldr	r3, [r7, #32]
  402b98:	095b      	lsrs	r3, r3, #5
  402b9a:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402b9c:	69fa      	ldr	r2, [r7, #28]
  402b9e:	4b17      	ldr	r3, [pc, #92]	; (402bfc <ioport_set_pin_dir+0x84>)
  402ba0:	4413      	add	r3, r2
  402ba2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402ba4:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  402ba6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402baa:	2b01      	cmp	r3, #1
  402bac:	d109      	bne.n	402bc2 <ioport_set_pin_dir+0x4a>
  402bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402bb0:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402bb2:	697b      	ldr	r3, [r7, #20]
  402bb4:	f003 031f 	and.w	r3, r3, #31
  402bb8:	2201      	movs	r2, #1
  402bba:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402bbc:	69bb      	ldr	r3, [r7, #24]
  402bbe:	611a      	str	r2, [r3, #16]
  402bc0:	e00c      	b.n	402bdc <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  402bc2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402bc6:	2b00      	cmp	r3, #0
  402bc8:	d108      	bne.n	402bdc <ioport_set_pin_dir+0x64>
  402bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402bcc:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402bce:	693b      	ldr	r3, [r7, #16]
  402bd0:	f003 031f 	and.w	r3, r3, #31
  402bd4:	2201      	movs	r2, #1
  402bd6:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402bd8:	69bb      	ldr	r3, [r7, #24]
  402bda:	615a      	str	r2, [r3, #20]
  402bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402bde:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402be0:	68fb      	ldr	r3, [r7, #12]
  402be2:	f003 031f 	and.w	r3, r3, #31
  402be6:	2201      	movs	r2, #1
  402be8:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402bea:	69bb      	ldr	r3, [r7, #24]
  402bec:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  402bf0:	3734      	adds	r7, #52	; 0x34
  402bf2:	46bd      	mov	sp, r7
  402bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bf8:	4770      	bx	lr
  402bfa:	bf00      	nop
  402bfc:	00200707 	.word	0x00200707

00402c00 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  402c00:	b480      	push	{r7}
  402c02:	b08b      	sub	sp, #44	; 0x2c
  402c04:	af00      	add	r7, sp, #0
  402c06:	6078      	str	r0, [r7, #4]
  402c08:	460b      	mov	r3, r1
  402c0a:	70fb      	strb	r3, [r7, #3]
  402c0c:	687b      	ldr	r3, [r7, #4]
  402c0e:	627b      	str	r3, [r7, #36]	; 0x24
  402c10:	78fb      	ldrb	r3, [r7, #3]
  402c12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402c18:	61fb      	str	r3, [r7, #28]
  402c1a:	69fb      	ldr	r3, [r7, #28]
  402c1c:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  402c1e:	69bb      	ldr	r3, [r7, #24]
  402c20:	095b      	lsrs	r3, r3, #5
  402c22:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402c24:	697a      	ldr	r2, [r7, #20]
  402c26:	4b10      	ldr	r3, [pc, #64]	; (402c68 <ioport_set_pin_level+0x68>)
  402c28:	4413      	add	r3, r2
  402c2a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402c2c:	613b      	str	r3, [r7, #16]

	if (level) {
  402c2e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402c32:	2b00      	cmp	r3, #0
  402c34:	d009      	beq.n	402c4a <ioport_set_pin_level+0x4a>
  402c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402c38:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402c3a:	68fb      	ldr	r3, [r7, #12]
  402c3c:	f003 031f 	and.w	r3, r3, #31
  402c40:	2201      	movs	r2, #1
  402c42:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402c44:	693b      	ldr	r3, [r7, #16]
  402c46:	631a      	str	r2, [r3, #48]	; 0x30
  402c48:	e008      	b.n	402c5c <ioport_set_pin_level+0x5c>
  402c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402c4c:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402c4e:	68bb      	ldr	r3, [r7, #8]
  402c50:	f003 031f 	and.w	r3, r3, #31
  402c54:	2201      	movs	r2, #1
  402c56:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402c58:	693b      	ldr	r3, [r7, #16]
  402c5a:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  402c5c:	372c      	adds	r7, #44	; 0x2c
  402c5e:	46bd      	mov	sp, r7
  402c60:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c64:	4770      	bx	lr
  402c66:	bf00      	nop
  402c68:	00200707 	.word	0x00200707

00402c6c <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  402c6c:	b480      	push	{r7}
  402c6e:	b089      	sub	sp, #36	; 0x24
  402c70:	af00      	add	r7, sp, #0
  402c72:	6078      	str	r0, [r7, #4]
  402c74:	687b      	ldr	r3, [r7, #4]
  402c76:	61fb      	str	r3, [r7, #28]
  402c78:	69fb      	ldr	r3, [r7, #28]
  402c7a:	61bb      	str	r3, [r7, #24]
  402c7c:	69bb      	ldr	r3, [r7, #24]
  402c7e:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  402c80:	697b      	ldr	r3, [r7, #20]
  402c82:	095b      	lsrs	r3, r3, #5
  402c84:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402c86:	693a      	ldr	r2, [r7, #16]
  402c88:	4b0b      	ldr	r3, [pc, #44]	; (402cb8 <ioport_get_pin_level+0x4c>)
  402c8a:	4413      	add	r3, r2
  402c8c:	025b      	lsls	r3, r3, #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  402c8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  402c90:	69fb      	ldr	r3, [r7, #28]
  402c92:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402c94:	68fb      	ldr	r3, [r7, #12]
  402c96:	f003 031f 	and.w	r3, r3, #31
  402c9a:	2101      	movs	r1, #1
  402c9c:	fa01 f303 	lsl.w	r3, r1, r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  402ca0:	4013      	ands	r3, r2
  402ca2:	2b00      	cmp	r3, #0
  402ca4:	bf14      	ite	ne
  402ca6:	2301      	movne	r3, #1
  402ca8:	2300      	moveq	r3, #0
  402caa:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  402cac:	4618      	mov	r0, r3
  402cae:	3724      	adds	r7, #36	; 0x24
  402cb0:	46bd      	mov	sp, r7
  402cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  402cb6:	4770      	bx	lr
  402cb8:	00200707 	.word	0x00200707

00402cbc <udelay>:
/*
 * We have a 100MHz clock, so 100 NOPs should be about 1ns. 
 * Tried to do a 1ns tick but the chip can't seem to handle it.
 */
void udelay(uint32_t ul_dly_ticks)
{
  402cbc:	b480      	push	{r7}
  402cbe:	b085      	sub	sp, #20
  402cc0:	af00      	add	r7, sp, #0
  402cc2:	6078      	str	r0, [r7, #4]
	for (uint32_t i=0; i<ul_dly_ticks; i++)
  402cc4:	2300      	movs	r3, #0
  402cc6:	60fb      	str	r3, [r7, #12]
  402cc8:	e066      	b.n	402d98 <udelay+0xdc>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402cca:	bf00      	nop
  402ccc:	bf00      	nop
  402cce:	bf00      	nop
  402cd0:	bf00      	nop
  402cd2:	bf00      	nop
  402cd4:	bf00      	nop
  402cd6:	bf00      	nop
  402cd8:	bf00      	nop
  402cda:	bf00      	nop
  402cdc:	bf00      	nop
  402cde:	bf00      	nop
  402ce0:	bf00      	nop
  402ce2:	bf00      	nop
  402ce4:	bf00      	nop
  402ce6:	bf00      	nop
  402ce8:	bf00      	nop
  402cea:	bf00      	nop
  402cec:	bf00      	nop
  402cee:	bf00      	nop
  402cf0:	bf00      	nop
  402cf2:	bf00      	nop
  402cf4:	bf00      	nop
  402cf6:	bf00      	nop
  402cf8:	bf00      	nop
  402cfa:	bf00      	nop
  402cfc:	bf00      	nop
  402cfe:	bf00      	nop
  402d00:	bf00      	nop
  402d02:	bf00      	nop
  402d04:	bf00      	nop
  402d06:	bf00      	nop
  402d08:	bf00      	nop
  402d0a:	bf00      	nop
  402d0c:	bf00      	nop
  402d0e:	bf00      	nop
  402d10:	bf00      	nop
  402d12:	bf00      	nop
  402d14:	bf00      	nop
  402d16:	bf00      	nop
  402d18:	bf00      	nop
  402d1a:	bf00      	nop
  402d1c:	bf00      	nop
  402d1e:	bf00      	nop
  402d20:	bf00      	nop
  402d22:	bf00      	nop
  402d24:	bf00      	nop
  402d26:	bf00      	nop
  402d28:	bf00      	nop
  402d2a:	bf00      	nop
  402d2c:	bf00      	nop
  402d2e:	bf00      	nop
  402d30:	bf00      	nop
  402d32:	bf00      	nop
  402d34:	bf00      	nop
  402d36:	bf00      	nop
  402d38:	bf00      	nop
  402d3a:	bf00      	nop
  402d3c:	bf00      	nop
  402d3e:	bf00      	nop
  402d40:	bf00      	nop
  402d42:	bf00      	nop
  402d44:	bf00      	nop
  402d46:	bf00      	nop
  402d48:	bf00      	nop
  402d4a:	bf00      	nop
  402d4c:	bf00      	nop
  402d4e:	bf00      	nop
  402d50:	bf00      	nop
  402d52:	bf00      	nop
  402d54:	bf00      	nop
  402d56:	bf00      	nop
  402d58:	bf00      	nop
  402d5a:	bf00      	nop
  402d5c:	bf00      	nop
  402d5e:	bf00      	nop
  402d60:	bf00      	nop
  402d62:	bf00      	nop
  402d64:	bf00      	nop
  402d66:	bf00      	nop
  402d68:	bf00      	nop
  402d6a:	bf00      	nop
  402d6c:	bf00      	nop
  402d6e:	bf00      	nop
  402d70:	bf00      	nop
  402d72:	bf00      	nop
  402d74:	bf00      	nop
  402d76:	bf00      	nop
  402d78:	bf00      	nop
  402d7a:	bf00      	nop
  402d7c:	bf00      	nop
  402d7e:	bf00      	nop
  402d80:	bf00      	nop
  402d82:	bf00      	nop
  402d84:	bf00      	nop
  402d86:	bf00      	nop
  402d88:	bf00      	nop
  402d8a:	bf00      	nop
  402d8c:	bf00      	nop
  402d8e:	bf00      	nop
  402d90:	bf00      	nop
  402d92:	68fb      	ldr	r3, [r7, #12]
  402d94:	3301      	adds	r3, #1
  402d96:	60fb      	str	r3, [r7, #12]
  402d98:	68fa      	ldr	r2, [r7, #12]
  402d9a:	687b      	ldr	r3, [r7, #4]
  402d9c:	429a      	cmp	r2, r3
  402d9e:	d394      	bcc.n	402cca <udelay+0xe>
		__NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP();
		__NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP();
		__NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP();
		__NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP(); __NOP();
	}
}
  402da0:	3714      	adds	r7, #20
  402da2:	46bd      	mov	sp, r7
  402da4:	f85d 7b04 	ldr.w	r7, [sp], #4
  402da8:	4770      	bx	lr
  402daa:	bf00      	nop

00402dac <io_pin>:

#define EC_ONE_MICROSECOND 8

unsigned char io_pin(unsigned char idx);
unsigned char io_pin(unsigned char idx)
{
  402dac:	b480      	push	{r7}
  402dae:	b083      	sub	sp, #12
  402db0:	af00      	add	r7, sp, #0
  402db2:	4603      	mov	r3, r0
  402db4:	71fb      	strb	r3, [r7, #7]
	switch (idx)
  402db6:	79fb      	ldrb	r3, [r7, #7]
  402db8:	2b04      	cmp	r3, #4
  402dba:	d817      	bhi.n	402dec <io_pin+0x40>
  402dbc:	a201      	add	r2, pc, #4	; (adr r2, 402dc4 <io_pin+0x18>)
  402dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402dc2:	bf00      	nop
  402dc4:	00402dd9 	.word	0x00402dd9
  402dc8:	00402ddd 	.word	0x00402ddd
  402dcc:	00402de1 	.word	0x00402de1
  402dd0:	00402de5 	.word	0x00402de5
  402dd4:	00402de9 	.word	0x00402de9
	{
		case 0:
			return ECLAVE_SERIAL_ID0;
  402dd8:	230f      	movs	r3, #15
  402dda:	e008      	b.n	402dee <io_pin+0x42>
			break;
		case 1:
			return ECLAVE_SERIAL_ID1;
  402ddc:	2310      	movs	r3, #16
  402dde:	e006      	b.n	402dee <io_pin+0x42>
			break;
		case 2:
			return ECLAVE_SERIAL_ID2;
  402de0:	2311      	movs	r3, #17
  402de2:	e004      	b.n	402dee <io_pin+0x42>
			break;
		case 3:
			return ECLAVE_SERIAL_ID3;
  402de4:	2312      	movs	r3, #18
  402de6:	e002      	b.n	402dee <io_pin+0x42>
			break;
		case 4:
			return ECLAVE_SERIAL_ID4;
  402de8:	2313      	movs	r3, #19
  402dea:	e000      	b.n	402dee <io_pin+0x42>
			break;
		default: 
			return 0; //TODO: return a better error code here
  402dec:	2300      	movs	r3, #0
			break;
	}
}
  402dee:	4618      	mov	r0, r3
  402df0:	370c      	adds	r7, #12
  402df2:	46bd      	mov	sp, r7
  402df4:	f85d 7b04 	ldr.w	r7, [sp], #4
  402df8:	4770      	bx	lr
  402dfa:	bf00      	nop

00402dfc <drive_DQ_low>:

void drive_DQ_low(unsigned char idx);
void drive_DQ_low(unsigned char idx)
{
  402dfc:	b580      	push	{r7, lr}
  402dfe:	b084      	sub	sp, #16
  402e00:	af00      	add	r7, sp, #0
  402e02:	4603      	mov	r3, r0
  402e04:	71fb      	strb	r3, [r7, #7]
	unsigned char ioPin;
	int32_t ioFlags;
	
	ioPin = io_pin(idx);
  402e06:	79fb      	ldrb	r3, [r7, #7]
  402e08:	4618      	mov	r0, r3
  402e0a:	4b08      	ldr	r3, [pc, #32]	; (402e2c <drive_DQ_low+0x30>)
  402e0c:	4798      	blx	r3
  402e0e:	4603      	mov	r3, r0
  402e10:	73fb      	strb	r3, [r7, #15]
	
	ioport_set_pin_dir(ioPin, IOPORT_DIR_OUTPUT);
  402e12:	7bfb      	ldrb	r3, [r7, #15]
  402e14:	4618      	mov	r0, r3
  402e16:	2101      	movs	r1, #1
  402e18:	4b05      	ldr	r3, [pc, #20]	; (402e30 <drive_DQ_low+0x34>)
  402e1a:	4798      	blx	r3
	ioport_set_pin_level(ioPin, IOPORT_PIN_LEVEL_LOW);
  402e1c:	7bfb      	ldrb	r3, [r7, #15]
  402e1e:	4618      	mov	r0, r3
  402e20:	2100      	movs	r1, #0
  402e22:	4b04      	ldr	r3, [pc, #16]	; (402e34 <drive_DQ_low+0x38>)
  402e24:	4798      	blx	r3

}
  402e26:	3710      	adds	r7, #16
  402e28:	46bd      	mov	sp, r7
  402e2a:	bd80      	pop	{r7, pc}
  402e2c:	00402dad 	.word	0x00402dad
  402e30:	00402b79 	.word	0x00402b79
  402e34:	00402c01 	.word	0x00402c01

00402e38 <release_the_bus>:

void release_the_bus(unsigned char idx);
void release_the_bus(unsigned char idx)
{
  402e38:	b580      	push	{r7, lr}
  402e3a:	b084      	sub	sp, #16
  402e3c:	af00      	add	r7, sp, #0
  402e3e:	4603      	mov	r3, r0
  402e40:	71fb      	strb	r3, [r7, #7]
	unsigned char ioPin;
	int32_t ioFlags;
	
	ioPin = io_pin(idx);
  402e42:	79fb      	ldrb	r3, [r7, #7]
  402e44:	4618      	mov	r0, r3
  402e46:	4b06      	ldr	r3, [pc, #24]	; (402e60 <release_the_bus+0x28>)
  402e48:	4798      	blx	r3
  402e4a:	4603      	mov	r3, r0
  402e4c:	73fb      	strb	r3, [r7, #15]
	
	ioport_set_pin_dir(ioPin, IOPORT_DIR_INPUT);
  402e4e:	7bfb      	ldrb	r3, [r7, #15]
  402e50:	4618      	mov	r0, r3
  402e52:	2100      	movs	r1, #0
  402e54:	4b03      	ldr	r3, [pc, #12]	; (402e64 <release_the_bus+0x2c>)
  402e56:	4798      	blx	r3
	

}
  402e58:	3710      	adds	r7, #16
  402e5a:	46bd      	mov	sp, r7
  402e5c:	bd80      	pop	{r7, pc}
  402e5e:	bf00      	nop
  402e60:	00402dad 	.word	0x00402dad
  402e64:	00402b79 	.word	0x00402b79

00402e68 <gpio_input>:

void gpio_input(unsigned char idx) //14may15 experiment
{
  402e68:	b580      	push	{r7, lr}
  402e6a:	b084      	sub	sp, #16
  402e6c:	af00      	add	r7, sp, #0
  402e6e:	4603      	mov	r3, r0
  402e70:	71fb      	strb	r3, [r7, #7]
	uint32_t ioFlags;
	unsigned char ioPin;
		
	ioPin = io_pin(idx);
  402e72:	79fb      	ldrb	r3, [r7, #7]
  402e74:	4618      	mov	r0, r3
  402e76:	4b06      	ldr	r3, [pc, #24]	; (402e90 <gpio_input+0x28>)
  402e78:	4798      	blx	r3
  402e7a:	4603      	mov	r3, r0
  402e7c:	73fb      	strb	r3, [r7, #15]
		
	ioport_set_pin_dir(ioPin, IOPORT_DIR_INPUT);
  402e7e:	7bfb      	ldrb	r3, [r7, #15]
  402e80:	4618      	mov	r0, r3
  402e82:	2100      	movs	r1, #0
  402e84:	4b03      	ldr	r3, [pc, #12]	; (402e94 <gpio_input+0x2c>)
  402e86:	4798      	blx	r3


}
  402e88:	3710      	adds	r7, #16
  402e8a:	46bd      	mov	sp, r7
  402e8c:	bd80      	pop	{r7, pc}
  402e8e:	bf00      	nop
  402e90:	00402dad 	.word	0x00402dad
  402e94:	00402b79 	.word	0x00402b79

00402e98 <sample_line>:

unsigned char sample_line(unsigned char idx);
unsigned char sample_line(unsigned char idx)
{
  402e98:	b580      	push	{r7, lr}
  402e9a:	b084      	sub	sp, #16
  402e9c:	af00      	add	r7, sp, #0
  402e9e:	4603      	mov	r3, r0
  402ea0:	71fb      	strb	r3, [r7, #7]
//14may15 experiment		uint32_t ioFlags;
		unsigned char retVal, ioPin;
		
		ioPin = io_pin(idx);
  402ea2:	79fb      	ldrb	r3, [r7, #7]
  402ea4:	4618      	mov	r0, r3
  402ea6:	4b07      	ldr	r3, [pc, #28]	; (402ec4 <sample_line+0x2c>)
  402ea8:	4798      	blx	r3
  402eaa:	4603      	mov	r3, r0
  402eac:	73fb      	strb	r3, [r7, #15]
		
//14may15 experiment		ioFlags = (GPIO_DIR_INPUT);
//14may15 experiment		gpio_configure_pin(ioPin, ioFlags);

		retVal = ioport_get_pin_level(ioPin);
  402eae:	7bfb      	ldrb	r3, [r7, #15]
  402eb0:	4618      	mov	r0, r3
  402eb2:	4b05      	ldr	r3, [pc, #20]	; (402ec8 <sample_line+0x30>)
  402eb4:	4798      	blx	r3
  402eb6:	4603      	mov	r3, r0
  402eb8:	73bb      	strb	r3, [r7, #14]

//14may15 experiment		ioFlags = (GPIO_DIR_OUTPUT);
//14may15 experiment		gpio_configure_pin(ioPin, ioFlags);

		return retVal;
  402eba:	7bbb      	ldrb	r3, [r7, #14]
}
  402ebc:	4618      	mov	r0, r3
  402ebe:	3710      	adds	r7, #16
  402ec0:	46bd      	mov	sp, r7
  402ec2:	bd80      	pop	{r7, pc}
  402ec4:	00402dad 	.word	0x00402dad
  402ec8:	00402c6d 	.word	0x00402c6d

00402ecc <SetSpeed>:

//-----------------------------------------------------------------------------
// Set the 1-Wire timing to 'standard' (standard=1) or 'overdrive' (standard=0).
//
void SetSpeed(int standard)
{
  402ecc:	b480      	push	{r7}
  402ece:	b083      	sub	sp, #12
  402ed0:	af00      	add	r7, sp, #0
  402ed2:	6078      	str	r0, [r7, #4]
	// Adjust tick values depending on speed
	if (standard) //experiment 16may15 cut everything in half, some issue with using the PLL? and fudge the tight numbers at the low end
  402ed4:	687b      	ldr	r3, [r7, #4]
  402ed6:	2b00      	cmp	r3, #0
  402ed8:	d01e      	beq.n	402f18 <SetSpeed+0x4c>
	{
		// Standard Speed
		A = 0; //6;
  402eda:	4b21      	ldr	r3, [pc, #132]	; (402f60 <SetSpeed+0x94>)
  402edc:	2200      	movs	r2, #0
  402ede:	601a      	str	r2, [r3, #0]
		B = 32; //64;
  402ee0:	4b20      	ldr	r3, [pc, #128]	; (402f64 <SetSpeed+0x98>)
  402ee2:	2220      	movs	r2, #32
  402ee4:	601a      	str	r2, [r3, #0]
		C = 30; //60;
  402ee6:	4b20      	ldr	r3, [pc, #128]	; (402f68 <SetSpeed+0x9c>)
  402ee8:	221e      	movs	r2, #30
  402eea:	601a      	str	r2, [r3, #0]
		D = 2; //10;
  402eec:	4b1f      	ldr	r3, [pc, #124]	; (402f6c <SetSpeed+0xa0>)
  402eee:	2202      	movs	r2, #2
  402ef0:	601a      	str	r2, [r3, #0]
		E = 2; //9;
  402ef2:	4b1f      	ldr	r3, [pc, #124]	; (402f70 <SetSpeed+0xa4>)
  402ef4:	2202      	movs	r2, #2
  402ef6:	601a      	str	r2, [r3, #0]
		F = 27; //55;
  402ef8:	4b1e      	ldr	r3, [pc, #120]	; (402f74 <SetSpeed+0xa8>)
  402efa:	221b      	movs	r2, #27
  402efc:	601a      	str	r2, [r3, #0]
		G = 0; //0;
  402efe:	4b1e      	ldr	r3, [pc, #120]	; (402f78 <SetSpeed+0xac>)
  402f00:	2200      	movs	r2, #0
  402f02:	601a      	str	r2, [r3, #0]
		H = 240; //480;
  402f04:	4b1d      	ldr	r3, [pc, #116]	; (402f7c <SetSpeed+0xb0>)
  402f06:	22f0      	movs	r2, #240	; 0xf0
  402f08:	601a      	str	r2, [r3, #0]
		I = 35; //70;
  402f0a:	4b1d      	ldr	r3, [pc, #116]	; (402f80 <SetSpeed+0xb4>)
  402f0c:	2223      	movs	r2, #35	; 0x23
  402f0e:	601a      	str	r2, [r3, #0]
		J = 205; //410;
  402f10:	4b1c      	ldr	r3, [pc, #112]	; (402f84 <SetSpeed+0xb8>)
  402f12:	22cd      	movs	r2, #205	; 0xcd
  402f14:	601a      	str	r2, [r3, #0]
  402f16:	e01d      	b.n	402f54 <SetSpeed+0x88>


	else
	{
		// Overdrive Speed
		A = 1.5;
  402f18:	4b11      	ldr	r3, [pc, #68]	; (402f60 <SetSpeed+0x94>)
  402f1a:	2201      	movs	r2, #1
  402f1c:	601a      	str	r2, [r3, #0]
		B = 7.5;
  402f1e:	4b11      	ldr	r3, [pc, #68]	; (402f64 <SetSpeed+0x98>)
  402f20:	2207      	movs	r2, #7
  402f22:	601a      	str	r2, [r3, #0]
		C = 7.5;
  402f24:	4b10      	ldr	r3, [pc, #64]	; (402f68 <SetSpeed+0x9c>)
  402f26:	2207      	movs	r2, #7
  402f28:	601a      	str	r2, [r3, #0]
		D = 2.5;
  402f2a:	4b10      	ldr	r3, [pc, #64]	; (402f6c <SetSpeed+0xa0>)
  402f2c:	2202      	movs	r2, #2
  402f2e:	601a      	str	r2, [r3, #0]
		E = 0.75;
  402f30:	4b0f      	ldr	r3, [pc, #60]	; (402f70 <SetSpeed+0xa4>)
  402f32:	2200      	movs	r2, #0
  402f34:	601a      	str	r2, [r3, #0]
		F = 7;
  402f36:	4b0f      	ldr	r3, [pc, #60]	; (402f74 <SetSpeed+0xa8>)
  402f38:	2207      	movs	r2, #7
  402f3a:	601a      	str	r2, [r3, #0]
		G = 2.5;
  402f3c:	4b0e      	ldr	r3, [pc, #56]	; (402f78 <SetSpeed+0xac>)
  402f3e:	2202      	movs	r2, #2
  402f40:	601a      	str	r2, [r3, #0]
		H = 70;
  402f42:	4b0e      	ldr	r3, [pc, #56]	; (402f7c <SetSpeed+0xb0>)
  402f44:	2246      	movs	r2, #70	; 0x46
  402f46:	601a      	str	r2, [r3, #0]
		I = 8.5;
  402f48:	4b0d      	ldr	r3, [pc, #52]	; (402f80 <SetSpeed+0xb4>)
  402f4a:	2208      	movs	r2, #8
  402f4c:	601a      	str	r2, [r3, #0]
		J = 40;
  402f4e:	4b0d      	ldr	r3, [pc, #52]	; (402f84 <SetSpeed+0xb8>)
  402f50:	2228      	movs	r2, #40	; 0x28
  402f52:	601a      	str	r2, [r3, #0]
	}
}
  402f54:	370c      	adds	r7, #12
  402f56:	46bd      	mov	sp, r7
  402f58:	f85d 7b04 	ldr.w	r7, [sp], #4
  402f5c:	4770      	bx	lr
  402f5e:	bf00      	nop
  402f60:	20400aac 	.word	0x20400aac
  402f64:	20400ab0 	.word	0x20400ab0
  402f68:	20400ab8 	.word	0x20400ab8
  402f6c:	20400aa8 	.word	0x20400aa8
  402f70:	20400ac4 	.word	0x20400ac4
  402f74:	20400acc 	.word	0x20400acc
  402f78:	20400abc 	.word	0x20400abc
  402f7c:	20400ac0 	.word	0x20400ac0
  402f80:	20400ac8 	.word	0x20400ac8
  402f84:	20400ab4 	.word	0x20400ab4

00402f88 <OWTouchReset>:
// Generate a 1-Wire reset, return 1 if no presence detect was found,
// return 0 otherwise.
// (NOTE: Does not handle alarm presence from DS2404/DS1994)
//
int OWTouchReset(unsigned char idx)
{
  402f88:	b580      	push	{r7, lr}
  402f8a:	b084      	sub	sp, #16
  402f8c:	af00      	add	r7, sp, #0
  402f8e:	4603      	mov	r3, r0
  402f90:	71fb      	strb	r3, [r7, #7]
	int result;

	udelay(A);
  402f92:	4b17      	ldr	r3, [pc, #92]	; (402ff0 <OWTouchReset+0x68>)
  402f94:	681b      	ldr	r3, [r3, #0]
  402f96:	4618      	mov	r0, r3
  402f98:	4b16      	ldr	r3, [pc, #88]	; (402ff4 <OWTouchReset+0x6c>)
  402f9a:	4798      	blx	r3
	drive_DQ_low(idx);
  402f9c:	79fb      	ldrb	r3, [r7, #7]
  402f9e:	4618      	mov	r0, r3
  402fa0:	4b15      	ldr	r3, [pc, #84]	; (402ff8 <OWTouchReset+0x70>)
  402fa2:	4798      	blx	r3
	udelay(H);	//tRSTL (reset low) 480-640us
  402fa4:	4b15      	ldr	r3, [pc, #84]	; (402ffc <OWTouchReset+0x74>)
  402fa6:	681b      	ldr	r3, [r3, #0]
  402fa8:	4618      	mov	r0, r3
  402faa:	4b12      	ldr	r3, [pc, #72]	; (402ff4 <OWTouchReset+0x6c>)
  402fac:	4798      	blx	r3
	release_the_bus(idx);
  402fae:	79fb      	ldrb	r3, [r7, #7]
  402fb0:	4618      	mov	r0, r3
  402fb2:	4b13      	ldr	r3, [pc, #76]	; (403000 <OWTouchReset+0x78>)
  402fb4:	4798      	blx	r3
	
	gpio_input(idx); //14may15 experiment
  402fb6:	79fb      	ldrb	r3, [r7, #7]
  402fb8:	4618      	mov	r0, r3
  402fba:	4b12      	ldr	r3, [pc, #72]	; (403004 <OWTouchReset+0x7c>)
  402fbc:	4798      	blx	r3

	
	udelay(I);	//tMSP (presence detect sample) 60-75us
  402fbe:	4b12      	ldr	r3, [pc, #72]	; (403008 <OWTouchReset+0x80>)
  402fc0:	681b      	ldr	r3, [r3, #0]
  402fc2:	4618      	mov	r0, r3
  402fc4:	4b0b      	ldr	r3, [pc, #44]	; (402ff4 <OWTouchReset+0x6c>)
  402fc6:	4798      	blx	r3
	result = sample_line(idx);
  402fc8:	79fb      	ldrb	r3, [r7, #7]
  402fca:	4618      	mov	r0, r3
  402fcc:	4b0f      	ldr	r3, [pc, #60]	; (40300c <OWTouchReset+0x84>)
  402fce:	4798      	blx	r3
  402fd0:	4603      	mov	r3, r0
  402fd2:	60fb      	str	r3, [r7, #12]
	
	gpio_input(idx); //14may15 experiment
  402fd4:	79fb      	ldrb	r3, [r7, #7]
  402fd6:	4618      	mov	r0, r3
  402fd8:	4b0a      	ldr	r3, [pc, #40]	; (403004 <OWTouchReset+0x7c>)
  402fda:	4798      	blx	r3

	udelay(J); // Complete the reset sequence recovery 5-??us (no max?)
  402fdc:	4b0c      	ldr	r3, [pc, #48]	; (403010 <OWTouchReset+0x88>)
  402fde:	681b      	ldr	r3, [r3, #0]
  402fe0:	4618      	mov	r0, r3
  402fe2:	4b04      	ldr	r3, [pc, #16]	; (402ff4 <OWTouchReset+0x6c>)
  402fe4:	4798      	blx	r3
	return result; // Return sample presence pulse result
  402fe6:	68fb      	ldr	r3, [r7, #12]
}
  402fe8:	4618      	mov	r0, r3
  402fea:	3710      	adds	r7, #16
  402fec:	46bd      	mov	sp, r7
  402fee:	bd80      	pop	{r7, pc}
  402ff0:	20400aac 	.word	0x20400aac
  402ff4:	00402cbd 	.word	0x00402cbd
  402ff8:	00402dfd 	.word	0x00402dfd
  402ffc:	20400ac0 	.word	0x20400ac0
  403000:	00402e39 	.word	0x00402e39
  403004:	00402e69 	.word	0x00402e69
  403008:	20400ac8 	.word	0x20400ac8
  40300c:	00402e99 	.word	0x00402e99
  403010:	20400ab4 	.word	0x20400ab4

00403014 <drive_DQ_low_and_release_the_bus>:

void drive_DQ_low_and_release_the_bus(unsigned char idx);
void drive_DQ_low_and_release_the_bus(unsigned char idx)
{
  403014:	b580      	push	{r7, lr}
  403016:	b084      	sub	sp, #16
  403018:	af00      	add	r7, sp, #0
  40301a:	4603      	mov	r3, r0
  40301c:	71fb      	strb	r3, [r7, #7]
	unsigned char ioPin;
	int32_t ioFlagsOutput, ioFlagsInput;
	
	ioPin = io_pin(idx);
  40301e:	79fb      	ldrb	r3, [r7, #7]
  403020:	4618      	mov	r0, r3
  403022:	4b0d      	ldr	r3, [pc, #52]	; (403058 <drive_DQ_low_and_release_the_bus+0x44>)
  403024:	4798      	blx	r3
  403026:	4603      	mov	r3, r0
  403028:	73fb      	strb	r3, [r7, #15]
	
	ioport_set_pin_dir(ioPin, IOPORT_DIR_OUTPUT);
  40302a:	7bfb      	ldrb	r3, [r7, #15]
  40302c:	4618      	mov	r0, r3
  40302e:	2101      	movs	r1, #1
  403030:	4b0a      	ldr	r3, [pc, #40]	; (40305c <drive_DQ_low_and_release_the_bus+0x48>)
  403032:	4798      	blx	r3
	ioport_set_pin_level(ioPin, IOPORT_PIN_LEVEL_LOW);
  403034:	7bfb      	ldrb	r3, [r7, #15]
  403036:	4618      	mov	r0, r3
  403038:	2100      	movs	r1, #0
  40303a:	4b09      	ldr	r3, [pc, #36]	; (403060 <drive_DQ_low_and_release_the_bus+0x4c>)
  40303c:	4798      	blx	r3

	udelay(A);	//tW1L 5-15us
  40303e:	4b09      	ldr	r3, [pc, #36]	; (403064 <drive_DQ_low_and_release_the_bus+0x50>)
  403040:	681b      	ldr	r3, [r3, #0]
  403042:	4618      	mov	r0, r3
  403044:	4b08      	ldr	r3, [pc, #32]	; (403068 <drive_DQ_low_and_release_the_bus+0x54>)
  403046:	4798      	blx	r3

	ioport_set_pin_dir(ioPin, IOPORT_DIR_INPUT);
  403048:	7bfb      	ldrb	r3, [r7, #15]
  40304a:	4618      	mov	r0, r3
  40304c:	2100      	movs	r1, #0
  40304e:	4b03      	ldr	r3, [pc, #12]	; (40305c <drive_DQ_low_and_release_the_bus+0x48>)
  403050:	4798      	blx	r3
	
}
  403052:	3710      	adds	r7, #16
  403054:	46bd      	mov	sp, r7
  403056:	bd80      	pop	{r7, pc}
  403058:	00402dad 	.word	0x00402dad
  40305c:	00402b79 	.word	0x00402b79
  403060:	00402c01 	.word	0x00402c01
  403064:	20400aac 	.word	0x20400aac
  403068:	00402cbd 	.word	0x00402cbd

0040306c <OWWriteBit>:
//-----------------------------------------------------------------------------
// Send a 1-Wire write bit. Provide 10us recovery time.
//
void OWWriteBit(unsigned char idx, int bit);
void OWWriteBit(unsigned char idx, int bit)
{
  40306c:	b580      	push	{r7, lr}
  40306e:	b082      	sub	sp, #8
  403070:	af00      	add	r7, sp, #0
  403072:	4603      	mov	r3, r0
  403074:	6039      	str	r1, [r7, #0]
  403076:	71fb      	strb	r3, [r7, #7]
	if (bit)
  403078:	683b      	ldr	r3, [r7, #0]
  40307a:	2b00      	cmp	r3, #0
  40307c:	d009      	beq.n	403092 <OWWriteBit+0x26>
	{
		// Write '1' bit
		drive_DQ_low_and_release_the_bus(idx);
  40307e:	79fb      	ldrb	r3, [r7, #7]
  403080:	4618      	mov	r0, r3
  403082:	4b0e      	ldr	r3, [pc, #56]	; (4030bc <OWWriteBit+0x50>)
  403084:	4798      	blx	r3
		udelay(B);	// Complete the time slot and 10us recovery tSLOT 65-??us (no max)
  403086:	4b0e      	ldr	r3, [pc, #56]	; (4030c0 <OWWriteBit+0x54>)
  403088:	681b      	ldr	r3, [r3, #0]
  40308a:	4618      	mov	r0, r3
  40308c:	4b0d      	ldr	r3, [pc, #52]	; (4030c4 <OWWriteBit+0x58>)
  40308e:	4798      	blx	r3
  403090:	e011      	b.n	4030b6 <OWWriteBit+0x4a>
	}
	else
	{
		// Write '0' bit
		drive_DQ_low(idx);
  403092:	79fb      	ldrb	r3, [r7, #7]
  403094:	4618      	mov	r0, r3
  403096:	4b0c      	ldr	r3, [pc, #48]	; (4030c8 <OWWriteBit+0x5c>)
  403098:	4798      	blx	r3
		udelay(C);	//tW0L 60-120us
  40309a:	4b0c      	ldr	r3, [pc, #48]	; (4030cc <OWWriteBit+0x60>)
  40309c:	681b      	ldr	r3, [r3, #0]
  40309e:	4618      	mov	r0, r3
  4030a0:	4b08      	ldr	r3, [pc, #32]	; (4030c4 <OWWriteBit+0x58>)
  4030a2:	4798      	blx	r3
		release_the_bus(idx);
  4030a4:	79fb      	ldrb	r3, [r7, #7]
  4030a6:	4618      	mov	r0, r3
  4030a8:	4b09      	ldr	r3, [pc, #36]	; (4030d0 <OWWriteBit+0x64>)
  4030aa:	4798      	blx	r3
		udelay(D);	//tREC 5-??us
  4030ac:	4b09      	ldr	r3, [pc, #36]	; (4030d4 <OWWriteBit+0x68>)
  4030ae:	681b      	ldr	r3, [r3, #0]
  4030b0:	4618      	mov	r0, r3
  4030b2:	4b04      	ldr	r3, [pc, #16]	; (4030c4 <OWWriteBit+0x58>)
  4030b4:	4798      	blx	r3
	}
}
  4030b6:	3708      	adds	r7, #8
  4030b8:	46bd      	mov	sp, r7
  4030ba:	bd80      	pop	{r7, pc}
  4030bc:	00403015 	.word	0x00403015
  4030c0:	20400ab0 	.word	0x20400ab0
  4030c4:	00402cbd 	.word	0x00402cbd
  4030c8:	00402dfd 	.word	0x00402dfd
  4030cc:	20400ab8 	.word	0x20400ab8
  4030d0:	00402e39 	.word	0x00402e39
  4030d4:	20400aa8 	.word	0x20400aa8

004030d8 <OWReadBit>:
//-----------------------------------------------------------------------------
// Read a bit from the 1-Wire bus and return it. Provide 10us recovery time.
//
int OWReadBit(unsigned char idx);
int OWReadBit(unsigned char idx)
{
  4030d8:	b580      	push	{r7, lr}
  4030da:	b084      	sub	sp, #16
  4030dc:	af00      	add	r7, sp, #0
  4030de:	4603      	mov	r3, r0
  4030e0:	71fb      	strb	r3, [r7, #7]
	int result;

	drive_DQ_low_and_release_the_bus(idx);
  4030e2:	79fb      	ldrb	r3, [r7, #7]
  4030e4:	4618      	mov	r0, r3
  4030e6:	4b0b      	ldr	r3, [pc, #44]	; (403114 <OWReadBit+0x3c>)
  4030e8:	4798      	blx	r3
	
	udelay(E);	//tMSR 5-15us
  4030ea:	4b0b      	ldr	r3, [pc, #44]	; (403118 <OWReadBit+0x40>)
  4030ec:	681b      	ldr	r3, [r3, #0]
  4030ee:	4618      	mov	r0, r3
  4030f0:	4b0a      	ldr	r3, [pc, #40]	; (40311c <OWReadBit+0x44>)
  4030f2:	4798      	blx	r3
	result = sample_line(idx);
  4030f4:	79fb      	ldrb	r3, [r7, #7]
  4030f6:	4618      	mov	r0, r3
  4030f8:	4b09      	ldr	r3, [pc, #36]	; (403120 <OWReadBit+0x48>)
  4030fa:	4798      	blx	r3
  4030fc:	4603      	mov	r3, r0
  4030fe:	60fb      	str	r3, [r7, #12]
	udelay(F); // Complete the time slot and 10us recovery tREC 5+us
  403100:	4b08      	ldr	r3, [pc, #32]	; (403124 <OWReadBit+0x4c>)
  403102:	681b      	ldr	r3, [r3, #0]
  403104:	4618      	mov	r0, r3
  403106:	4b05      	ldr	r3, [pc, #20]	; (40311c <OWReadBit+0x44>)
  403108:	4798      	blx	r3

	return result;
  40310a:	68fb      	ldr	r3, [r7, #12]
}
  40310c:	4618      	mov	r0, r3
  40310e:	3710      	adds	r7, #16
  403110:	46bd      	mov	sp, r7
  403112:	bd80      	pop	{r7, pc}
  403114:	00403015 	.word	0x00403015
  403118:	20400ac4 	.word	0x20400ac4
  40311c:	00402cbd 	.word	0x00402cbd
  403120:	00402e99 	.word	0x00402e99
  403124:	20400acc 	.word	0x20400acc

00403128 <OWWriteByte>:

//-----------------------------------------------------------------------------
// Write 1-Wire data byte
//
void OWWriteByte(unsigned char idx, int data)
{
  403128:	b580      	push	{r7, lr}
  40312a:	b084      	sub	sp, #16
  40312c:	af00      	add	r7, sp, #0
  40312e:	4603      	mov	r3, r0
  403130:	6039      	str	r1, [r7, #0]
  403132:	71fb      	strb	r3, [r7, #7]
	int loop;

	// Loop to write each bit in the byte, LS-bit first
	for (loop = 0; loop < 8; loop++)
  403134:	2300      	movs	r3, #0
  403136:	60fb      	str	r3, [r7, #12]
  403138:	e00d      	b.n	403156 <OWWriteByte+0x2e>
	{
		OWWriteBit(idx, data & 0x01);
  40313a:	683b      	ldr	r3, [r7, #0]
  40313c:	f003 0301 	and.w	r3, r3, #1
  403140:	79fa      	ldrb	r2, [r7, #7]
  403142:	4610      	mov	r0, r2
  403144:	4619      	mov	r1, r3
  403146:	4b07      	ldr	r3, [pc, #28]	; (403164 <OWWriteByte+0x3c>)
  403148:	4798      	blx	r3

		// shift the data byte for the next bit
		data >>= 1;
  40314a:	683b      	ldr	r3, [r7, #0]
  40314c:	105b      	asrs	r3, r3, #1
  40314e:	603b      	str	r3, [r7, #0]
void OWWriteByte(unsigned char idx, int data)
{
	int loop;

	// Loop to write each bit in the byte, LS-bit first
	for (loop = 0; loop < 8; loop++)
  403150:	68fb      	ldr	r3, [r7, #12]
  403152:	3301      	adds	r3, #1
  403154:	60fb      	str	r3, [r7, #12]
  403156:	68fb      	ldr	r3, [r7, #12]
  403158:	2b07      	cmp	r3, #7
  40315a:	ddee      	ble.n	40313a <OWWriteByte+0x12>
		OWWriteBit(idx, data & 0x01);

		// shift the data byte for the next bit
		data >>= 1;
	}
}
  40315c:	3710      	adds	r7, #16
  40315e:	46bd      	mov	sp, r7
  403160:	bd80      	pop	{r7, pc}
  403162:	bf00      	nop
  403164:	0040306d 	.word	0x0040306d

00403168 <OWReadByte>:

//-----------------------------------------------------------------------------
// Read 1-Wire data byte and return it
//
int OWReadByte(unsigned char idx)
{
  403168:	b580      	push	{r7, lr}
  40316a:	b084      	sub	sp, #16
  40316c:	af00      	add	r7, sp, #0
  40316e:	4603      	mov	r3, r0
  403170:	71fb      	strb	r3, [r7, #7]
	int loop, result=0;
  403172:	2300      	movs	r3, #0
  403174:	60bb      	str	r3, [r7, #8]

	for (loop = 0; loop < 8; loop++)
  403176:	2300      	movs	r3, #0
  403178:	60fb      	str	r3, [r7, #12]
  40317a:	e010      	b.n	40319e <OWReadByte+0x36>
	{
		// shift the result to get it ready for the next bit
		result >>= 1;
  40317c:	68bb      	ldr	r3, [r7, #8]
  40317e:	105b      	asrs	r3, r3, #1
  403180:	60bb      	str	r3, [r7, #8]

		// if result is one, then set MS bit
		if (OWReadBit(idx))
  403182:	79fb      	ldrb	r3, [r7, #7]
  403184:	4618      	mov	r0, r3
  403186:	4b0a      	ldr	r3, [pc, #40]	; (4031b0 <OWReadByte+0x48>)
  403188:	4798      	blx	r3
  40318a:	4603      	mov	r3, r0
  40318c:	2b00      	cmp	r3, #0
  40318e:	d003      	beq.n	403198 <OWReadByte+0x30>
		result |= 0x80;
  403190:	68bb      	ldr	r3, [r7, #8]
  403192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403196:	60bb      	str	r3, [r7, #8]
//
int OWReadByte(unsigned char idx)
{
	int loop, result=0;

	for (loop = 0; loop < 8; loop++)
  403198:	68fb      	ldr	r3, [r7, #12]
  40319a:	3301      	adds	r3, #1
  40319c:	60fb      	str	r3, [r7, #12]
  40319e:	68fb      	ldr	r3, [r7, #12]
  4031a0:	2b07      	cmp	r3, #7
  4031a2:	ddeb      	ble.n	40317c <OWReadByte+0x14>

		// if result is one, then set MS bit
		if (OWReadBit(idx))
		result |= 0x80;
	}
	return result;
  4031a4:	68bb      	ldr	r3, [r7, #8]
}
  4031a6:	4618      	mov	r0, r3
  4031a8:	3710      	adds	r7, #16
  4031aa:	46bd      	mov	sp, r7
  4031ac:	bd80      	pop	{r7, pc}
  4031ae:	bf00      	nop
  4031b0:	004030d9 	.word	0x004030d9

004031b4 <crc8_add>:
	return OWTouchReset(idx);
}

/* Polynomial ^8 + ^5 + ^4 + 1 */
unsigned char crc8_add(unsigned char acc, unsigned char byte)
{
  4031b4:	b480      	push	{r7}
  4031b6:	b085      	sub	sp, #20
  4031b8:	af00      	add	r7, sp, #0
  4031ba:	4603      	mov	r3, r0
  4031bc:	460a      	mov	r2, r1
  4031be:	71fb      	strb	r3, [r7, #7]
  4031c0:	4613      	mov	r3, r2
  4031c2:	71bb      	strb	r3, [r7, #6]
   int i;
   acc ^= byte;
  4031c4:	79fa      	ldrb	r2, [r7, #7]
  4031c6:	79bb      	ldrb	r3, [r7, #6]
  4031c8:	4053      	eors	r3, r2
  4031ca:	71fb      	strb	r3, [r7, #7]
   for(i = 0; i < 8; i++) 
  4031cc:	2300      	movs	r3, #0
  4031ce:	60fb      	str	r3, [r7, #12]
  4031d0:	e012      	b.n	4031f8 <crc8_add+0x44>
   {
		if(acc & 1) 
  4031d2:	79fb      	ldrb	r3, [r7, #7]
  4031d4:	f003 0301 	and.w	r3, r3, #1
  4031d8:	2b00      	cmp	r3, #0
  4031da:	d007      	beq.n	4031ec <crc8_add+0x38>
		{
			acc = (acc >> 1) ^ 0x8c;
  4031dc:	79fb      	ldrb	r3, [r7, #7]
  4031de:	085b      	lsrs	r3, r3, #1
  4031e0:	b2da      	uxtb	r2, r3
  4031e2:	f06f 0373 	mvn.w	r3, #115	; 0x73
  4031e6:	4053      	eors	r3, r2
  4031e8:	71fb      	strb	r3, [r7, #7]
  4031ea:	e002      	b.n	4031f2 <crc8_add+0x3e>
		} 
		else 
		{
			acc >>= 1;
  4031ec:	79fb      	ldrb	r3, [r7, #7]
  4031ee:	085b      	lsrs	r3, r3, #1
  4031f0:	71fb      	strb	r3, [r7, #7]
/* Polynomial ^8 + ^5 + ^4 + 1 */
unsigned char crc8_add(unsigned char acc, unsigned char byte)
{
   int i;
   acc ^= byte;
   for(i = 0; i < 8; i++) 
  4031f2:	68fb      	ldr	r3, [r7, #12]
  4031f4:	3301      	adds	r3, #1
  4031f6:	60fb      	str	r3, [r7, #12]
  4031f8:	68fb      	ldr	r3, [r7, #12]
  4031fa:	2b07      	cmp	r3, #7
  4031fc:	dde9      	ble.n	4031d2 <crc8_add+0x1e>
		else 
		{
			acc >>= 1;
	    }
   }
   return acc;
  4031fe:	79fb      	ldrb	r3, [r7, #7]
}
  403200:	4618      	mov	r0, r3
  403202:	3714      	adds	r7, #20
  403204:	46bd      	mov	sp, r7
  403206:	f85d 7b04 	ldr.w	r7, [sp], #4
  40320a:	4770      	bx	lr

0040320c <start_timer>:
		timers[i].overflow = 0;
	}
}

void start_timer(unsigned short timerID, unsigned long duration)
{
  40320c:	b480      	push	{r7}
  40320e:	b083      	sub	sp, #12
  403210:	af00      	add	r7, sp, #0
  403212:	4603      	mov	r3, r0
  403214:	6039      	str	r1, [r7, #0]
  403216:	80fb      	strh	r3, [r7, #6]
	timers[timerID].count = ((timerTickCount+duration) & MAX_TICK);
  403218:	88fb      	ldrh	r3, [r7, #6]
  40321a:	4a17      	ldr	r2, [pc, #92]	; (403278 <start_timer+0x6c>)
  40321c:	6811      	ldr	r1, [r2, #0]
  40321e:	683a      	ldr	r2, [r7, #0]
  403220:	440a      	add	r2, r1
  403222:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
  403226:	4915      	ldr	r1, [pc, #84]	; (40327c <start_timer+0x70>)
  403228:	00db      	lsls	r3, r3, #3
  40322a:	440b      	add	r3, r1
  40322c:	605a      	str	r2, [r3, #4]
	timers[timerID].active = 1;
  40322e:	88fb      	ldrh	r3, [r7, #6]
  403230:	4a12      	ldr	r2, [pc, #72]	; (40327c <start_timer+0x70>)
  403232:	2101      	movs	r1, #1
  403234:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
	timers[timerID].done = 0;
  403238:	88fb      	ldrh	r3, [r7, #6]
  40323a:	4a10      	ldr	r2, [pc, #64]	; (40327c <start_timer+0x70>)
  40323c:	00db      	lsls	r3, r3, #3
  40323e:	4413      	add	r3, r2
  403240:	2200      	movs	r2, #0
  403242:	709a      	strb	r2, [r3, #2]
	if (duration <= (MAX_TICK - timerTickCount))
  403244:	4b0c      	ldr	r3, [pc, #48]	; (403278 <start_timer+0x6c>)
  403246:	681a      	ldr	r2, [r3, #0]
  403248:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
  40324c:	1a9b      	subs	r3, r3, r2
  40324e:	683a      	ldr	r2, [r7, #0]
  403250:	4293      	cmp	r3, r2
  403252:	d306      	bcc.n	403262 <start_timer+0x56>
	{
		timers[timerID].overflow = 0;
  403254:	88fb      	ldrh	r3, [r7, #6]
  403256:	4a09      	ldr	r2, [pc, #36]	; (40327c <start_timer+0x70>)
  403258:	00db      	lsls	r3, r3, #3
  40325a:	4413      	add	r3, r2
  40325c:	2200      	movs	r2, #0
  40325e:	70da      	strb	r2, [r3, #3]
  403260:	e005      	b.n	40326e <start_timer+0x62>
	}
	else
	{
		timers[timerID].overflow = 1;
  403262:	88fb      	ldrh	r3, [r7, #6]
  403264:	4a05      	ldr	r2, [pc, #20]	; (40327c <start_timer+0x70>)
  403266:	00db      	lsls	r3, r3, #3
  403268:	4413      	add	r3, r2
  40326a:	2201      	movs	r2, #1
  40326c:	70da      	strb	r2, [r3, #3]
	}
}
  40326e:	370c      	adds	r7, #12
  403270:	46bd      	mov	sp, r7
  403272:	f85d 7b04 	ldr.w	r7, [sp], #4
  403276:	4770      	bx	lr
  403278:	204009a8 	.word	0x204009a8
  40327c:	20400ad0 	.word	0x20400ad0

00403280 <process_timers>:

void process_timers(void)
{
  403280:	b480      	push	{r7}
  403282:	b083      	sub	sp, #12
  403284:	af00      	add	r7, sp, #0
	unsigned short i;

	for (i=0; i<NUM_SEC_TIMERS; i++)
  403286:	2300      	movs	r3, #0
  403288:	80fb      	strh	r3, [r7, #6]
  40328a:	e02d      	b.n	4032e8 <process_timers+0x68>
	{
		if (timers[i].active)
  40328c:	88fb      	ldrh	r3, [r7, #6]
  40328e:	4a1e      	ldr	r2, [pc, #120]	; (403308 <process_timers+0x88>)
  403290:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
  403294:	2b00      	cmp	r3, #0
  403296:	d024      	beq.n	4032e2 <process_timers+0x62>
		{
			if (rollover) 
  403298:	4b1c      	ldr	r3, [pc, #112]	; (40330c <process_timers+0x8c>)
  40329a:	781b      	ldrb	r3, [r3, #0]
  40329c:	2b00      	cmp	r3, #0
  40329e:	d005      	beq.n	4032ac <process_timers+0x2c>
			{
				timers[i].overflow = 0;
  4032a0:	88fb      	ldrh	r3, [r7, #6]
  4032a2:	4a19      	ldr	r2, [pc, #100]	; (403308 <process_timers+0x88>)
  4032a4:	00db      	lsls	r3, r3, #3
  4032a6:	4413      	add	r3, r2
  4032a8:	2200      	movs	r2, #0
  4032aa:	70da      	strb	r2, [r3, #3]
			}
			
			if (!timers[i].overflow) 	/* don't check for timer count done if the timer count overflowed when it was set  */
  4032ac:	88fb      	ldrh	r3, [r7, #6]
  4032ae:	4a16      	ldr	r2, [pc, #88]	; (403308 <process_timers+0x88>)
  4032b0:	00db      	lsls	r3, r3, #3
  4032b2:	4413      	add	r3, r2
  4032b4:	78db      	ldrb	r3, [r3, #3]
  4032b6:	2b00      	cmp	r3, #0
  4032b8:	d113      	bne.n	4032e2 <process_timers+0x62>
			{							/* but timerTickCount hasn't rolled over yet */
				if (timerTickCount > timers[i].count)
  4032ba:	88fb      	ldrh	r3, [r7, #6]
  4032bc:	4a12      	ldr	r2, [pc, #72]	; (403308 <process_timers+0x88>)
  4032be:	00db      	lsls	r3, r3, #3
  4032c0:	4413      	add	r3, r2
  4032c2:	685a      	ldr	r2, [r3, #4]
  4032c4:	4b12      	ldr	r3, [pc, #72]	; (403310 <process_timers+0x90>)
  4032c6:	681b      	ldr	r3, [r3, #0]
  4032c8:	429a      	cmp	r2, r3
  4032ca:	d20a      	bcs.n	4032e2 <process_timers+0x62>
				{
					timers[i].active = 0;
  4032cc:	88fb      	ldrh	r3, [r7, #6]
  4032ce:	4a0e      	ldr	r2, [pc, #56]	; (403308 <process_timers+0x88>)
  4032d0:	2100      	movs	r1, #0
  4032d2:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
						timers[i].done = 1;
  4032d6:	88fb      	ldrh	r3, [r7, #6]
  4032d8:	4a0b      	ldr	r2, [pc, #44]	; (403308 <process_timers+0x88>)
  4032da:	00db      	lsls	r3, r3, #3
  4032dc:	4413      	add	r3, r2
  4032de:	2201      	movs	r2, #1
  4032e0:	709a      	strb	r2, [r3, #2]

void process_timers(void)
{
	unsigned short i;

	for (i=0; i<NUM_SEC_TIMERS; i++)
  4032e2:	88fb      	ldrh	r3, [r7, #6]
  4032e4:	3301      	adds	r3, #1
  4032e6:	80fb      	strh	r3, [r7, #6]
  4032e8:	88fb      	ldrh	r3, [r7, #6]
  4032ea:	2b07      	cmp	r3, #7
  4032ec:	d9ce      	bls.n	40328c <process_timers+0xc>
				}
			}	
		}
	}
	
	if (rollover)
  4032ee:	4b07      	ldr	r3, [pc, #28]	; (40330c <process_timers+0x8c>)
  4032f0:	781b      	ldrb	r3, [r3, #0]
  4032f2:	2b00      	cmp	r3, #0
  4032f4:	d002      	beq.n	4032fc <process_timers+0x7c>
	{
		rollover = 0; /* set in the interrupt, cleared here after we use it */
  4032f6:	4b05      	ldr	r3, [pc, #20]	; (40330c <process_timers+0x8c>)
  4032f8:	2200      	movs	r2, #0
  4032fa:	701a      	strb	r2, [r3, #0]
	}
}
  4032fc:	370c      	adds	r7, #12
  4032fe:	46bd      	mov	sp, r7
  403300:	f85d 7b04 	ldr.w	r7, [sp], #4
  403304:	4770      	bx	lr
  403306:	bf00      	nop
  403308:	20400ad0 	.word	0x20400ad0
  40330c:	204009ac 	.word	0x204009ac
  403310:	204009a8 	.word	0x204009a8

00403314 <timer_done>:
{
	return (timers[timerID].active);
}

unsigned short timer_done(unsigned short timerID)
{
  403314:	b480      	push	{r7}
  403316:	b083      	sub	sp, #12
  403318:	af00      	add	r7, sp, #0
  40331a:	4603      	mov	r3, r0
  40331c:	80fb      	strh	r3, [r7, #6]
	if (timers[timerID].done)
  40331e:	88fb      	ldrh	r3, [r7, #6]
  403320:	4a0a      	ldr	r2, [pc, #40]	; (40334c <timer_done+0x38>)
  403322:	00db      	lsls	r3, r3, #3
  403324:	4413      	add	r3, r2
  403326:	789b      	ldrb	r3, [r3, #2]
  403328:	2b00      	cmp	r3, #0
  40332a:	d007      	beq.n	40333c <timer_done+0x28>
	{
		timers[timerID].done = 0;
  40332c:	88fb      	ldrh	r3, [r7, #6]
  40332e:	4a07      	ldr	r2, [pc, #28]	; (40334c <timer_done+0x38>)
  403330:	00db      	lsls	r3, r3, #3
  403332:	4413      	add	r3, r2
  403334:	2200      	movs	r2, #0
  403336:	709a      	strb	r2, [r3, #2]
		return 1;
  403338:	2301      	movs	r3, #1
  40333a:	e000      	b.n	40333e <timer_done+0x2a>
	}
	else
		return 0;
  40333c:	2300      	movs	r3, #0
}
  40333e:	4618      	mov	r0, r3
  403340:	370c      	adds	r7, #12
  403342:	46bd      	mov	sp, r7
  403344:	f85d 7b04 	ldr.w	r7, [sp], #4
  403348:	4770      	bx	lr
  40334a:	bf00      	nop
  40334c:	20400ad0 	.word	0x20400ad0

00403350 <end_timer>:

void end_timer(unsigned short timerID)
{
  403350:	b480      	push	{r7}
  403352:	b083      	sub	sp, #12
  403354:	af00      	add	r7, sp, #0
  403356:	4603      	mov	r3, r0
  403358:	80fb      	strh	r3, [r7, #6]
	timers[timerID].count = 0;
  40335a:	88fb      	ldrh	r3, [r7, #6]
  40335c:	4a0d      	ldr	r2, [pc, #52]	; (403394 <end_timer+0x44>)
  40335e:	00db      	lsls	r3, r3, #3
  403360:	4413      	add	r3, r2
  403362:	2200      	movs	r2, #0
  403364:	605a      	str	r2, [r3, #4]
	timers[timerID].active = 0;
  403366:	88fb      	ldrh	r3, [r7, #6]
  403368:	4a0a      	ldr	r2, [pc, #40]	; (403394 <end_timer+0x44>)
  40336a:	2100      	movs	r1, #0
  40336c:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
	timers[timerID].done = 0;
  403370:	88fb      	ldrh	r3, [r7, #6]
  403372:	4a08      	ldr	r2, [pc, #32]	; (403394 <end_timer+0x44>)
  403374:	00db      	lsls	r3, r3, #3
  403376:	4413      	add	r3, r2
  403378:	2200      	movs	r2, #0
  40337a:	709a      	strb	r2, [r3, #2]
	timers[timerID].overflow = 0;
  40337c:	88fb      	ldrh	r3, [r7, #6]
  40337e:	4a05      	ldr	r2, [pc, #20]	; (403394 <end_timer+0x44>)
  403380:	00db      	lsls	r3, r3, #3
  403382:	4413      	add	r3, r2
  403384:	2200      	movs	r2, #0
  403386:	70da      	strb	r2, [r3, #3]
}
  403388:	370c      	adds	r7, #12
  40338a:	46bd      	mov	sp, r7
  40338c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403390:	4770      	bx	lr
  403392:	bf00      	nop
  403394:	20400ad0 	.word	0x20400ad0

00403398 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  403398:	b480      	push	{r7}
  40339a:	b083      	sub	sp, #12
  40339c:	af00      	add	r7, sp, #0
  40339e:	4603      	mov	r3, r0
  4033a0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4033a2:	4908      	ldr	r1, [pc, #32]	; (4033c4 <NVIC_EnableIRQ+0x2c>)
  4033a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4033a8:	095b      	lsrs	r3, r3, #5
  4033aa:	79fa      	ldrb	r2, [r7, #7]
  4033ac:	f002 021f 	and.w	r2, r2, #31
  4033b0:	2001      	movs	r0, #1
  4033b2:	fa00 f202 	lsl.w	r2, r0, r2
  4033b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4033ba:	370c      	adds	r7, #12
  4033bc:	46bd      	mov	sp, r7
  4033be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033c2:	4770      	bx	lr
  4033c4:	e000e100 	.word	0xe000e100

004033c8 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  4033c8:	b480      	push	{r7}
  4033ca:	b083      	sub	sp, #12
  4033cc:	af00      	add	r7, sp, #0
  4033ce:	4603      	mov	r3, r0
  4033d0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4033d2:	4909      	ldr	r1, [pc, #36]	; (4033f8 <NVIC_DisableIRQ+0x30>)
  4033d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4033d8:	095b      	lsrs	r3, r3, #5
  4033da:	79fa      	ldrb	r2, [r7, #7]
  4033dc:	f002 021f 	and.w	r2, r2, #31
  4033e0:	2001      	movs	r0, #1
  4033e2:	fa00 f202 	lsl.w	r2, r0, r2
  4033e6:	3320      	adds	r3, #32
  4033e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4033ec:	370c      	adds	r7, #12
  4033ee:	46bd      	mov	sp, r7
  4033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033f4:	4770      	bx	lr
  4033f6:	bf00      	nop
  4033f8:	e000e100 	.word	0xe000e100

004033fc <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4033fc:	b480      	push	{r7}
  4033fe:	b083      	sub	sp, #12
  403400:	af00      	add	r7, sp, #0
  403402:	4603      	mov	r3, r0
  403404:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403406:	4909      	ldr	r1, [pc, #36]	; (40342c <NVIC_ClearPendingIRQ+0x30>)
  403408:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40340c:	095b      	lsrs	r3, r3, #5
  40340e:	79fa      	ldrb	r2, [r7, #7]
  403410:	f002 021f 	and.w	r2, r2, #31
  403414:	2001      	movs	r0, #1
  403416:	fa00 f202 	lsl.w	r2, r0, r2
  40341a:	3360      	adds	r3, #96	; 0x60
  40341c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  403420:	370c      	adds	r7, #12
  403422:	46bd      	mov	sp, r7
  403424:	f85d 7b04 	ldr.w	r7, [sp], #4
  403428:	4770      	bx	lr
  40342a:	bf00      	nop
  40342c:	e000e100 	.word	0xe000e100

00403430 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  403430:	b480      	push	{r7}
  403432:	b083      	sub	sp, #12
  403434:	af00      	add	r7, sp, #0
  403436:	4603      	mov	r3, r0
  403438:	6039      	str	r1, [r7, #0]
  40343a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40343c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403440:	2b00      	cmp	r3, #0
  403442:	da0b      	bge.n	40345c <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403444:	490d      	ldr	r1, [pc, #52]	; (40347c <NVIC_SetPriority+0x4c>)
  403446:	79fb      	ldrb	r3, [r7, #7]
  403448:	f003 030f 	and.w	r3, r3, #15
  40344c:	3b04      	subs	r3, #4
  40344e:	683a      	ldr	r2, [r7, #0]
  403450:	b2d2      	uxtb	r2, r2
  403452:	0152      	lsls	r2, r2, #5
  403454:	b2d2      	uxtb	r2, r2
  403456:	440b      	add	r3, r1
  403458:	761a      	strb	r2, [r3, #24]
  40345a:	e009      	b.n	403470 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40345c:	4908      	ldr	r1, [pc, #32]	; (403480 <NVIC_SetPriority+0x50>)
  40345e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403462:	683a      	ldr	r2, [r7, #0]
  403464:	b2d2      	uxtb	r2, r2
  403466:	0152      	lsls	r2, r2, #5
  403468:	b2d2      	uxtb	r2, r2
  40346a:	440b      	add	r3, r1
  40346c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  403470:	370c      	adds	r7, #12
  403472:	46bd      	mov	sp, r7
  403474:	f85d 7b04 	ldr.w	r7, [sp], #4
  403478:	4770      	bx	lr
  40347a:	bf00      	nop
  40347c:	e000ed00 	.word	0xe000ed00
  403480:	e000e100 	.word	0xe000e100

00403484 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  403484:	b580      	push	{r7, lr}
  403486:	b082      	sub	sp, #8
  403488:	af00      	add	r7, sp, #0
  40348a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  40348c:	687b      	ldr	r3, [r7, #4]
  40348e:	3b01      	subs	r3, #1
  403490:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  403494:	d301      	bcc.n	40349a <SysTick_Config+0x16>
  403496:	2301      	movs	r3, #1
  403498:	e00f      	b.n	4034ba <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  40349a:	4a0a      	ldr	r2, [pc, #40]	; (4034c4 <SysTick_Config+0x40>)
  40349c:	687b      	ldr	r3, [r7, #4]
  40349e:	3b01      	subs	r3, #1
  4034a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  4034a2:	f04f 30ff 	mov.w	r0, #4294967295
  4034a6:	2107      	movs	r1, #7
  4034a8:	4b07      	ldr	r3, [pc, #28]	; (4034c8 <SysTick_Config+0x44>)
  4034aa:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  4034ac:	4b05      	ldr	r3, [pc, #20]	; (4034c4 <SysTick_Config+0x40>)
  4034ae:	2200      	movs	r2, #0
  4034b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4034b2:	4b04      	ldr	r3, [pc, #16]	; (4034c4 <SysTick_Config+0x40>)
  4034b4:	2207      	movs	r2, #7
  4034b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
  4034b8:	2300      	movs	r3, #0
}
  4034ba:	4618      	mov	r0, r3
  4034bc:	3708      	adds	r7, #8
  4034be:	46bd      	mov	sp, r7
  4034c0:	bd80      	pop	{r7, pc}
  4034c2:	bf00      	nop
  4034c4:	e000e010 	.word	0xe000e010
  4034c8:	00403431 	.word	0x00403431

004034cc <afec_set_trigger>:
 * \param trigger Conversion trigger.
 *
 */
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
  4034cc:	b480      	push	{r7}
  4034ce:	b085      	sub	sp, #20
  4034d0:	af00      	add	r7, sp, #0
  4034d2:	6078      	str	r0, [r7, #4]
  4034d4:	460b      	mov	r3, r1
  4034d6:	70fb      	strb	r3, [r7, #3]
	uint32_t reg;

	reg = afec->AFEC_MR;
  4034d8:	687b      	ldr	r3, [r7, #4]
  4034da:	685b      	ldr	r3, [r3, #4]
  4034dc:	60fb      	str	r3, [r7, #12]

	if (trigger == AFEC_TRIG_FREERUN) {
  4034de:	78fb      	ldrb	r3, [r7, #3]
  4034e0:	2bff      	cmp	r3, #255	; 0xff
  4034e2:	d104      	bne.n	4034ee <afec_set_trigger+0x22>
		reg |= AFEC_MR_FREERUN_ON;
  4034e4:	68fb      	ldr	r3, [r7, #12]
  4034e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4034ea:	60fb      	str	r3, [r7, #12]
  4034ec:	e007      	b.n	4034fe <afec_set_trigger+0x32>
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  4034ee:	68fb      	ldr	r3, [r7, #12]
  4034f0:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
  4034f4:	60fb      	str	r3, [r7, #12]
		reg |= trigger;
  4034f6:	78fb      	ldrb	r3, [r7, #3]
  4034f8:	68fa      	ldr	r2, [r7, #12]
  4034fa:	4313      	orrs	r3, r2
  4034fc:	60fb      	str	r3, [r7, #12]
	}

	afec->AFEC_MR = reg;
  4034fe:	687b      	ldr	r3, [r7, #4]
  403500:	68fa      	ldr	r2, [r7, #12]
  403502:	605a      	str	r2, [r3, #4]
}
  403504:	3714      	adds	r7, #20
  403506:	46bd      	mov	sp, r7
  403508:	f85d 7b04 	ldr.w	r7, [sp], #4
  40350c:	4770      	bx	lr
  40350e:	bf00      	nop

00403510 <afec_get_latest_value>:
 * \param afec  Base address of the AFEC.
 *
 * \return AFEC latest converted value.
 */
static inline uint32_t afec_get_latest_value(Afec *const afec)
{
  403510:	b480      	push	{r7}
  403512:	b083      	sub	sp, #12
  403514:	af00      	add	r7, sp, #0
  403516:	6078      	str	r0, [r7, #4]
	return afec->AFEC_LCDR & AFEC_LCDR_LDATA_Msk;
  403518:	687b      	ldr	r3, [r7, #4]
  40351a:	6a1b      	ldr	r3, [r3, #32]
  40351c:	b29b      	uxth	r3, r3
}
  40351e:	4618      	mov	r0, r3
  403520:	370c      	adds	r7, #12
  403522:	46bd      	mov	sp, r7
  403524:	f85d 7b04 	ldr.w	r7, [sp], #4
  403528:	4770      	bx	lr
  40352a:	bf00      	nop

0040352c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40352c:	b480      	push	{r7}
  40352e:	b083      	sub	sp, #12
  403530:	af00      	add	r7, sp, #0
  403532:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403534:	687b      	ldr	r3, [r7, #4]
  403536:	2b07      	cmp	r3, #7
  403538:	d825      	bhi.n	403586 <osc_get_rate+0x5a>
  40353a:	a201      	add	r2, pc, #4	; (adr r2, 403540 <osc_get_rate+0x14>)
  40353c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403540:	00403561 	.word	0x00403561
  403544:	00403567 	.word	0x00403567
  403548:	0040356d 	.word	0x0040356d
  40354c:	00403573 	.word	0x00403573
  403550:	00403577 	.word	0x00403577
  403554:	0040357b 	.word	0x0040357b
  403558:	0040357f 	.word	0x0040357f
  40355c:	00403583 	.word	0x00403583
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  403560:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403564:	e010      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  403566:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40356a:	e00d      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40356c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403570:	e00a      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  403572:	4b08      	ldr	r3, [pc, #32]	; (403594 <osc_get_rate+0x68>)
  403574:	e008      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  403576:	4b08      	ldr	r3, [pc, #32]	; (403598 <osc_get_rate+0x6c>)
  403578:	e006      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40357a:	4b08      	ldr	r3, [pc, #32]	; (40359c <osc_get_rate+0x70>)
  40357c:	e004      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40357e:	4b08      	ldr	r3, [pc, #32]	; (4035a0 <osc_get_rate+0x74>)
  403580:	e002      	b.n	403588 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  403582:	4b06      	ldr	r3, [pc, #24]	; (40359c <osc_get_rate+0x70>)
  403584:	e000      	b.n	403588 <osc_get_rate+0x5c>
	}

	return 0;
  403586:	2300      	movs	r3, #0
}
  403588:	4618      	mov	r0, r3
  40358a:	370c      	adds	r7, #12
  40358c:	46bd      	mov	sp, r7
  40358e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403592:	4770      	bx	lr
  403594:	003d0900 	.word	0x003d0900
  403598:	007a1200 	.word	0x007a1200
  40359c:	00b71b00 	.word	0x00b71b00
  4035a0:	00f42400 	.word	0x00f42400

004035a4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4035a4:	b580      	push	{r7, lr}
  4035a6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4035a8:	2006      	movs	r0, #6
  4035aa:	4b05      	ldr	r3, [pc, #20]	; (4035c0 <sysclk_get_main_hz+0x1c>)
  4035ac:	4798      	blx	r3
  4035ae:	4602      	mov	r2, r0
  4035b0:	4613      	mov	r3, r2
  4035b2:	009b      	lsls	r3, r3, #2
  4035b4:	4413      	add	r3, r2
  4035b6:	009a      	lsls	r2, r3, #2
  4035b8:	4413      	add	r3, r2
  4035ba:	089b      	lsrs	r3, r3, #2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4035bc:	4618      	mov	r0, r3
  4035be:	bd80      	pop	{r7, pc}
  4035c0:	0040352d 	.word	0x0040352d

004035c4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4035c4:	b580      	push	{r7, lr}
  4035c6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4035c8:	4b02      	ldr	r3, [pc, #8]	; (4035d4 <sysclk_get_cpu_hz+0x10>)
  4035ca:	4798      	blx	r3
  4035cc:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4035ce:	4618      	mov	r0, r3
  4035d0:	bd80      	pop	{r7, pc}
  4035d2:	bf00      	nop
  4035d4:	004035a5 	.word	0x004035a5

004035d8 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4035d8:	b580      	push	{r7, lr}
  4035da:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4035dc:	4b02      	ldr	r3, [pc, #8]	; (4035e8 <sysclk_get_peripheral_hz+0x10>)
  4035de:	4798      	blx	r3
  4035e0:	4603      	mov	r3, r0
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  4035e2:	4618      	mov	r0, r3
  4035e4:	bd80      	pop	{r7, pc}
  4035e6:	bf00      	nop
  4035e8:	004035a5 	.word	0x004035a5

004035ec <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4035ec:	b580      	push	{r7, lr}
  4035ee:	b082      	sub	sp, #8
  4035f0:	af00      	add	r7, sp, #0
  4035f2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4035f4:	6878      	ldr	r0, [r7, #4]
  4035f6:	4b02      	ldr	r3, [pc, #8]	; (403600 <sysclk_enable_peripheral_clock+0x14>)
  4035f8:	4798      	blx	r3
}
  4035fa:	3708      	adds	r7, #8
  4035fc:	46bd      	mov	sp, r7
  4035fe:	bd80      	pop	{r7, pc}
  403600:	004016d1 	.word	0x004016d1

00403604 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  403604:	b480      	push	{r7}
  403606:	b08b      	sub	sp, #44	; 0x2c
  403608:	af00      	add	r7, sp, #0
  40360a:	6078      	str	r0, [r7, #4]
  40360c:	460b      	mov	r3, r1
  40360e:	70fb      	strb	r3, [r7, #3]
  403610:	687b      	ldr	r3, [r7, #4]
  403612:	627b      	str	r3, [r7, #36]	; 0x24
  403614:	78fb      	ldrb	r3, [r7, #3]
  403616:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40361a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40361c:	61fb      	str	r3, [r7, #28]
  40361e:	69fb      	ldr	r3, [r7, #28]
  403620:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  403622:	69bb      	ldr	r3, [r7, #24]
  403624:	095b      	lsrs	r3, r3, #5
  403626:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403628:	697a      	ldr	r2, [r7, #20]
  40362a:	4b10      	ldr	r3, [pc, #64]	; (40366c <ioport_set_pin_level+0x68>)
  40362c:	4413      	add	r3, r2
  40362e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  403630:	613b      	str	r3, [r7, #16]

	if (level) {
  403632:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  403636:	2b00      	cmp	r3, #0
  403638:	d009      	beq.n	40364e <ioport_set_pin_level+0x4a>
  40363a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40363c:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40363e:	68fb      	ldr	r3, [r7, #12]
  403640:	f003 031f 	and.w	r3, r3, #31
  403644:	2201      	movs	r2, #1
  403646:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403648:	693b      	ldr	r3, [r7, #16]
  40364a:	631a      	str	r2, [r3, #48]	; 0x30
  40364c:	e008      	b.n	403660 <ioport_set_pin_level+0x5c>
  40364e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403650:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403652:	68bb      	ldr	r3, [r7, #8]
  403654:	f003 031f 	and.w	r3, r3, #31
  403658:	2201      	movs	r2, #1
  40365a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40365c:	693b      	ldr	r3, [r7, #16]
  40365e:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  403660:	372c      	adds	r7, #44	; 0x2c
  403662:	46bd      	mov	sp, r7
  403664:	f85d 7b04 	ldr.w	r7, [sp], #4
  403668:	4770      	bx	lr
  40366a:	bf00      	nop
  40366c:	00200707 	.word	0x00200707

00403670 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  403670:	b580      	push	{r7, lr}
  403672:	b08c      	sub	sp, #48	; 0x30
  403674:	af00      	add	r7, sp, #0
  403676:	6078      	str	r0, [r7, #4]
  403678:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40367a:	4b48      	ldr	r3, [pc, #288]	; (40379c <usart_serial_init+0x12c>)
  40367c:	4798      	blx	r3
  40367e:	4603      	mov	r3, r0
  403680:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  403682:	683b      	ldr	r3, [r7, #0]
  403684:	681b      	ldr	r3, [r3, #0]
  403686:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  403688:	683b      	ldr	r3, [r7, #0]
  40368a:	689b      	ldr	r3, [r3, #8]
  40368c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40368e:	683b      	ldr	r3, [r7, #0]
  403690:	681b      	ldr	r3, [r3, #0]
  403692:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  403694:	683b      	ldr	r3, [r7, #0]
  403696:	685b      	ldr	r3, [r3, #4]
  403698:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40369a:	683b      	ldr	r3, [r7, #0]
  40369c:	689b      	ldr	r3, [r3, #8]
  40369e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4036a0:	683b      	ldr	r3, [r7, #0]
  4036a2:	68db      	ldr	r3, [r3, #12]
  4036a4:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4036a6:	2300      	movs	r3, #0
  4036a8:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4036aa:	687b      	ldr	r3, [r7, #4]
  4036ac:	4a3c      	ldr	r2, [pc, #240]	; (4037a0 <usart_serial_init+0x130>)
  4036ae:	4293      	cmp	r3, r2
  4036b0:	d108      	bne.n	4036c4 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4036b2:	2007      	movs	r0, #7
  4036b4:	4b3b      	ldr	r3, [pc, #236]	; (4037a4 <usart_serial_init+0x134>)
  4036b6:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4036b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4036bc:	6878      	ldr	r0, [r7, #4]
  4036be:	4619      	mov	r1, r3
  4036c0:	4b39      	ldr	r3, [pc, #228]	; (4037a8 <usart_serial_init+0x138>)
  4036c2:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4036c4:	687b      	ldr	r3, [r7, #4]
  4036c6:	4a39      	ldr	r2, [pc, #228]	; (4037ac <usart_serial_init+0x13c>)
  4036c8:	4293      	cmp	r3, r2
  4036ca:	d108      	bne.n	4036de <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4036cc:	2008      	movs	r0, #8
  4036ce:	4b35      	ldr	r3, [pc, #212]	; (4037a4 <usart_serial_init+0x134>)
  4036d0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4036d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4036d6:	6878      	ldr	r0, [r7, #4]
  4036d8:	4619      	mov	r1, r3
  4036da:	4b33      	ldr	r3, [pc, #204]	; (4037a8 <usart_serial_init+0x138>)
  4036dc:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4036de:	687b      	ldr	r3, [r7, #4]
  4036e0:	4a33      	ldr	r2, [pc, #204]	; (4037b0 <usart_serial_init+0x140>)
  4036e2:	4293      	cmp	r3, r2
  4036e4:	d108      	bne.n	4036f8 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  4036e6:	202c      	movs	r0, #44	; 0x2c
  4036e8:	4b2e      	ldr	r3, [pc, #184]	; (4037a4 <usart_serial_init+0x134>)
  4036ea:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4036ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4036f0:	6878      	ldr	r0, [r7, #4]
  4036f2:	4619      	mov	r1, r3
  4036f4:	4b2c      	ldr	r3, [pc, #176]	; (4037a8 <usart_serial_init+0x138>)
  4036f6:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4036f8:	687b      	ldr	r3, [r7, #4]
  4036fa:	4a2e      	ldr	r2, [pc, #184]	; (4037b4 <usart_serial_init+0x144>)
  4036fc:	4293      	cmp	r3, r2
  4036fe:	d108      	bne.n	403712 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  403700:	202d      	movs	r0, #45	; 0x2d
  403702:	4b28      	ldr	r3, [pc, #160]	; (4037a4 <usart_serial_init+0x134>)
  403704:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  403706:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40370a:	6878      	ldr	r0, [r7, #4]
  40370c:	4619      	mov	r1, r3
  40370e:	4b26      	ldr	r3, [pc, #152]	; (4037a8 <usart_serial_init+0x138>)
  403710:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403712:	687b      	ldr	r3, [r7, #4]
  403714:	4a28      	ldr	r2, [pc, #160]	; (4037b8 <usart_serial_init+0x148>)
  403716:	4293      	cmp	r3, r2
  403718:	d111      	bne.n	40373e <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  40371a:	200d      	movs	r0, #13
  40371c:	4b21      	ldr	r3, [pc, #132]	; (4037a4 <usart_serial_init+0x134>)
  40371e:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  403720:	4b1e      	ldr	r3, [pc, #120]	; (40379c <usart_serial_init+0x12c>)
  403722:	4798      	blx	r3
  403724:	4602      	mov	r2, r0
  403726:	f107 030c 	add.w	r3, r7, #12
  40372a:	6878      	ldr	r0, [r7, #4]
  40372c:	4619      	mov	r1, r3
  40372e:	4b23      	ldr	r3, [pc, #140]	; (4037bc <usart_serial_init+0x14c>)
  403730:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  403732:	6878      	ldr	r0, [r7, #4]
  403734:	4b22      	ldr	r3, [pc, #136]	; (4037c0 <usart_serial_init+0x150>)
  403736:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403738:	6878      	ldr	r0, [r7, #4]
  40373a:	4b22      	ldr	r3, [pc, #136]	; (4037c4 <usart_serial_init+0x154>)
  40373c:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40373e:	687b      	ldr	r3, [r7, #4]
  403740:	4a21      	ldr	r2, [pc, #132]	; (4037c8 <usart_serial_init+0x158>)
  403742:	4293      	cmp	r3, r2
  403744:	d111      	bne.n	40376a <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  403746:	200e      	movs	r0, #14
  403748:	4b16      	ldr	r3, [pc, #88]	; (4037a4 <usart_serial_init+0x134>)
  40374a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40374c:	4b13      	ldr	r3, [pc, #76]	; (40379c <usart_serial_init+0x12c>)
  40374e:	4798      	blx	r3
  403750:	4602      	mov	r2, r0
  403752:	f107 030c 	add.w	r3, r7, #12
  403756:	6878      	ldr	r0, [r7, #4]
  403758:	4619      	mov	r1, r3
  40375a:	4b18      	ldr	r3, [pc, #96]	; (4037bc <usart_serial_init+0x14c>)
  40375c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40375e:	6878      	ldr	r0, [r7, #4]
  403760:	4b17      	ldr	r3, [pc, #92]	; (4037c0 <usart_serial_init+0x150>)
  403762:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403764:	6878      	ldr	r0, [r7, #4]
  403766:	4b17      	ldr	r3, [pc, #92]	; (4037c4 <usart_serial_init+0x154>)
  403768:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40376a:	687b      	ldr	r3, [r7, #4]
  40376c:	4a17      	ldr	r2, [pc, #92]	; (4037cc <usart_serial_init+0x15c>)
  40376e:	4293      	cmp	r3, r2
  403770:	d111      	bne.n	403796 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  403772:	200f      	movs	r0, #15
  403774:	4b0b      	ldr	r3, [pc, #44]	; (4037a4 <usart_serial_init+0x134>)
  403776:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  403778:	4b08      	ldr	r3, [pc, #32]	; (40379c <usart_serial_init+0x12c>)
  40377a:	4798      	blx	r3
  40377c:	4602      	mov	r2, r0
  40377e:	f107 030c 	add.w	r3, r7, #12
  403782:	6878      	ldr	r0, [r7, #4]
  403784:	4619      	mov	r1, r3
  403786:	4b0d      	ldr	r3, [pc, #52]	; (4037bc <usart_serial_init+0x14c>)
  403788:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40378a:	6878      	ldr	r0, [r7, #4]
  40378c:	4b0c      	ldr	r3, [pc, #48]	; (4037c0 <usart_serial_init+0x150>)
  40378e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403790:	6878      	ldr	r0, [r7, #4]
  403792:	4b0c      	ldr	r3, [pc, #48]	; (4037c4 <usart_serial_init+0x154>)
  403794:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  403796:	3730      	adds	r7, #48	; 0x30
  403798:	46bd      	mov	sp, r7
  40379a:	bd80      	pop	{r7, pc}
  40379c:	004035d9 	.word	0x004035d9
  4037a0:	400e0800 	.word	0x400e0800
  4037a4:	004035ed 	.word	0x004035ed
  4037a8:	00401f69 	.word	0x00401f69
  4037ac:	400e0a00 	.word	0x400e0a00
  4037b0:	400e1a00 	.word	0x400e1a00
  4037b4:	400e1c00 	.word	0x400e1c00
  4037b8:	40024000 	.word	0x40024000
  4037bc:	00402105 	.word	0x00402105
  4037c0:	00402189 	.word	0x00402189
  4037c4:	004021d5 	.word	0x004021d5
  4037c8:	40028000 	.word	0x40028000
  4037cc:	4002c000 	.word	0x4002c000

004037d0 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4037d0:	b580      	push	{r7, lr}
  4037d2:	b082      	sub	sp, #8
  4037d4:	af00      	add	r7, sp, #0
  4037d6:	6078      	str	r0, [r7, #4]
  4037d8:	460b      	mov	r3, r1
  4037da:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4037dc:	687b      	ldr	r3, [r7, #4]
  4037de:	4a36      	ldr	r2, [pc, #216]	; (4038b8 <usart_serial_putchar+0xe8>)
  4037e0:	4293      	cmp	r3, r2
  4037e2:	d10a      	bne.n	4037fa <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4037e4:	bf00      	nop
  4037e6:	78fb      	ldrb	r3, [r7, #3]
  4037e8:	6878      	ldr	r0, [r7, #4]
  4037ea:	4619      	mov	r1, r3
  4037ec:	4b33      	ldr	r3, [pc, #204]	; (4038bc <usart_serial_putchar+0xec>)
  4037ee:	4798      	blx	r3
  4037f0:	4603      	mov	r3, r0
  4037f2:	2b00      	cmp	r3, #0
  4037f4:	d1f7      	bne.n	4037e6 <usart_serial_putchar+0x16>
		return 1;
  4037f6:	2301      	movs	r3, #1
  4037f8:	e05a      	b.n	4038b0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4037fa:	687b      	ldr	r3, [r7, #4]
  4037fc:	4a30      	ldr	r2, [pc, #192]	; (4038c0 <usart_serial_putchar+0xf0>)
  4037fe:	4293      	cmp	r3, r2
  403800:	d10a      	bne.n	403818 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  403802:	bf00      	nop
  403804:	78fb      	ldrb	r3, [r7, #3]
  403806:	6878      	ldr	r0, [r7, #4]
  403808:	4619      	mov	r1, r3
  40380a:	4b2c      	ldr	r3, [pc, #176]	; (4038bc <usart_serial_putchar+0xec>)
  40380c:	4798      	blx	r3
  40380e:	4603      	mov	r3, r0
  403810:	2b00      	cmp	r3, #0
  403812:	d1f7      	bne.n	403804 <usart_serial_putchar+0x34>
		return 1;
  403814:	2301      	movs	r3, #1
  403816:	e04b      	b.n	4038b0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403818:	687b      	ldr	r3, [r7, #4]
  40381a:	4a2a      	ldr	r2, [pc, #168]	; (4038c4 <usart_serial_putchar+0xf4>)
  40381c:	4293      	cmp	r3, r2
  40381e:	d10a      	bne.n	403836 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  403820:	bf00      	nop
  403822:	78fb      	ldrb	r3, [r7, #3]
  403824:	6878      	ldr	r0, [r7, #4]
  403826:	4619      	mov	r1, r3
  403828:	4b24      	ldr	r3, [pc, #144]	; (4038bc <usart_serial_putchar+0xec>)
  40382a:	4798      	blx	r3
  40382c:	4603      	mov	r3, r0
  40382e:	2b00      	cmp	r3, #0
  403830:	d1f7      	bne.n	403822 <usart_serial_putchar+0x52>
		return 1;
  403832:	2301      	movs	r3, #1
  403834:	e03c      	b.n	4038b0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403836:	687b      	ldr	r3, [r7, #4]
  403838:	4a23      	ldr	r2, [pc, #140]	; (4038c8 <usart_serial_putchar+0xf8>)
  40383a:	4293      	cmp	r3, r2
  40383c:	d10a      	bne.n	403854 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  40383e:	bf00      	nop
  403840:	78fb      	ldrb	r3, [r7, #3]
  403842:	6878      	ldr	r0, [r7, #4]
  403844:	4619      	mov	r1, r3
  403846:	4b1d      	ldr	r3, [pc, #116]	; (4038bc <usart_serial_putchar+0xec>)
  403848:	4798      	blx	r3
  40384a:	4603      	mov	r3, r0
  40384c:	2b00      	cmp	r3, #0
  40384e:	d1f7      	bne.n	403840 <usart_serial_putchar+0x70>
		return 1;
  403850:	2301      	movs	r3, #1
  403852:	e02d      	b.n	4038b0 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403854:	687b      	ldr	r3, [r7, #4]
  403856:	4a1d      	ldr	r2, [pc, #116]	; (4038cc <usart_serial_putchar+0xfc>)
  403858:	4293      	cmp	r3, r2
  40385a:	d10a      	bne.n	403872 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  40385c:	bf00      	nop
  40385e:	78fb      	ldrb	r3, [r7, #3]
  403860:	6878      	ldr	r0, [r7, #4]
  403862:	4619      	mov	r1, r3
  403864:	4b1a      	ldr	r3, [pc, #104]	; (4038d0 <usart_serial_putchar+0x100>)
  403866:	4798      	blx	r3
  403868:	4603      	mov	r3, r0
  40386a:	2b00      	cmp	r3, #0
  40386c:	d1f7      	bne.n	40385e <usart_serial_putchar+0x8e>
		return 1;
  40386e:	2301      	movs	r3, #1
  403870:	e01e      	b.n	4038b0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403872:	687b      	ldr	r3, [r7, #4]
  403874:	4a17      	ldr	r2, [pc, #92]	; (4038d4 <usart_serial_putchar+0x104>)
  403876:	4293      	cmp	r3, r2
  403878:	d10a      	bne.n	403890 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40387a:	bf00      	nop
  40387c:	78fb      	ldrb	r3, [r7, #3]
  40387e:	6878      	ldr	r0, [r7, #4]
  403880:	4619      	mov	r1, r3
  403882:	4b13      	ldr	r3, [pc, #76]	; (4038d0 <usart_serial_putchar+0x100>)
  403884:	4798      	blx	r3
  403886:	4603      	mov	r3, r0
  403888:	2b00      	cmp	r3, #0
  40388a:	d1f7      	bne.n	40387c <usart_serial_putchar+0xac>
		return 1;
  40388c:	2301      	movs	r3, #1
  40388e:	e00f      	b.n	4038b0 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403890:	687b      	ldr	r3, [r7, #4]
  403892:	4a11      	ldr	r2, [pc, #68]	; (4038d8 <usart_serial_putchar+0x108>)
  403894:	4293      	cmp	r3, r2
  403896:	d10a      	bne.n	4038ae <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  403898:	bf00      	nop
  40389a:	78fb      	ldrb	r3, [r7, #3]
  40389c:	6878      	ldr	r0, [r7, #4]
  40389e:	4619      	mov	r1, r3
  4038a0:	4b0b      	ldr	r3, [pc, #44]	; (4038d0 <usart_serial_putchar+0x100>)
  4038a2:	4798      	blx	r3
  4038a4:	4603      	mov	r3, r0
  4038a6:	2b00      	cmp	r3, #0
  4038a8:	d1f7      	bne.n	40389a <usart_serial_putchar+0xca>
		return 1;
  4038aa:	2301      	movs	r3, #1
  4038ac:	e000      	b.n	4038b0 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4038ae:	2300      	movs	r3, #0
}
  4038b0:	4618      	mov	r0, r3
  4038b2:	3708      	adds	r7, #8
  4038b4:	46bd      	mov	sp, r7
  4038b6:	bd80      	pop	{r7, pc}
  4038b8:	400e0800 	.word	0x400e0800
  4038bc:	00401fc1 	.word	0x00401fc1
  4038c0:	400e0a00 	.word	0x400e0a00
  4038c4:	400e1a00 	.word	0x400e1a00
  4038c8:	400e1c00 	.word	0x400e1c00
  4038cc:	40024000 	.word	0x40024000
  4038d0:	004022dd 	.word	0x004022dd
  4038d4:	40028000 	.word	0x40028000
  4038d8:	4002c000 	.word	0x4002c000

004038dc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4038dc:	b580      	push	{r7, lr}
  4038de:	b084      	sub	sp, #16
  4038e0:	af00      	add	r7, sp, #0
  4038e2:	6078      	str	r0, [r7, #4]
  4038e4:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4038e6:	2300      	movs	r3, #0
  4038e8:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4038ea:	687b      	ldr	r3, [r7, #4]
  4038ec:	4a33      	ldr	r2, [pc, #204]	; (4039bc <usart_serial_getchar+0xe0>)
  4038ee:	4293      	cmp	r3, r2
  4038f0:	d107      	bne.n	403902 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4038f2:	bf00      	nop
  4038f4:	6878      	ldr	r0, [r7, #4]
  4038f6:	6839      	ldr	r1, [r7, #0]
  4038f8:	4b31      	ldr	r3, [pc, #196]	; (4039c0 <usart_serial_getchar+0xe4>)
  4038fa:	4798      	blx	r3
  4038fc:	4603      	mov	r3, r0
  4038fe:	2b00      	cmp	r3, #0
  403900:	d1f8      	bne.n	4038f4 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403902:	687b      	ldr	r3, [r7, #4]
  403904:	4a2f      	ldr	r2, [pc, #188]	; (4039c4 <usart_serial_getchar+0xe8>)
  403906:	4293      	cmp	r3, r2
  403908:	d107      	bne.n	40391a <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40390a:	bf00      	nop
  40390c:	6878      	ldr	r0, [r7, #4]
  40390e:	6839      	ldr	r1, [r7, #0]
  403910:	4b2b      	ldr	r3, [pc, #172]	; (4039c0 <usart_serial_getchar+0xe4>)
  403912:	4798      	blx	r3
  403914:	4603      	mov	r3, r0
  403916:	2b00      	cmp	r3, #0
  403918:	d1f8      	bne.n	40390c <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40391a:	687b      	ldr	r3, [r7, #4]
  40391c:	4a2a      	ldr	r2, [pc, #168]	; (4039c8 <usart_serial_getchar+0xec>)
  40391e:	4293      	cmp	r3, r2
  403920:	d107      	bne.n	403932 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  403922:	bf00      	nop
  403924:	6878      	ldr	r0, [r7, #4]
  403926:	6839      	ldr	r1, [r7, #0]
  403928:	4b25      	ldr	r3, [pc, #148]	; (4039c0 <usart_serial_getchar+0xe4>)
  40392a:	4798      	blx	r3
  40392c:	4603      	mov	r3, r0
  40392e:	2b00      	cmp	r3, #0
  403930:	d1f8      	bne.n	403924 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403932:	687b      	ldr	r3, [r7, #4]
  403934:	4a25      	ldr	r2, [pc, #148]	; (4039cc <usart_serial_getchar+0xf0>)
  403936:	4293      	cmp	r3, r2
  403938:	d107      	bne.n	40394a <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  40393a:	bf00      	nop
  40393c:	6878      	ldr	r0, [r7, #4]
  40393e:	6839      	ldr	r1, [r7, #0]
  403940:	4b1f      	ldr	r3, [pc, #124]	; (4039c0 <usart_serial_getchar+0xe4>)
  403942:	4798      	blx	r3
  403944:	4603      	mov	r3, r0
  403946:	2b00      	cmp	r3, #0
  403948:	d1f8      	bne.n	40393c <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40394a:	687b      	ldr	r3, [r7, #4]
  40394c:	4a20      	ldr	r2, [pc, #128]	; (4039d0 <usart_serial_getchar+0xf4>)
  40394e:	4293      	cmp	r3, r2
  403950:	d10d      	bne.n	40396e <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  403952:	bf00      	nop
  403954:	f107 030c 	add.w	r3, r7, #12
  403958:	6878      	ldr	r0, [r7, #4]
  40395a:	4619      	mov	r1, r3
  40395c:	4b1d      	ldr	r3, [pc, #116]	; (4039d4 <usart_serial_getchar+0xf8>)
  40395e:	4798      	blx	r3
  403960:	4603      	mov	r3, r0
  403962:	2b00      	cmp	r3, #0
  403964:	d1f6      	bne.n	403954 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  403966:	68fb      	ldr	r3, [r7, #12]
  403968:	b2da      	uxtb	r2, r3
  40396a:	683b      	ldr	r3, [r7, #0]
  40396c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40396e:	687b      	ldr	r3, [r7, #4]
  403970:	4a19      	ldr	r2, [pc, #100]	; (4039d8 <usart_serial_getchar+0xfc>)
  403972:	4293      	cmp	r3, r2
  403974:	d10d      	bne.n	403992 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  403976:	bf00      	nop
  403978:	f107 030c 	add.w	r3, r7, #12
  40397c:	6878      	ldr	r0, [r7, #4]
  40397e:	4619      	mov	r1, r3
  403980:	4b14      	ldr	r3, [pc, #80]	; (4039d4 <usart_serial_getchar+0xf8>)
  403982:	4798      	blx	r3
  403984:	4603      	mov	r3, r0
  403986:	2b00      	cmp	r3, #0
  403988:	d1f6      	bne.n	403978 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40398a:	68fb      	ldr	r3, [r7, #12]
  40398c:	b2da      	uxtb	r2, r3
  40398e:	683b      	ldr	r3, [r7, #0]
  403990:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403992:	687b      	ldr	r3, [r7, #4]
  403994:	4a11      	ldr	r2, [pc, #68]	; (4039dc <usart_serial_getchar+0x100>)
  403996:	4293      	cmp	r3, r2
  403998:	d10d      	bne.n	4039b6 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40399a:	bf00      	nop
  40399c:	f107 030c 	add.w	r3, r7, #12
  4039a0:	6878      	ldr	r0, [r7, #4]
  4039a2:	4619      	mov	r1, r3
  4039a4:	4b0b      	ldr	r3, [pc, #44]	; (4039d4 <usart_serial_getchar+0xf8>)
  4039a6:	4798      	blx	r3
  4039a8:	4603      	mov	r3, r0
  4039aa:	2b00      	cmp	r3, #0
  4039ac:	d1f6      	bne.n	40399c <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  4039ae:	68fb      	ldr	r3, [r7, #12]
  4039b0:	b2da      	uxtb	r2, r3
  4039b2:	683b      	ldr	r3, [r7, #0]
  4039b4:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4039b6:	3710      	adds	r7, #16
  4039b8:	46bd      	mov	sp, r7
  4039ba:	bd80      	pop	{r7, pc}
  4039bc:	400e0800 	.word	0x400e0800
  4039c0:	00401ff1 	.word	0x00401ff1
  4039c4:	400e0a00 	.word	0x400e0a00
  4039c8:	400e1a00 	.word	0x400e1a00
  4039cc:	400e1c00 	.word	0x400e1c00
  4039d0:	40024000 	.word	0x40024000
  4039d4:	00402311 	.word	0x00402311
  4039d8:	40028000 	.word	0x40028000
  4039dc:	4002c000 	.word	0x4002c000

004039e0 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  4039e0:	b580      	push	{r7, lr}
  4039e2:	b082      	sub	sp, #8
  4039e4:	af00      	add	r7, sp, #0
  4039e6:	6078      	str	r0, [r7, #4]
  4039e8:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  4039ea:	4a0f      	ldr	r2, [pc, #60]	; (403a28 <stdio_serial_init+0x48>)
  4039ec:	687b      	ldr	r3, [r7, #4]
  4039ee:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4039f0:	4b0e      	ldr	r3, [pc, #56]	; (403a2c <stdio_serial_init+0x4c>)
  4039f2:	4a0f      	ldr	r2, [pc, #60]	; (403a30 <stdio_serial_init+0x50>)
  4039f4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4039f6:	4b0f      	ldr	r3, [pc, #60]	; (403a34 <stdio_serial_init+0x54>)
  4039f8:	4a0f      	ldr	r2, [pc, #60]	; (403a38 <stdio_serial_init+0x58>)
  4039fa:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4039fc:	6878      	ldr	r0, [r7, #4]
  4039fe:	6839      	ldr	r1, [r7, #0]
  403a00:	4b0e      	ldr	r3, [pc, #56]	; (403a3c <stdio_serial_init+0x5c>)
  403a02:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403a04:	4b0e      	ldr	r3, [pc, #56]	; (403a40 <stdio_serial_init+0x60>)
  403a06:	681b      	ldr	r3, [r3, #0]
  403a08:	689b      	ldr	r3, [r3, #8]
  403a0a:	4618      	mov	r0, r3
  403a0c:	2100      	movs	r1, #0
  403a0e:	4b0d      	ldr	r3, [pc, #52]	; (403a44 <stdio_serial_init+0x64>)
  403a10:	4798      	blx	r3
	setbuf(stdin, NULL);
  403a12:	4b0b      	ldr	r3, [pc, #44]	; (403a40 <stdio_serial_init+0x60>)
  403a14:	681b      	ldr	r3, [r3, #0]
  403a16:	685b      	ldr	r3, [r3, #4]
  403a18:	4618      	mov	r0, r3
  403a1a:	2100      	movs	r1, #0
  403a1c:	4b09      	ldr	r3, [pc, #36]	; (403a44 <stdio_serial_init+0x64>)
  403a1e:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  403a20:	3708      	adds	r7, #8
  403a22:	46bd      	mov	sp, r7
  403a24:	bd80      	pop	{r7, pc}
  403a26:	bf00      	nop
  403a28:	20400a24 	.word	0x20400a24
  403a2c:	20400a20 	.word	0x20400a20
  403a30:	004037d1 	.word	0x004037d1
  403a34:	20400a1c 	.word	0x20400a1c
  403a38:	004038dd 	.word	0x004038dd
  403a3c:	00403671 	.word	0x00403671
  403a40:	204004c8 	.word	0x204004c8
  403a44:	00407131 	.word	0x00407131

00403a48 <mdelay>:
 * by the SAM microcontroller system tick).
 *
 * \param ul_dly_ticks  Delay to wait for, in milliseconds.
 */
void mdelay(uint32_t ul_dly_ticks)
{
  403a48:	b480      	push	{r7}
  403a4a:	b085      	sub	sp, #20
  403a4c:	af00      	add	r7, sp, #0
  403a4e:	6078      	str	r0, [r7, #4]
	uint32_t ul_cur_ticks;

	ul_cur_ticks = ul_ms_ticks;
  403a50:	4b07      	ldr	r3, [pc, #28]	; (403a70 <mdelay+0x28>)
  403a52:	681b      	ldr	r3, [r3, #0]
  403a54:	60fb      	str	r3, [r7, #12]
	while ((ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks) {
  403a56:	bf00      	nop
  403a58:	4b05      	ldr	r3, [pc, #20]	; (403a70 <mdelay+0x28>)
  403a5a:	681a      	ldr	r2, [r3, #0]
  403a5c:	68fb      	ldr	r3, [r7, #12]
  403a5e:	1ad2      	subs	r2, r2, r3
  403a60:	687b      	ldr	r3, [r7, #4]
  403a62:	429a      	cmp	r2, r3
  403a64:	d3f8      	bcc.n	403a58 <mdelay+0x10>
	}
}
  403a66:	3714      	adds	r7, #20
  403a68:	46bd      	mov	sp, r7
  403a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a6e:	4770      	bx	lr
  403a70:	204009b4 	.word	0x204009b4

00403a74 <SysTick_Handler>:
 *
 *  Process System Tick Event.
 *  Increment the ul_ms_ticks counter.
 */
void SysTick_Handler(void)
{
  403a74:	b580      	push	{r7, lr}
  403a76:	af00      	add	r7, sp, #0
	g_ul_tick_count++;
  403a78:	4b44      	ldr	r3, [pc, #272]	; (403b8c <SysTick_Handler+0x118>)
  403a7a:	681b      	ldr	r3, [r3, #0]
  403a7c:	3301      	adds	r3, #1
  403a7e:	4a43      	ldr	r2, [pc, #268]	; (403b8c <SysTick_Handler+0x118>)
  403a80:	6013      	str	r3, [r2, #0]
	ul_ms_ticks++; //jsi 6feb16
  403a82:	4b43      	ldr	r3, [pc, #268]	; (403b90 <SysTick_Handler+0x11c>)
  403a84:	681b      	ldr	r3, [r3, #0]
  403a86:	3301      	adds	r3, #1
  403a88:	4a41      	ldr	r2, [pc, #260]	; (403b90 <SysTick_Handler+0x11c>)
  403a8a:	6013      	str	r3, [r2, #0]
	
	timerTickCount++;
  403a8c:	4b41      	ldr	r3, [pc, #260]	; (403b94 <SysTick_Handler+0x120>)
  403a8e:	681b      	ldr	r3, [r3, #0]
  403a90:	3301      	adds	r3, #1
  403a92:	4a40      	ldr	r2, [pc, #256]	; (403b94 <SysTick_Handler+0x120>)
  403a94:	6013      	str	r3, [r2, #0]
	timerTickCount &= MAX_TICK; // force rollover at this count to avoid confusion detecting rollover with the MSbit set
  403a96:	4b3f      	ldr	r3, [pc, #252]	; (403b94 <SysTick_Handler+0x120>)
  403a98:	681b      	ldr	r3, [r3, #0]
  403a9a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
  403a9e:	4a3d      	ldr	r2, [pc, #244]	; (403b94 <SysTick_Handler+0x120>)
  403aa0:	6013      	str	r3, [r2, #0]
	if (timerTickCount == 0)
  403aa2:	4b3c      	ldr	r3, [pc, #240]	; (403b94 <SysTick_Handler+0x120>)
  403aa4:	681b      	ldr	r3, [r3, #0]
  403aa6:	2b00      	cmp	r3, #0
  403aa8:	d102      	bne.n	403ab0 <SysTick_Handler+0x3c>
	{
		rollover = 1;
  403aaa:	4b3b      	ldr	r3, [pc, #236]	; (403b98 <SysTick_Handler+0x124>)
  403aac:	2201      	movs	r2, #1
  403aae:	701a      	strb	r2, [r3, #0]
	}
	
	if ((timerTickCount % TICKS_PER_SEC) == 0)
  403ab0:	4b38      	ldr	r3, [pc, #224]	; (403b94 <SysTick_Handler+0x120>)
  403ab2:	681a      	ldr	r2, [r3, #0]
  403ab4:	4b39      	ldr	r3, [pc, #228]	; (403b9c <SysTick_Handler+0x128>)
  403ab6:	fba3 1302 	umull	r1, r3, r3, r2
  403aba:	099b      	lsrs	r3, r3, #6
  403abc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  403ac0:	fb01 f303 	mul.w	r3, r1, r3
  403ac4:	1ad3      	subs	r3, r2, r3
  403ac6:	2b00      	cmp	r3, #0
  403ac8:	d101      	bne.n	403ace <SysTick_Handler+0x5a>
	{
		process_timers();
  403aca:	4b35      	ldr	r3, [pc, #212]	; (403ba0 <SysTick_Handler+0x12c>)
  403acc:	4798      	blx	r3
	}

	
	if (controls.buzzer_enable)
  403ace:	4b35      	ldr	r3, [pc, #212]	; (403ba4 <SysTick_Handler+0x130>)
  403ad0:	78db      	ldrb	r3, [r3, #3]
  403ad2:	2b00      	cmp	r3, #0
  403ad4:	d028      	beq.n	403b28 <SysTick_Handler+0xb4>
	{
		controls.buzzer_count++;
  403ad6:	4b33      	ldr	r3, [pc, #204]	; (403ba4 <SysTick_Handler+0x130>)
  403ad8:	88db      	ldrh	r3, [r3, #6]
  403ada:	3301      	adds	r3, #1
  403adc:	b29a      	uxth	r2, r3
  403ade:	4b31      	ldr	r3, [pc, #196]	; (403ba4 <SysTick_Handler+0x130>)
  403ae0:	80da      	strh	r2, [r3, #6]
		
		if (controls.buzzer_cycle == CYCLE_ON)
  403ae2:	4b30      	ldr	r3, [pc, #192]	; (403ba4 <SysTick_Handler+0x130>)
  403ae4:	791b      	ldrb	r3, [r3, #4]
  403ae6:	2b01      	cmp	r3, #1
  403ae8:	d10f      	bne.n	403b0a <SysTick_Handler+0x96>
		{
			if (controls.buzzer_count > BUZZER_ON_COUNT)
  403aea:	4b2e      	ldr	r3, [pc, #184]	; (403ba4 <SysTick_Handler+0x130>)
  403aec:	88db      	ldrh	r3, [r3, #6]
  403aee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  403af2:	d919      	bls.n	403b28 <SysTick_Handler+0xb4>
			{
				controls.buzzer_count = 0;
  403af4:	4b2b      	ldr	r3, [pc, #172]	; (403ba4 <SysTick_Handler+0x130>)
  403af6:	2200      	movs	r2, #0
  403af8:	80da      	strh	r2, [r3, #6]
				controls.buzzer_cycle = CYCLE_OFF;
  403afa:	4b2a      	ldr	r3, [pc, #168]	; (403ba4 <SysTick_Handler+0x130>)
  403afc:	2200      	movs	r2, #0
  403afe:	711a      	strb	r2, [r3, #4]
				pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL);
  403b00:	4829      	ldr	r0, [pc, #164]	; (403ba8 <SysTick_Handler+0x134>)
  403b02:	2100      	movs	r1, #0
  403b04:	4b29      	ldr	r3, [pc, #164]	; (403bac <SysTick_Handler+0x138>)
  403b06:	4798      	blx	r3
  403b08:	e00e      	b.n	403b28 <SysTick_Handler+0xb4>
			}
		}
		else
		{
			if (controls.buzzer_count > BUZZER_OFF_COUNT)
  403b0a:	4b26      	ldr	r3, [pc, #152]	; (403ba4 <SysTick_Handler+0x130>)
  403b0c:	88db      	ldrh	r3, [r3, #6]
  403b0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  403b12:	d909      	bls.n	403b28 <SysTick_Handler+0xb4>
			{
				controls.buzzer_count = 0;
  403b14:	4b23      	ldr	r3, [pc, #140]	; (403ba4 <SysTick_Handler+0x130>)
  403b16:	2200      	movs	r2, #0
  403b18:	80da      	strh	r2, [r3, #6]
				controls.buzzer_cycle = CYCLE_ON;
  403b1a:	4b22      	ldr	r3, [pc, #136]	; (403ba4 <SysTick_Handler+0x130>)
  403b1c:	2201      	movs	r2, #1
  403b1e:	711a      	strb	r2, [r3, #4]
				pwm_channel_enable(PWM0, PIN_PWM_LED0_CHANNEL);
  403b20:	4821      	ldr	r0, [pc, #132]	; (403ba8 <SysTick_Handler+0x134>)
  403b22:	2100      	movs	r1, #0
  403b24:	4b22      	ldr	r3, [pc, #136]	; (403bb0 <SysTick_Handler+0x13c>)
  403b26:	4798      	blx	r3
			}
		}
	}
	
	if (controls.solenoid_enable)
  403b28:	4b1e      	ldr	r3, [pc, #120]	; (403ba4 <SysTick_Handler+0x130>)
  403b2a:	7a1b      	ldrb	r3, [r3, #8]
  403b2c:	2b00      	cmp	r3, #0
  403b2e:	d02b      	beq.n	403b88 <SysTick_Handler+0x114>
	{
		controls.solenoid_count++;
  403b30:	4b1c      	ldr	r3, [pc, #112]	; (403ba4 <SysTick_Handler+0x130>)
  403b32:	895b      	ldrh	r3, [r3, #10]
  403b34:	3301      	adds	r3, #1
  403b36:	b29a      	uxth	r2, r3
  403b38:	4b1a      	ldr	r3, [pc, #104]	; (403ba4 <SysTick_Handler+0x130>)
  403b3a:	815a      	strh	r2, [r3, #10]
		
		if (controls.solenoid_cycle == CYCLE_ON)
  403b3c:	4b19      	ldr	r3, [pc, #100]	; (403ba4 <SysTick_Handler+0x130>)
  403b3e:	7a5b      	ldrb	r3, [r3, #9]
  403b40:	2b01      	cmp	r3, #1
  403b42:	d112      	bne.n	403b6a <SysTick_Handler+0xf6>
		{
			if (controls.solenoid_count > SOLENOID_ON_COUNT)
  403b44:	4b17      	ldr	r3, [pc, #92]	; (403ba4 <SysTick_Handler+0x130>)
  403b46:	895b      	ldrh	r3, [r3, #10]
  403b48:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  403b4c:	d91c      	bls.n	403b88 <SysTick_Handler+0x114>
			{
				controls.solenoid_count = 0;
  403b4e:	4b15      	ldr	r3, [pc, #84]	; (403ba4 <SysTick_Handler+0x130>)
  403b50:	2200      	movs	r2, #0
  403b52:	815a      	strh	r2, [r3, #10]
				controls.solenoid_cycle = CYCLE_OFF;
  403b54:	4b13      	ldr	r3, [pc, #76]	; (403ba4 <SysTick_Handler+0x130>)
  403b56:	2200      	movs	r2, #0
  403b58:	725a      	strb	r2, [r3, #9]
				controls.solenoid_enable = 0; //solenoid is a one-shot
  403b5a:	4b12      	ldr	r3, [pc, #72]	; (403ba4 <SysTick_Handler+0x130>)
  403b5c:	2200      	movs	r2, #0
  403b5e:	721a      	strb	r2, [r3, #8]
				ioport_set_pin_level(ECLAVE_SOLENOID, IOPORT_PIN_LEVEL_LOW);
  403b60:	2015      	movs	r0, #21
  403b62:	2100      	movs	r1, #0
  403b64:	4b13      	ldr	r3, [pc, #76]	; (403bb4 <SysTick_Handler+0x140>)
  403b66:	4798      	blx	r3
  403b68:	e00e      	b.n	403b88 <SysTick_Handler+0x114>
			}
		}
		else
		{
			if (controls.solenoid_count > SOLENOID_OFF_COUNT)
  403b6a:	4b0e      	ldr	r3, [pc, #56]	; (403ba4 <SysTick_Handler+0x130>)
  403b6c:	895b      	ldrh	r3, [r3, #10]
  403b6e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  403b72:	d909      	bls.n	403b88 <SysTick_Handler+0x114>
			{
				controls.solenoid_count = 0;
  403b74:	4b0b      	ldr	r3, [pc, #44]	; (403ba4 <SysTick_Handler+0x130>)
  403b76:	2200      	movs	r2, #0
  403b78:	815a      	strh	r2, [r3, #10]
				controls.solenoid_cycle = CYCLE_ON;
  403b7a:	4b0a      	ldr	r3, [pc, #40]	; (403ba4 <SysTick_Handler+0x130>)
  403b7c:	2201      	movs	r2, #1
  403b7e:	725a      	strb	r2, [r3, #9]
				ioport_set_pin_level(ECLAVE_SOLENOID, IOPORT_PIN_LEVEL_HIGH);
  403b80:	2015      	movs	r0, #21
  403b82:	2101      	movs	r1, #1
  403b84:	4b0b      	ldr	r3, [pc, #44]	; (403bb4 <SysTick_Handler+0x140>)
  403b86:	4798      	blx	r3
			}
			
		}
	}
}
  403b88:	bd80      	pop	{r7, pc}
  403b8a:	bf00      	nop
  403b8c:	20400b50 	.word	0x20400b50
  403b90:	204009b4 	.word	0x204009b4
  403b94:	204009a8 	.word	0x204009a8
  403b98:	204009ac 	.word	0x204009ac
  403b9c:	10624dd3 	.word	0x10624dd3
  403ba0:	00403281 	.word	0x00403281
  403ba4:	20400b54 	.word	0x20400b54
  403ba8:	40020000 	.word	0x40020000
  403bac:	00401ba5 	.word	0x00401ba5
  403bb0:	00401b81 	.word	0x00401b81
  403bb4:	00403605 	.word	0x00403605

00403bb8 <USART0_Handler>:
/**
 *  \brief Handler for USART interrupt.
 *
 */
void USART_Handler(void)
{
  403bb8:	b580      	push	{r7, lr}
  403bba:	b082      	sub	sp, #8
  403bbc:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	uint8_t uc_char;

	/* Read USART status. */
	ul_status = usart_get_status(BOARD_USART);
  403bbe:	481b      	ldr	r0, [pc, #108]	; (403c2c <USART0_Handler+0x74>)
  403bc0:	4b1b      	ldr	r3, [pc, #108]	; (403c30 <USART0_Handler+0x78>)
  403bc2:	4798      	blx	r3
  403bc4:	6078      	str	r0, [r7, #4]

	/*transmit interrupt rises*/
	if(ul_status & (US_IER_TXRDY | US_IER_TXEMPTY)) {
  403bc6:	687a      	ldr	r2, [r7, #4]
  403bc8:	f240 2302 	movw	r3, #514	; 0x202
  403bcc:	4013      	ands	r3, r2
  403bce:	2b00      	cmp	r3, #0
  403bd0:	d004      	beq.n	403bdc <USART0_Handler+0x24>
		usart_disable_interrupt(BOARD_USART, (US_IER_TXRDY | US_IER_TXEMPTY));
  403bd2:	4816      	ldr	r0, [pc, #88]	; (403c2c <USART0_Handler+0x74>)
  403bd4:	f240 2102 	movw	r1, #514	; 0x202
  403bd8:	4b16      	ldr	r3, [pc, #88]	; (403c34 <USART0_Handler+0x7c>)
  403bda:	4798      	blx	r3
	}

	/*receive interrupt rise, store character to receiver buffer*/
	if((g_state == RECEIVING) && (usart_read(BOARD_USART, (uint32_t *)&uc_char) == 0)) {
  403bdc:	4b16      	ldr	r3, [pc, #88]	; (403c38 <USART0_Handler+0x80>)
  403bde:	781b      	ldrb	r3, [r3, #0]
  403be0:	b2db      	uxtb	r3, r3
  403be2:	2b02      	cmp	r3, #2
  403be4:	d11f      	bne.n	403c26 <USART0_Handler+0x6e>
  403be6:	1cfb      	adds	r3, r7, #3
  403be8:	4810      	ldr	r0, [pc, #64]	; (403c2c <USART0_Handler+0x74>)
  403bea:	4619      	mov	r1, r3
  403bec:	4b13      	ldr	r3, [pc, #76]	; (403c3c <USART0_Handler+0x84>)
  403bee:	4798      	blx	r3
  403bf0:	4603      	mov	r3, r0
  403bf2:	2b00      	cmp	r3, #0
  403bf4:	d117      	bne.n	403c26 <USART0_Handler+0x6e>
		*p_revdata++ = uc_char;
  403bf6:	4b12      	ldr	r3, [pc, #72]	; (403c40 <USART0_Handler+0x88>)
  403bf8:	681b      	ldr	r3, [r3, #0]
  403bfa:	1c5a      	adds	r2, r3, #1
  403bfc:	4910      	ldr	r1, [pc, #64]	; (403c40 <USART0_Handler+0x88>)
  403bfe:	600a      	str	r2, [r1, #0]
  403c00:	78fa      	ldrb	r2, [r7, #3]
  403c02:	701a      	strb	r2, [r3, #0]
		g_ulcount++;
  403c04:	4b0f      	ldr	r3, [pc, #60]	; (403c44 <USART0_Handler+0x8c>)
  403c06:	681b      	ldr	r3, [r3, #0]
  403c08:	3301      	adds	r3, #1
  403c0a:	4a0e      	ldr	r2, [pc, #56]	; (403c44 <USART0_Handler+0x8c>)
  403c0c:	6013      	str	r3, [r2, #0]
		if(g_ulcount >= BUFFER_SIZE) {
  403c0e:	4b0d      	ldr	r3, [pc, #52]	; (403c44 <USART0_Handler+0x8c>)
  403c10:	681b      	ldr	r3, [r3, #0]
  403c12:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
  403c16:	d306      	bcc.n	403c26 <USART0_Handler+0x6e>
			g_state = RECEIVED;
  403c18:	4b07      	ldr	r3, [pc, #28]	; (403c38 <USART0_Handler+0x80>)
  403c1a:	2203      	movs	r2, #3
  403c1c:	701a      	strb	r2, [r3, #0]
			usart_disable_interrupt(BOARD_USART, US_IER_RXRDY);
  403c1e:	4803      	ldr	r0, [pc, #12]	; (403c2c <USART0_Handler+0x74>)
  403c20:	2101      	movs	r1, #1
  403c22:	4b04      	ldr	r3, [pc, #16]	; (403c34 <USART0_Handler+0x7c>)
  403c24:	4798      	blx	r3
		}
	}
}
  403c26:	3708      	adds	r7, #8
  403c28:	46bd      	mov	sp, r7
  403c2a:	bd80      	pop	{r7, pc}
  403c2c:	40024000 	.word	0x40024000
  403c30:	0040223d 	.word	0x0040223d
  403c34:	00402221 	.word	0x00402221
  403c38:	204009ad 	.word	0x204009ad
  403c3c:	00402311 	.word	0x00402311
  403c40:	20400008 	.word	0x20400008
  403c44:	204009b0 	.word	0x204009b0

00403c48 <configure_usart>:
 *
 *  Configure USART in RS485 mode, asynchronous, 8 bits, 1 stop bit,
 *  no parity, 256000 bauds and enable its transmitter and receiver.
 */
void configure_usart(void)
{
  403c48:	b5b0      	push	{r4, r5, r7, lr}
  403c4a:	b086      	sub	sp, #24
  403c4c:	af00      	add	r7, sp, #0
	const sam_usart_opt_t usart_console_settings = {
  403c4e:	4b14      	ldr	r3, [pc, #80]	; (403ca0 <configure_usart+0x58>)
  403c50:	463c      	mov	r4, r7
  403c52:	461d      	mov	r5, r3
  403c54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  403c56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  403c58:	e895 0003 	ldmia.w	r5, {r0, r1}
  403c5c:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Enable the peripheral clock in the PMC. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART);
  403c60:	200d      	movs	r0, #13
  403c62:	4b10      	ldr	r3, [pc, #64]	; (403ca4 <configure_usart+0x5c>)
  403c64:	4798      	blx	r3

	/* Configure USART in RS485 mode. */
//jsi 7feb16 we want rs232 not rs485 for our application	usart_init_rs485(BOARD_USART, &usart_console_settings,
//jsi 7feb16 we want rs232 not rs485 for our application			sysclk_get_cpu_hz());
			
	usart_init_rs232(BOARD_USART, &usart_console_settings, sysclk_get_cpu_hz());
  403c66:	4b10      	ldr	r3, [pc, #64]	; (403ca8 <configure_usart+0x60>)
  403c68:	4798      	blx	r3
  403c6a:	4602      	mov	r2, r0
  403c6c:	463b      	mov	r3, r7
  403c6e:	480f      	ldr	r0, [pc, #60]	; (403cac <configure_usart+0x64>)
  403c70:	4619      	mov	r1, r3
  403c72:	4b0f      	ldr	r3, [pc, #60]	; (403cb0 <configure_usart+0x68>)
  403c74:	4798      	blx	r3

	/* enable transmitter timeguard, 4 bit period delay. */
	usart_set_tx_timeguard(BOARD_USART, 4);
  403c76:	480d      	ldr	r0, [pc, #52]	; (403cac <configure_usart+0x64>)
  403c78:	2104      	movs	r1, #4
  403c7a:	4b0e      	ldr	r3, [pc, #56]	; (403cb4 <configure_usart+0x6c>)
  403c7c:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(BOARD_USART, ALL_INTERRUPT_MASK);
  403c7e:	480b      	ldr	r0, [pc, #44]	; (403cac <configure_usart+0x64>)
  403c80:	f04f 31ff 	mov.w	r1, #4294967295
  403c84:	4b0c      	ldr	r3, [pc, #48]	; (403cb8 <configure_usart+0x70>)
  403c86:	4798      	blx	r3

	/* Enable TX & RX function. */
	usart_enable_tx(BOARD_USART);
  403c88:	4808      	ldr	r0, [pc, #32]	; (403cac <configure_usart+0x64>)
  403c8a:	4b0c      	ldr	r3, [pc, #48]	; (403cbc <configure_usart+0x74>)
  403c8c:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
  403c8e:	4807      	ldr	r0, [pc, #28]	; (403cac <configure_usart+0x64>)
  403c90:	4b0b      	ldr	r3, [pc, #44]	; (403cc0 <configure_usart+0x78>)
  403c92:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
  403c94:	200d      	movs	r0, #13
  403c96:	4b0b      	ldr	r3, [pc, #44]	; (403cc4 <configure_usart+0x7c>)
  403c98:	4798      	blx	r3
}
  403c9a:	3718      	adds	r7, #24
  403c9c:	46bd      	mov	sp, r7
  403c9e:	bdb0      	pop	{r4, r5, r7, pc}
  403ca0:	0040c89c 	.word	0x0040c89c
  403ca4:	004035ed 	.word	0x004035ed
  403ca8:	004035c5 	.word	0x004035c5
  403cac:	40024000 	.word	0x40024000
  403cb0:	00402105 	.word	0x00402105
  403cb4:	004021b9 	.word	0x004021b9
  403cb8:	00402221 	.word	0x00402221
  403cbc:	00402189 	.word	0x00402189
  403cc0:	004021d5 	.word	0x004021d5
  403cc4:	00403399 	.word	0x00403399

00403cc8 <configure_systick>:

/**
 *  Configure system tick to generate an interrupt every 1us. Note that this was 1ms in the example code. jsi 11feb16
 */
void configure_systick(void)
{
  403cc8:	b580      	push	{r7, lr}
  403cca:	b082      	sub	sp, #8
  403ccc:	af00      	add	r7, sp, #0
	uint32_t ul_flag;

	ul_flag = SysTick_Config(sysclk_get_cpu_hz()/SYS_TICK_FREQ);
  403cce:	4b0a      	ldr	r3, [pc, #40]	; (403cf8 <configure_systick+0x30>)
  403cd0:	4798      	blx	r3
  403cd2:	4602      	mov	r2, r0
  403cd4:	4b09      	ldr	r3, [pc, #36]	; (403cfc <configure_systick+0x34>)
  403cd6:	fba3 2302 	umull	r2, r3, r3, r2
  403cda:	099b      	lsrs	r3, r3, #6
  403cdc:	4618      	mov	r0, r3
  403cde:	4b08      	ldr	r3, [pc, #32]	; (403d00 <configure_systick+0x38>)
  403ce0:	4798      	blx	r3
  403ce2:	6078      	str	r0, [r7, #4]
	if (ul_flag) {
  403ce4:	687b      	ldr	r3, [r7, #4]
  403ce6:	2b00      	cmp	r3, #0
  403ce8:	d003      	beq.n	403cf2 <configure_systick+0x2a>
		puts("-F- Systick configuration error\r");
  403cea:	4806      	ldr	r0, [pc, #24]	; (403d04 <configure_systick+0x3c>)
  403cec:	4b06      	ldr	r3, [pc, #24]	; (403d08 <configure_systick+0x40>)
  403cee:	4798      	blx	r3
		while (1) {
		}
  403cf0:	e7fe      	b.n	403cf0 <configure_systick+0x28>
	}
}
  403cf2:	3708      	adds	r7, #8
  403cf4:	46bd      	mov	sp, r7
  403cf6:	bd80      	pop	{r7, pc}
  403cf8:	004035c5 	.word	0x004035c5
  403cfc:	10624dd3 	.word	0x10624dd3
  403d00:	00403485 	.word	0x00403485
  403d04:	0040c8b4 	.word	0x0040c8b4
  403d08:	00407121 	.word	0x00407121

00403d0c <configure_console>:

/**
 *  Configure UART for debug message output.
 */
void configure_console(void)
{
  403d0c:	b590      	push	{r4, r7, lr}
  403d0e:	b085      	sub	sp, #20
  403d10:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
  403d12:	4b08      	ldr	r3, [pc, #32]	; (403d34 <configure_console+0x28>)
  403d14:	463c      	mov	r4, r7
  403d16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403d18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.stopbits = CONF_UART_STOP_BITS,
#endif
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  403d1c:	2007      	movs	r0, #7
  403d1e:	4b06      	ldr	r3, [pc, #24]	; (403d38 <configure_console+0x2c>)
  403d20:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  403d22:	463b      	mov	r3, r7
  403d24:	4805      	ldr	r0, [pc, #20]	; (403d3c <configure_console+0x30>)
  403d26:	4619      	mov	r1, r3
  403d28:	4b05      	ldr	r3, [pc, #20]	; (403d40 <configure_console+0x34>)
  403d2a:	4798      	blx	r3
}
  403d2c:	3714      	adds	r7, #20
  403d2e:	46bd      	mov	sp, r7
  403d30:	bd90      	pop	{r4, r7, pc}
  403d32:	bf00      	nop
  403d34:	0040c8d8 	.word	0x0040c8d8
  403d38:	004035ed 	.word	0x004035ed
  403d3c:	400e0800 	.word	0x400e0800
  403d40:	004039e1 	.word	0x004039e1

00403d44 <func_transmit>:
* \param *p_buff  data to be transmitted
* \param ulsize size of all data.
*
*/
uint8_t func_transmit(const uint8_t *p_buff, uint32_t ulsize)
{
  403d44:	b580      	push	{r7, lr}
  403d46:	b082      	sub	sp, #8
  403d48:	af00      	add	r7, sp, #0
  403d4a:	6078      	str	r0, [r7, #4]
  403d4c:	6039      	str	r1, [r7, #0]
	Assert(p_buff);

	while(ulsize > 0) {
  403d4e:	e013      	b.n	403d78 <func_transmit+0x34>
		if(0 == usart_write(BOARD_USART, *p_buff)){
  403d50:	687b      	ldr	r3, [r7, #4]
  403d52:	781b      	ldrb	r3, [r3, #0]
  403d54:	4810      	ldr	r0, [pc, #64]	; (403d98 <func_transmit+0x54>)
  403d56:	4619      	mov	r1, r3
  403d58:	4b10      	ldr	r3, [pc, #64]	; (403d9c <func_transmit+0x58>)
  403d5a:	4798      	blx	r3
  403d5c:	4603      	mov	r3, r0
  403d5e:	2b00      	cmp	r3, #0
  403d60:	d10a      	bne.n	403d78 <func_transmit+0x34>
			usart_enable_interrupt(BOARD_USART, US_IER_TXRDY | US_IER_TXEMPTY);
  403d62:	480d      	ldr	r0, [pc, #52]	; (403d98 <func_transmit+0x54>)
  403d64:	f240 2102 	movw	r1, #514	; 0x202
  403d68:	4b0d      	ldr	r3, [pc, #52]	; (403da0 <func_transmit+0x5c>)
  403d6a:	4798      	blx	r3
			ulsize--;
  403d6c:	683b      	ldr	r3, [r7, #0]
  403d6e:	3b01      	subs	r3, #1
  403d70:	603b      	str	r3, [r7, #0]
			p_buff++;
  403d72:	687b      	ldr	r3, [r7, #4]
  403d74:	3301      	adds	r3, #1
  403d76:	607b      	str	r3, [r7, #4]
*/
uint8_t func_transmit(const uint8_t *p_buff, uint32_t ulsize)
{
	Assert(p_buff);

	while(ulsize > 0) {
  403d78:	683b      	ldr	r3, [r7, #0]
  403d7a:	2b00      	cmp	r3, #0
  403d7c:	d1e8      	bne.n	403d50 <func_transmit+0xc>
			ulsize--;
			p_buff++;
		}
	}

	while(!usart_is_tx_empty(BOARD_USART)) {
  403d7e:	bf00      	nop
  403d80:	4805      	ldr	r0, [pc, #20]	; (403d98 <func_transmit+0x54>)
  403d82:	4b08      	ldr	r3, [pc, #32]	; (403da4 <func_transmit+0x60>)
  403d84:	4798      	blx	r3
  403d86:	4603      	mov	r3, r0
  403d88:	2b00      	cmp	r3, #0
  403d8a:	d0f9      	beq.n	403d80 <func_transmit+0x3c>
		;  /*waiting for transmit over*/
	}

	return 0;
  403d8c:	2300      	movs	r3, #0
}
  403d8e:	4618      	mov	r0, r3
  403d90:	3708      	adds	r7, #8
  403d92:	46bd      	mov	sp, r7
  403d94:	bd80      	pop	{r7, pc}
  403d96:	bf00      	nop
  403d98:	40024000 	.word	0x40024000
  403d9c:	004022dd 	.word	0x004022dd
  403da0:	00402205 	.word	0x00402205
  403da4:	0040228d 	.word	0x0040228d

00403da8 <twi_init>:
	SHELF_ACTIVE
};

void twi_init(void);
void twi_init(void)
{
  403da8:	b580      	push	{r7, lr}
  403daa:	b084      	sub	sp, #16
  403dac:	af00      	add	r7, sp, #0
	twihs_options_t opt;

	/* Enable the peripheral clock for TWI */
	pmc_enable_periph_clk(ID_TWIHS0);
  403dae:	2013      	movs	r0, #19
  403db0:	4b09      	ldr	r3, [pc, #36]	; (403dd8 <twi_init+0x30>)
  403db2:	4798      	blx	r3

	/* Configure the options of TWI driver */
	opt.master_clk = sysclk_get_cpu_hz();
  403db4:	4b09      	ldr	r3, [pc, #36]	; (403ddc <twi_init+0x34>)
  403db6:	4798      	blx	r3
  403db8:	4603      	mov	r3, r0
  403dba:	607b      	str	r3, [r7, #4]
	opt.speed      = TWIHS_CLK; //400KHz
  403dbc:	4b08      	ldr	r3, [pc, #32]	; (403de0 <twi_init+0x38>)
  403dbe:	60bb      	str	r3, [r7, #8]

	if (twihs_master_init(TWIHS0, &opt) != TWIHS_SUCCESS) {
  403dc0:	1d3b      	adds	r3, r7, #4
  403dc2:	4808      	ldr	r0, [pc, #32]	; (403de4 <twi_init+0x3c>)
  403dc4:	4619      	mov	r1, r3
  403dc6:	4b08      	ldr	r3, [pc, #32]	; (403de8 <twi_init+0x40>)
  403dc8:	4798      	blx	r3
  403dca:	4603      	mov	r3, r0
  403dcc:	2b00      	cmp	r3, #0
  403dce:	d000      	beq.n	403dd2 <twi_init+0x2a>
		while (1) {
			/* Capture error */
		}
  403dd0:	e7fe      	b.n	403dd0 <twi_init+0x28>
	}
}
  403dd2:	3710      	adds	r7, #16
  403dd4:	46bd      	mov	sp, r7
  403dd6:	bd80      	pop	{r7, pc}
  403dd8:	004016d1 	.word	0x004016d1
  403ddc:	004035c5 	.word	0x004035c5
  403de0:	00061a80 	.word	0x00061a80
  403de4:	40018000 	.word	0x40018000
  403de8:	00401c65 	.word	0x00401c65

00403dec <afec0_data_ready>:

uint32_t g_afec0_sample_data;
uint32_t g_afec1_sample_data;

static void afec0_data_ready(void)
{
  403dec:	b580      	push	{r7, lr}
  403dee:	af00      	add	r7, sp, #0
	g_afec0_sample_data = afec_get_latest_value(AFEC0);
  403df0:	4804      	ldr	r0, [pc, #16]	; (403e04 <afec0_data_ready+0x18>)
  403df2:	4b05      	ldr	r3, [pc, #20]	; (403e08 <afec0_data_ready+0x1c>)
  403df4:	4798      	blx	r3
  403df6:	4602      	mov	r2, r0
  403df8:	4b04      	ldr	r3, [pc, #16]	; (403e0c <afec0_data_ready+0x20>)
  403dfa:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  403dfc:	4b04      	ldr	r3, [pc, #16]	; (403e10 <afec0_data_ready+0x24>)
  403dfe:	2201      	movs	r2, #1
  403e00:	701a      	strb	r2, [r3, #0]
}
  403e02:	bd80      	pop	{r7, pc}
  403e04:	4003c000 	.word	0x4003c000
  403e08:	00403511 	.word	0x00403511
  403e0c:	2040134c 	.word	0x2040134c
  403e10:	204009b8 	.word	0x204009b8

00403e14 <afec1_data_ready>:

static void afec1_data_ready(void)
{
  403e14:	b580      	push	{r7, lr}
  403e16:	af00      	add	r7, sp, #0
	g_afec1_sample_data = afec_get_latest_value(AFEC1);
  403e18:	4804      	ldr	r0, [pc, #16]	; (403e2c <afec1_data_ready+0x18>)
  403e1a:	4b05      	ldr	r3, [pc, #20]	; (403e30 <afec1_data_ready+0x1c>)
  403e1c:	4798      	blx	r3
  403e1e:	4602      	mov	r2, r0
  403e20:	4b04      	ldr	r3, [pc, #16]	; (403e34 <afec1_data_ready+0x20>)
  403e22:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  403e24:	4b04      	ldr	r3, [pc, #16]	; (403e38 <afec1_data_ready+0x24>)
  403e26:	2201      	movs	r2, #1
  403e28:	701a      	strb	r2, [r3, #0]
}
  403e2a:	bd80      	pop	{r7, pc}
  403e2c:	40064000 	.word	0x40064000
  403e30:	00403511 	.word	0x00403511
  403e34:	20400b10 	.word	0x20400b10
  403e38:	204009b8 	.word	0x204009b8

00403e3c <init_adc>:



void init_adc(void)
{
  403e3c:	b590      	push	{r4, r7, lr}
  403e3e:	b089      	sub	sp, #36	; 0x24
  403e40:	af00      	add	r7, sp, #0
	struct afec_config afec_cfg;
	struct afec_ch_config afec_ch_cfg;

	
	afec_enable(AFEC0);
  403e42:	4827      	ldr	r0, [pc, #156]	; (403ee0 <init_adc+0xa4>)
  403e44:	4b27      	ldr	r3, [pc, #156]	; (403ee4 <init_adc+0xa8>)
  403e46:	4798      	blx	r3
	afec_enable(AFEC1);
  403e48:	4827      	ldr	r0, [pc, #156]	; (403ee8 <init_adc+0xac>)
  403e4a:	4b26      	ldr	r3, [pc, #152]	; (403ee4 <init_adc+0xa8>)
  403e4c:	4798      	blx	r3

	afec_get_config_defaults(&afec_cfg);
  403e4e:	f107 0308 	add.w	r3, r7, #8
  403e52:	4618      	mov	r0, r3
  403e54:	4b25      	ldr	r3, [pc, #148]	; (403eec <init_adc+0xb0>)
  403e56:	4798      	blx	r3
	afec_cfg.resolution = AFEC_12_BITS;
  403e58:	2300      	movs	r3, #0
  403e5a:	60bb      	str	r3, [r7, #8]
	afec_init(AFEC0, &afec_cfg);
  403e5c:	f107 0308 	add.w	r3, r7, #8
  403e60:	481f      	ldr	r0, [pc, #124]	; (403ee0 <init_adc+0xa4>)
  403e62:	4619      	mov	r1, r3
  403e64:	4b22      	ldr	r3, [pc, #136]	; (403ef0 <init_adc+0xb4>)
  403e66:	4798      	blx	r3
	afec_init(AFEC1, &afec_cfg);
  403e68:	f107 0308 	add.w	r3, r7, #8
  403e6c:	481e      	ldr	r0, [pc, #120]	; (403ee8 <init_adc+0xac>)
  403e6e:	4619      	mov	r1, r3
  403e70:	4b1f      	ldr	r3, [pc, #124]	; (403ef0 <init_adc+0xb4>)
  403e72:	4798      	blx	r3
	
	afec_ch_get_config_defaults(&afec_ch_cfg);
  403e74:	1d3b      	adds	r3, r7, #4
  403e76:	4618      	mov	r0, r3
  403e78:	4b1e      	ldr	r3, [pc, #120]	; (403ef4 <init_adc+0xb8>)
  403e7a:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_3;
  403e7c:	2303      	movs	r3, #3
  403e7e:	717b      	strb	r3, [r7, #5]
	
	afec_ch_set_config(AFEC1, AFEC_CHANNEL_9, &afec_ch_cfg);
  403e80:	1d3b      	adds	r3, r7, #4
  403e82:	4819      	ldr	r0, [pc, #100]	; (403ee8 <init_adc+0xac>)
  403e84:	2109      	movs	r1, #9
  403e86:	461a      	mov	r2, r3
  403e88:	4b1b      	ldr	r3, [pc, #108]	; (403ef8 <init_adc+0xbc>)
  403e8a:	4798      	blx	r3
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_4, &afec_ch_cfg);
  403e8c:	1d3b      	adds	r3, r7, #4
  403e8e:	4814      	ldr	r0, [pc, #80]	; (403ee0 <init_adc+0xa4>)
  403e90:	2104      	movs	r1, #4
  403e92:	461a      	mov	r2, r3
  403e94:	4b18      	ldr	r3, [pc, #96]	; (403ef8 <init_adc+0xbc>)
  403e96:	4798      	blx	r3
	afec_ch_set_config(AFEC1, AFEC_CHANNEL_4, &afec_ch_cfg);
  403e98:	1d3b      	adds	r3, r7, #4
  403e9a:	4813      	ldr	r0, [pc, #76]	; (403ee8 <init_adc+0xac>)
  403e9c:	2104      	movs	r1, #4
  403e9e:	461a      	mov	r2, r3
  403ea0:	4b15      	ldr	r3, [pc, #84]	; (403ef8 <init_adc+0xbc>)
  403ea2:	4798      	blx	r3
	afec_ch_set_config(AFEC1, AFEC_CHANNEL_5, &afec_ch_cfg);
  403ea4:	1d3b      	adds	r3, r7, #4
  403ea6:	4810      	ldr	r0, [pc, #64]	; (403ee8 <init_adc+0xac>)
  403ea8:	2105      	movs	r1, #5
  403eaa:	461a      	mov	r2, r3
  403eac:	4b12      	ldr	r3, [pc, #72]	; (403ef8 <init_adc+0xbc>)
  403eae:	4798      	blx	r3

	afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  403eb0:	480b      	ldr	r0, [pc, #44]	; (403ee0 <init_adc+0xa4>)
  403eb2:	2100      	movs	r1, #0
  403eb4:	4b11      	ldr	r3, [pc, #68]	; (403efc <init_adc+0xc0>)
  403eb6:	4798      	blx	r3
	afec_set_trigger(AFEC1, AFEC_TRIG_SW);
  403eb8:	480b      	ldr	r0, [pc, #44]	; (403ee8 <init_adc+0xac>)
  403eba:	2100      	movs	r1, #0
  403ebc:	4b0f      	ldr	r3, [pc, #60]	; (403efc <init_adc+0xc0>)
  403ebe:	4798      	blx	r3

	afec_set_callback(AFEC0, AFEC_INTERRUPT_DATA_READY, afec0_data_ready, 1);
  403ec0:	4807      	ldr	r0, [pc, #28]	; (403ee0 <init_adc+0xa4>)
  403ec2:	210c      	movs	r1, #12
  403ec4:	4a0e      	ldr	r2, [pc, #56]	; (403f00 <init_adc+0xc4>)
  403ec6:	2301      	movs	r3, #1
  403ec8:	4c0e      	ldr	r4, [pc, #56]	; (403f04 <init_adc+0xc8>)
  403eca:	47a0      	blx	r4
	afec_set_callback(AFEC1, AFEC_INTERRUPT_DATA_READY, afec1_data_ready, 1);
  403ecc:	4806      	ldr	r0, [pc, #24]	; (403ee8 <init_adc+0xac>)
  403ece:	210c      	movs	r1, #12
  403ed0:	4a0d      	ldr	r2, [pc, #52]	; (403f08 <init_adc+0xcc>)
  403ed2:	2301      	movs	r3, #1
  403ed4:	4c0b      	ldr	r4, [pc, #44]	; (403f04 <init_adc+0xc8>)
  403ed6:	47a0      	blx	r4
//	while((afec_get_interrupt_status(AFEC0) & AFEC_ISR_EOCAL) != AFEC_ISR_EOCAL);
	
//	afec_start_calibration(AFEC1);
//	while((afec_get_interrupt_status(AFEC1) & AFEC_ISR_EOCAL) != AFEC_ISR_EOCAL);
	
}
  403ed8:	3724      	adds	r7, #36	; 0x24
  403eda:	46bd      	mov	sp, r7
  403edc:	bd90      	pop	{r4, r7, pc}
  403ede:	bf00      	nop
  403ee0:	4003c000 	.word	0x4003c000
  403ee4:	00401291 	.word	0x00401291
  403ee8:	40064000 	.word	0x40064000
  403eec:	00400f8d 	.word	0x00400f8d
  403ef0:	0040100d 	.word	0x0040100d
  403ef4:	00400fed 	.word	0x00400fed
  403ef8:	00400efd 	.word	0x00400efd
  403efc:	004034cd 	.word	0x004034cd
  403f00:	00403ded 	.word	0x00403ded
  403f04:	00401085 	.word	0x00401085
  403f08:	00403e15 	.word	0x00403e15

00403f0c <PWM0_Handler>:

/**
 * \brief Interrupt handler for the PWM controller.
 */
void PWM0_Handler(void)
{
  403f0c:	b580      	push	{r7, lr}
  403f0e:	b082      	sub	sp, #8
  403f10:	af00      	add	r7, sp, #0
	static uint32_t ul_count = 0;  /* PWM counter value */
	static uint32_t ul_duty = INIT_DUTY_VALUE;  /* PWM duty cycle rate */
	static uint8_t fade_in = 1;  /* LED fade in flag */

	uint32_t events = pwm_channel_get_interrupt_status(PWM0);
  403f12:	481e      	ldr	r0, [pc, #120]	; (403f8c <PWM0_Handler+0x80>)
  403f14:	4b1e      	ldr	r3, [pc, #120]	; (403f90 <PWM0_Handler+0x84>)
  403f16:	4798      	blx	r3
  403f18:	6078      	str	r0, [r7, #4]

	/* Interrupt on PIN_PWM_LED0_CHANNEL */
	if ((events & (1 << PIN_PWM_LED0_CHANNEL)) ==
  403f1a:	687b      	ldr	r3, [r7, #4]
  403f1c:	f003 0301 	and.w	r3, r3, #1
  403f20:	2b00      	cmp	r3, #0
  403f22:	d030      	beq.n	403f86 <PWM0_Handler+0x7a>
	(1 << PIN_PWM_LED0_CHANNEL)) {
		ul_count++;
  403f24:	4b1b      	ldr	r3, [pc, #108]	; (403f94 <PWM0_Handler+0x88>)
  403f26:	681b      	ldr	r3, [r3, #0]
  403f28:	3301      	adds	r3, #1
  403f2a:	4a1a      	ldr	r2, [pc, #104]	; (403f94 <PWM0_Handler+0x88>)
  403f2c:	6013      	str	r3, [r2, #0]

		/* Fade in/out */
		if (ul_count == (PWM_FREQUENCY / (PERIOD_VALUE - INIT_DUTY_VALUE))) {
  403f2e:	4b19      	ldr	r3, [pc, #100]	; (403f94 <PWM0_Handler+0x88>)
  403f30:	681b      	ldr	r3, [r3, #0]
  403f32:	2b28      	cmp	r3, #40	; 0x28
  403f34:	d127      	bne.n	403f86 <PWM0_Handler+0x7a>
			/* Fade in */
			if (fade_in) {
  403f36:	4b18      	ldr	r3, [pc, #96]	; (403f98 <PWM0_Handler+0x8c>)
  403f38:	781b      	ldrb	r3, [r3, #0]
  403f3a:	2b00      	cmp	r3, #0
  403f3c:	d00c      	beq.n	403f58 <PWM0_Handler+0x4c>
				ul_duty++;
  403f3e:	4b17      	ldr	r3, [pc, #92]	; (403f9c <PWM0_Handler+0x90>)
  403f40:	681b      	ldr	r3, [r3, #0]
  403f42:	3301      	adds	r3, #1
  403f44:	4a15      	ldr	r2, [pc, #84]	; (403f9c <PWM0_Handler+0x90>)
  403f46:	6013      	str	r3, [r2, #0]
				if (ul_duty == PERIOD_VALUE) {
  403f48:	4b14      	ldr	r3, [pc, #80]	; (403f9c <PWM0_Handler+0x90>)
  403f4a:	681b      	ldr	r3, [r3, #0]
  403f4c:	2b64      	cmp	r3, #100	; 0x64
  403f4e:	d10f      	bne.n	403f70 <PWM0_Handler+0x64>
					fade_in = 0;
  403f50:	4b11      	ldr	r3, [pc, #68]	; (403f98 <PWM0_Handler+0x8c>)
  403f52:	2200      	movs	r2, #0
  403f54:	701a      	strb	r2, [r3, #0]
  403f56:	e00b      	b.n	403f70 <PWM0_Handler+0x64>
					}
				} else {
				/* Fade out */
				ul_duty--;
  403f58:	4b10      	ldr	r3, [pc, #64]	; (403f9c <PWM0_Handler+0x90>)
  403f5a:	681b      	ldr	r3, [r3, #0]
  403f5c:	3b01      	subs	r3, #1
  403f5e:	4a0f      	ldr	r2, [pc, #60]	; (403f9c <PWM0_Handler+0x90>)
  403f60:	6013      	str	r3, [r2, #0]
				if (ul_duty == INIT_DUTY_VALUE) {
  403f62:	4b0e      	ldr	r3, [pc, #56]	; (403f9c <PWM0_Handler+0x90>)
  403f64:	681b      	ldr	r3, [r3, #0]
  403f66:	2b32      	cmp	r3, #50	; 0x32
  403f68:	d102      	bne.n	403f70 <PWM0_Handler+0x64>
					fade_in = 1;
  403f6a:	4b0b      	ldr	r3, [pc, #44]	; (403f98 <PWM0_Handler+0x8c>)
  403f6c:	2201      	movs	r2, #1
  403f6e:	701a      	strb	r2, [r3, #0]
				}
			}

			/* Set new duty cycle */
			ul_count = 0;
  403f70:	4b08      	ldr	r3, [pc, #32]	; (403f94 <PWM0_Handler+0x88>)
  403f72:	2200      	movs	r2, #0
  403f74:	601a      	str	r2, [r3, #0]
			g_pwm_channel_led.channel = PIN_PWM_LED0_CHANNEL;
  403f76:	4b0a      	ldr	r3, [pc, #40]	; (403fa0 <PWM0_Handler+0x94>)
  403f78:	2200      	movs	r2, #0
  403f7a:	601a      	str	r2, [r3, #0]
//jsi 16feb16			pwm_channel_update_duty(PWM0, &g_pwm_channel_led, ul_duty);
					pwm_channel_update_duty(PWM0, &g_pwm_channel_led, (PERIOD_VALUE/2)); //jsi 16feb16 just fixed for now
  403f7c:	4803      	ldr	r0, [pc, #12]	; (403f8c <PWM0_Handler+0x80>)
  403f7e:	4908      	ldr	r1, [pc, #32]	; (403fa0 <PWM0_Handler+0x94>)
  403f80:	2232      	movs	r2, #50	; 0x32
  403f82:	4b08      	ldr	r3, [pc, #32]	; (403fa4 <PWM0_Handler+0x98>)
  403f84:	4798      	blx	r3
//jsi 15feb16			g_pwm_channel_led.channel = PIN_PWM_LED1_CHANNEL;
//jsi 15feb16			pwm_channel_update_duty(PWM0, &g_pwm_channel_led, ul_duty);
		}
	}
}
  403f86:	3708      	adds	r7, #8
  403f88:	46bd      	mov	sp, r7
  403f8a:	bd80      	pop	{r7, pc}
  403f8c:	40020000 	.word	0x40020000
  403f90:	00401bc9 	.word	0x00401bc9
  403f94:	204009bc 	.word	0x204009bc
  403f98:	2040000c 	.word	0x2040000c
  403f9c:	20400010 	.word	0x20400010
  403fa0:	20400b14 	.word	0x20400b14
  403fa4:	00401b39 	.word	0x00401b39

00403fa8 <init_pwm>:



void init_pwm(void)
{
  403fa8:	b580      	push	{r7, lr}
  403faa:	b084      	sub	sp, #16
  403fac:	af00      	add	r7, sp, #0
	/* Enable PWM peripheral clock */
	pmc_enable_periph_clk(ID_PWM0);
  403fae:	201f      	movs	r0, #31
  403fb0:	4b30      	ldr	r3, [pc, #192]	; (404074 <init_pwm+0xcc>)
  403fb2:	4798      	blx	r3

	/* Disable PWM channels for LEDs */
	pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL);
  403fb4:	4830      	ldr	r0, [pc, #192]	; (404078 <init_pwm+0xd0>)
  403fb6:	2100      	movs	r1, #0
  403fb8:	4b30      	ldr	r3, [pc, #192]	; (40407c <init_pwm+0xd4>)
  403fba:	4798      	blx	r3
	pwm_channel_disable(PWM0, PIN_PWM_LED1_CHANNEL);
  403fbc:	482e      	ldr	r0, [pc, #184]	; (404078 <init_pwm+0xd0>)
  403fbe:	2101      	movs	r1, #1
  403fc0:	4b2e      	ldr	r3, [pc, #184]	; (40407c <init_pwm+0xd4>)
  403fc2:	4798      	blx	r3

	/* Set PWM clock A as PWM_FREQUENCY*PERIOD_VALUE (clock B is not used) */
	pwm_clock_t clock_setting = {
  403fc4:	4b2e      	ldr	r3, [pc, #184]	; (404080 <init_pwm+0xd8>)
  403fc6:	607b      	str	r3, [r7, #4]
  403fc8:	2300      	movs	r3, #0
  403fca:	60bb      	str	r3, [r7, #8]
		.ul_clka = PWM_FREQUENCY * PERIOD_VALUE,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
  403fcc:	4b2d      	ldr	r3, [pc, #180]	; (404084 <init_pwm+0xdc>)
  403fce:	4798      	blx	r3
  403fd0:	4603      	mov	r3, r0
	/* Disable PWM channels for LEDs */
	pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL);
	pwm_channel_disable(PWM0, PIN_PWM_LED1_CHANNEL);

	/* Set PWM clock A as PWM_FREQUENCY*PERIOD_VALUE (clock B is not used) */
	pwm_clock_t clock_setting = {
  403fd2:	60fb      	str	r3, [r7, #12]
		.ul_clka = PWM_FREQUENCY * PERIOD_VALUE,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM0, &clock_setting);
  403fd4:	1d3b      	adds	r3, r7, #4
  403fd6:	4828      	ldr	r0, [pc, #160]	; (404078 <init_pwm+0xd0>)
  403fd8:	4619      	mov	r1, r3
  403fda:	4b2b      	ldr	r3, [pc, #172]	; (404088 <init_pwm+0xe0>)
  403fdc:	4798      	blx	r3

	/* Initialize PWM channel for LED0 */
	/* Period is left-aligned */
	g_pwm_channel_led.alignment = PWM_ALIGN_LEFT;
  403fde:	4b2b      	ldr	r3, [pc, #172]	; (40408c <init_pwm+0xe4>)
  403fe0:	2200      	movs	r2, #0
  403fe2:	811a      	strh	r2, [r3, #8]
	/* Output waveform starts at a low level */
	g_pwm_channel_led.polarity = PWM_LOW;
  403fe4:	4b29      	ldr	r3, [pc, #164]	; (40408c <init_pwm+0xe4>)
  403fe6:	2200      	movs	r2, #0
  403fe8:	729a      	strb	r2, [r3, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA;
  403fea:	4b28      	ldr	r3, [pc, #160]	; (40408c <init_pwm+0xe4>)
  403fec:	220b      	movs	r2, #11
  403fee:	605a      	str	r2, [r3, #4]
	/* Period value of output waveform */
	g_pwm_channel_led.ul_period = PERIOD_VALUE;
  403ff0:	4b26      	ldr	r3, [pc, #152]	; (40408c <init_pwm+0xe4>)
  403ff2:	2264      	movs	r2, #100	; 0x64
  403ff4:	611a      	str	r2, [r3, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE;
  403ff6:	4b25      	ldr	r3, [pc, #148]	; (40408c <init_pwm+0xe4>)
  403ff8:	2232      	movs	r2, #50	; 0x32
  403ffa:	60da      	str	r2, [r3, #12]
	g_pwm_channel_led.channel = PIN_PWM_LED0_CHANNEL;
  403ffc:	4b23      	ldr	r3, [pc, #140]	; (40408c <init_pwm+0xe4>)
  403ffe:	2200      	movs	r2, #0
  404000:	601a      	str	r2, [r3, #0]
	pwm_channel_init(PWM0, &g_pwm_channel_led);
  404002:	481d      	ldr	r0, [pc, #116]	; (404078 <init_pwm+0xd0>)
  404004:	4921      	ldr	r1, [pc, #132]	; (40408c <init_pwm+0xe4>)
  404006:	4b22      	ldr	r3, [pc, #136]	; (404090 <init_pwm+0xe8>)
  404008:	4798      	blx	r3

	/* Enable channel counter event interrupt */
	pwm_channel_enable_interrupt(PWM0, PIN_PWM_LED0_CHANNEL, 0);
  40400a:	481b      	ldr	r0, [pc, #108]	; (404078 <init_pwm+0xd0>)
  40400c:	2100      	movs	r1, #0
  40400e:	2200      	movs	r2, #0
  404010:	4b20      	ldr	r3, [pc, #128]	; (404094 <init_pwm+0xec>)
  404012:	4798      	blx	r3

	/* Initialize PWM channel for LED1 */
	/* Period is center-aligned */
	g_pwm_channel_led.alignment = PWM_ALIGN_CENTER;
  404014:	4b1d      	ldr	r3, [pc, #116]	; (40408c <init_pwm+0xe4>)
  404016:	f44f 7280 	mov.w	r2, #256	; 0x100
  40401a:	811a      	strh	r2, [r3, #8]
	/* Output waveform starts at a high level */
	g_pwm_channel_led.polarity = PWM_HIGH;
  40401c:	4b1b      	ldr	r3, [pc, #108]	; (40408c <init_pwm+0xe4>)
  40401e:	2201      	movs	r2, #1
  404020:	729a      	strb	r2, [r3, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA;
  404022:	4b1a      	ldr	r3, [pc, #104]	; (40408c <init_pwm+0xe4>)
  404024:	220b      	movs	r2, #11
  404026:	605a      	str	r2, [r3, #4]
	/* Period value of output waveform */
	g_pwm_channel_led.ul_period = PERIOD_VALUE;
  404028:	4b18      	ldr	r3, [pc, #96]	; (40408c <init_pwm+0xe4>)
  40402a:	2264      	movs	r2, #100	; 0x64
  40402c:	611a      	str	r2, [r3, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE;
  40402e:	4b17      	ldr	r3, [pc, #92]	; (40408c <init_pwm+0xe4>)
  404030:	2232      	movs	r2, #50	; 0x32
  404032:	60da      	str	r2, [r3, #12]
	g_pwm_channel_led.channel = PIN_PWM_LED1_CHANNEL;
  404034:	4b15      	ldr	r3, [pc, #84]	; (40408c <init_pwm+0xe4>)
  404036:	2201      	movs	r2, #1
  404038:	601a      	str	r2, [r3, #0]
	pwm_channel_init(PWM0, &g_pwm_channel_led);
  40403a:	480f      	ldr	r0, [pc, #60]	; (404078 <init_pwm+0xd0>)
  40403c:	4913      	ldr	r1, [pc, #76]	; (40408c <init_pwm+0xe4>)
  40403e:	4b14      	ldr	r3, [pc, #80]	; (404090 <init_pwm+0xe8>)
  404040:	4798      	blx	r3

	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM0, PIN_PWM_LED1_CHANNEL, 0);
  404042:	480d      	ldr	r0, [pc, #52]	; (404078 <init_pwm+0xd0>)
  404044:	2101      	movs	r1, #1
  404046:	2200      	movs	r2, #0
  404048:	4b13      	ldr	r3, [pc, #76]	; (404098 <init_pwm+0xf0>)
  40404a:	4798      	blx	r3

	/* Configure interrupt and enable PWM interrupt */
	NVIC_DisableIRQ(PWM0_IRQn);
  40404c:	201f      	movs	r0, #31
  40404e:	4b13      	ldr	r3, [pc, #76]	; (40409c <init_pwm+0xf4>)
  404050:	4798      	blx	r3
	NVIC_ClearPendingIRQ(PWM0_IRQn);
  404052:	201f      	movs	r0, #31
  404054:	4b12      	ldr	r3, [pc, #72]	; (4040a0 <init_pwm+0xf8>)
  404056:	4798      	blx	r3
	NVIC_SetPriority(PWM0_IRQn, 0);
  404058:	201f      	movs	r0, #31
  40405a:	2100      	movs	r1, #0
  40405c:	4b11      	ldr	r3, [pc, #68]	; (4040a4 <init_pwm+0xfc>)
  40405e:	4798      	blx	r3
	NVIC_EnableIRQ(PWM0_IRQn);
  404060:	201f      	movs	r0, #31
  404062:	4b11      	ldr	r3, [pc, #68]	; (4040a8 <init_pwm+0x100>)
  404064:	4798      	blx	r3
	
	/* Enable PWM channels for LEDs */
	pwm_channel_enable(PWM0, PIN_PWM_LED0_CHANNEL);
  404066:	4804      	ldr	r0, [pc, #16]	; (404078 <init_pwm+0xd0>)
  404068:	2100      	movs	r1, #0
  40406a:	4b10      	ldr	r3, [pc, #64]	; (4040ac <init_pwm+0x104>)
  40406c:	4798      	blx	r3
//jsi 15feb16	pwm_channel_enable(PWM0, PIN_PWM_LED1_CHANNEL);

}
  40406e:	3710      	adds	r7, #16
  404070:	46bd      	mov	sp, r7
  404072:	bd80      	pop	{r7, pc}
  404074:	004016d1 	.word	0x004016d1
  404078:	40020000 	.word	0x40020000
  40407c:	00401ba5 	.word	0x00401ba5
  404080:	00030d40 	.word	0x00030d40
  404084:	004035c5 	.word	0x004035c5
  404088:	004017d1 	.word	0x004017d1
  40408c:	20400b14 	.word	0x20400b14
  404090:	00401851 	.word	0x00401851
  404094:	00401be1 	.word	0x00401be1
  404098:	00401c11 	.word	0x00401c11
  40409c:	004033c9 	.word	0x004033c9
  4040a0:	004033fd 	.word	0x004033fd
  4040a4:	00403431 	.word	0x00403431
  4040a8:	00403399 	.word	0x00403399
  4040ac:	00401b81 	.word	0x00401b81

004040b0 <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  4040b0:	b480      	push	{r7}
  4040b2:	b083      	sub	sp, #12
  4040b4:	af00      	add	r7, sp, #0
  4040b6:	6078      	str	r0, [r7, #4]
  4040b8:	460b      	mov	r3, r1
  4040ba:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  4040bc:	370c      	adds	r7, #12
  4040be:	46bd      	mov	sp, r7
  4040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040c4:	4770      	bx	lr
  4040c6:	bf00      	nop

004040c8 <afec_start_software_conversion>:
 * this function can NOT start analog to digital conversion.
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
  4040c8:	b480      	push	{r7}
  4040ca:	b083      	sub	sp, #12
  4040cc:	af00      	add	r7, sp, #0
  4040ce:	6078      	str	r0, [r7, #4]
	afec->AFEC_CR = AFEC_CR_START;
  4040d0:	687b      	ldr	r3, [r7, #4]
  4040d2:	2202      	movs	r2, #2
  4040d4:	601a      	str	r2, [r3, #0]
}
  4040d6:	370c      	adds	r7, #12
  4040d8:	46bd      	mov	sp, r7
  4040da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040de:	4770      	bx	lr

004040e0 <afec_channel_enable>:
 * \param afec  Base address of the AFEC.
 * \param afec_ch AFEC channel number.
 */
static inline void afec_channel_enable(Afec *const afec,
		const enum afec_channel_num afec_ch)
{
  4040e0:	b580      	push	{r7, lr}
  4040e2:	b082      	sub	sp, #8
  4040e4:	af00      	add	r7, sp, #0
  4040e6:	6078      	str	r0, [r7, #4]
  4040e8:	460b      	mov	r3, r1
  4040ea:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  4040ec:	887b      	ldrh	r3, [r7, #2]
  4040ee:	f640 72ff 	movw	r2, #4095	; 0xfff
  4040f2:	4293      	cmp	r3, r2
  4040f4:	d004      	beq.n	404100 <afec_channel_enable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  4040f6:	887b      	ldrh	r3, [r7, #2]
  4040f8:	6878      	ldr	r0, [r7, #4]
  4040fa:	4619      	mov	r1, r3
  4040fc:	4b09      	ldr	r3, [pc, #36]	; (404124 <afec_channel_enable+0x44>)
  4040fe:	4798      	blx	r3
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  404100:	887b      	ldrh	r3, [r7, #2]
  404102:	f640 72ff 	movw	r2, #4095	; 0xfff
  404106:	4293      	cmp	r3, r2
  404108:	d005      	beq.n	404116 <afec_channel_enable+0x36>
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  40410a:	887b      	ldrh	r3, [r7, #2]
  40410c:	2201      	movs	r2, #1
  40410e:	fa02 f303 	lsl.w	r3, r2, r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  404112:	461a      	mov	r2, r3
  404114:	e001      	b.n	40411a <afec_channel_enable+0x3a>
  404116:	f640 72ff 	movw	r2, #4095	; 0xfff
  40411a:	687b      	ldr	r3, [r7, #4]
  40411c:	615a      	str	r2, [r3, #20]
			AFEC_CHANNEL_ALL : 1 << afec_ch;
}
  40411e:	3708      	adds	r7, #8
  404120:	46bd      	mov	sp, r7
  404122:	bd80      	pop	{r7, pc}
  404124:	004040b1 	.word	0x004040b1

00404128 <afec_channel_disable>:
 * \param afec  Base address of the AFEC.
 * \param afec_ch AFEC channel number.
 */
static inline void afec_channel_disable(Afec *const afec,
		const enum afec_channel_num afec_ch)
{
  404128:	b580      	push	{r7, lr}
  40412a:	b082      	sub	sp, #8
  40412c:	af00      	add	r7, sp, #0
  40412e:	6078      	str	r0, [r7, #4]
  404130:	460b      	mov	r3, r1
  404132:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  404134:	887b      	ldrh	r3, [r7, #2]
  404136:	f640 72ff 	movw	r2, #4095	; 0xfff
  40413a:	4293      	cmp	r3, r2
  40413c:	d004      	beq.n	404148 <afec_channel_disable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  40413e:	887b      	ldrh	r3, [r7, #2]
  404140:	6878      	ldr	r0, [r7, #4]
  404142:	4619      	mov	r1, r3
  404144:	4b09      	ldr	r3, [pc, #36]	; (40416c <afec_channel_disable+0x44>)
  404146:	4798      	blx	r3
	}

	afec->AFEC_CHDR = (afec_ch == AFEC_CHANNEL_ALL) ?
  404148:	887b      	ldrh	r3, [r7, #2]
  40414a:	f640 72ff 	movw	r2, #4095	; 0xfff
  40414e:	4293      	cmp	r3, r2
  404150:	d005      	beq.n	40415e <afec_channel_disable+0x36>
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  404152:	887b      	ldrh	r3, [r7, #2]
  404154:	2201      	movs	r2, #1
  404156:	fa02 f303 	lsl.w	r3, r2, r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHDR = (afec_ch == AFEC_CHANNEL_ALL) ?
  40415a:	461a      	mov	r2, r3
  40415c:	e001      	b.n	404162 <afec_channel_disable+0x3a>
  40415e:	f640 72ff 	movw	r2, #4095	; 0xfff
  404162:	687b      	ldr	r3, [r7, #4]
  404164:	619a      	str	r2, [r3, #24]
			AFEC_CHANNEL_ALL : 1 << afec_ch;
}
  404166:	3708      	adds	r7, #8
  404168:	46bd      	mov	sp, r7
  40416a:	bd80      	pop	{r7, pc}
  40416c:	004040b1 	.word	0x004040b1

00404170 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  404170:	b480      	push	{r7}
  404172:	b08d      	sub	sp, #52	; 0x34
  404174:	af00      	add	r7, sp, #0
  404176:	6078      	str	r0, [r7, #4]
  404178:	460b      	mov	r3, r1
  40417a:	70fb      	strb	r3, [r7, #3]
  40417c:	687b      	ldr	r3, [r7, #4]
  40417e:	62fb      	str	r3, [r7, #44]	; 0x2c
  404180:	78fb      	ldrb	r3, [r7, #3]
  404182:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  404186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  404188:	627b      	str	r3, [r7, #36]	; 0x24
  40418a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40418c:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40418e:	6a3b      	ldr	r3, [r7, #32]
  404190:	095b      	lsrs	r3, r3, #5
  404192:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  404194:	69fa      	ldr	r2, [r7, #28]
  404196:	4b17      	ldr	r3, [pc, #92]	; (4041f4 <ioport_set_pin_dir+0x84>)
  404198:	4413      	add	r3, r2
  40419a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40419c:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40419e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4041a2:	2b01      	cmp	r3, #1
  4041a4:	d109      	bne.n	4041ba <ioport_set_pin_dir+0x4a>
  4041a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4041a8:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4041aa:	697b      	ldr	r3, [r7, #20]
  4041ac:	f003 031f 	and.w	r3, r3, #31
  4041b0:	2201      	movs	r2, #1
  4041b2:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4041b4:	69bb      	ldr	r3, [r7, #24]
  4041b6:	611a      	str	r2, [r3, #16]
  4041b8:	e00c      	b.n	4041d4 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4041ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4041be:	2b00      	cmp	r3, #0
  4041c0:	d108      	bne.n	4041d4 <ioport_set_pin_dir+0x64>
  4041c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4041c4:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4041c6:	693b      	ldr	r3, [r7, #16]
  4041c8:	f003 031f 	and.w	r3, r3, #31
  4041cc:	2201      	movs	r2, #1
  4041ce:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4041d0:	69bb      	ldr	r3, [r7, #24]
  4041d2:	615a      	str	r2, [r3, #20]
  4041d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4041d6:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4041d8:	68fb      	ldr	r3, [r7, #12]
  4041da:	f003 031f 	and.w	r3, r3, #31
  4041de:	2201      	movs	r2, #1
  4041e0:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4041e2:	69bb      	ldr	r3, [r7, #24]
  4041e4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4041e8:	3734      	adds	r7, #52	; 0x34
  4041ea:	46bd      	mov	sp, r7
  4041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4041f0:	4770      	bx	lr
  4041f2:	bf00      	nop
  4041f4:	00200707 	.word	0x00200707

004041f8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4041f8:	b480      	push	{r7}
  4041fa:	b08b      	sub	sp, #44	; 0x2c
  4041fc:	af00      	add	r7, sp, #0
  4041fe:	6078      	str	r0, [r7, #4]
  404200:	460b      	mov	r3, r1
  404202:	70fb      	strb	r3, [r7, #3]
  404204:	687b      	ldr	r3, [r7, #4]
  404206:	627b      	str	r3, [r7, #36]	; 0x24
  404208:	78fb      	ldrb	r3, [r7, #3]
  40420a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40420e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404210:	61fb      	str	r3, [r7, #28]
  404212:	69fb      	ldr	r3, [r7, #28]
  404214:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  404216:	69bb      	ldr	r3, [r7, #24]
  404218:	095b      	lsrs	r3, r3, #5
  40421a:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40421c:	697a      	ldr	r2, [r7, #20]
  40421e:	4b10      	ldr	r3, [pc, #64]	; (404260 <ioport_set_pin_level+0x68>)
  404220:	4413      	add	r3, r2
  404222:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  404224:	613b      	str	r3, [r7, #16]

	if (level) {
  404226:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40422a:	2b00      	cmp	r3, #0
  40422c:	d009      	beq.n	404242 <ioport_set_pin_level+0x4a>
  40422e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404230:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  404232:	68fb      	ldr	r3, [r7, #12]
  404234:	f003 031f 	and.w	r3, r3, #31
  404238:	2201      	movs	r2, #1
  40423a:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40423c:	693b      	ldr	r3, [r7, #16]
  40423e:	631a      	str	r2, [r3, #48]	; 0x30
  404240:	e008      	b.n	404254 <ioport_set_pin_level+0x5c>
  404242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404244:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  404246:	68bb      	ldr	r3, [r7, #8]
  404248:	f003 031f 	and.w	r3, r3, #31
  40424c:	2201      	movs	r2, #1
  40424e:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  404250:	693b      	ldr	r3, [r7, #16]
  404252:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  404254:	372c      	adds	r7, #44	; 0x2c
  404256:	46bd      	mov	sp, r7
  404258:	f85d 7b04 	ldr.w	r7, [sp], #4
  40425c:	4770      	bx	lr
  40425e:	bf00      	nop
  404260:	00200707 	.word	0x00200707

00404264 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  404264:	b480      	push	{r7}
  404266:	b089      	sub	sp, #36	; 0x24
  404268:	af00      	add	r7, sp, #0
  40426a:	6078      	str	r0, [r7, #4]
  40426c:	687b      	ldr	r3, [r7, #4]
  40426e:	61fb      	str	r3, [r7, #28]
  404270:	69fb      	ldr	r3, [r7, #28]
  404272:	61bb      	str	r3, [r7, #24]
  404274:	69bb      	ldr	r3, [r7, #24]
  404276:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  404278:	697b      	ldr	r3, [r7, #20]
  40427a:	095b      	lsrs	r3, r3, #5
  40427c:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40427e:	693a      	ldr	r2, [r7, #16]
  404280:	4b0b      	ldr	r3, [pc, #44]	; (4042b0 <ioport_get_pin_level+0x4c>)
  404282:	4413      	add	r3, r2
  404284:	025b      	lsls	r3, r3, #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  404286:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  404288:	69fb      	ldr	r3, [r7, #28]
  40428a:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40428c:	68fb      	ldr	r3, [r7, #12]
  40428e:	f003 031f 	and.w	r3, r3, #31
  404292:	2101      	movs	r1, #1
  404294:	fa01 f303 	lsl.w	r3, r1, r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  404298:	4013      	ands	r3, r2
  40429a:	2b00      	cmp	r3, #0
  40429c:	bf14      	ite	ne
  40429e:	2301      	movne	r3, #1
  4042a0:	2300      	moveq	r3, #0
  4042a2:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  4042a4:	4618      	mov	r0, r3
  4042a6:	3724      	adds	r7, #36	; 0x24
  4042a8:	46bd      	mov	sp, r7
  4042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4042ae:	4770      	bx	lr
  4042b0:	00200707 	.word	0x00200707

004042b4 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
  4042b4:	b480      	push	{r7}
  4042b6:	b08b      	sub	sp, #44	; 0x2c
  4042b8:	af00      	add	r7, sp, #0
  4042ba:	6078      	str	r0, [r7, #4]
  4042bc:	687b      	ldr	r3, [r7, #4]
  4042be:	627b      	str	r3, [r7, #36]	; 0x24
  4042c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4042c2:	623b      	str	r3, [r7, #32]
  4042c4:	6a3b      	ldr	r3, [r7, #32]
  4042c6:	61fb      	str	r3, [r7, #28]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4042c8:	69fb      	ldr	r3, [r7, #28]
  4042ca:	095b      	lsrs	r3, r3, #5
  4042cc:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4042ce:	69ba      	ldr	r2, [r7, #24]
  4042d0:	4b12      	ldr	r3, [pc, #72]	; (40431c <ioport_toggle_pin_level+0x68>)
  4042d2:	4413      	add	r3, r2
  4042d4:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(port)->PIO_PDSR & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
  4042d6:	617b      	str	r3, [r7, #20]
  4042d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4042da:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4042dc:	693b      	ldr	r3, [r7, #16]
  4042de:	f003 031f 	and.w	r3, r3, #31
  4042e2:	2201      	movs	r2, #1
  4042e4:	fa02 f303 	lsl.w	r3, r2, r3
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);
  4042e8:	60fb      	str	r3, [r7, #12]

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4042ea:	697b      	ldr	r3, [r7, #20]
  4042ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  4042ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4042f0:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4042f2:	68bb      	ldr	r3, [r7, #8]
  4042f4:	f003 031f 	and.w	r3, r3, #31
  4042f8:	2101      	movs	r1, #1
  4042fa:	fa01 f303 	lsl.w	r3, r1, r3
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4042fe:	4013      	ands	r3, r2
  404300:	2b00      	cmp	r3, #0
  404302:	d003      	beq.n	40430c <ioport_toggle_pin_level+0x58>
		port->PIO_CODR = mask;
  404304:	697b      	ldr	r3, [r7, #20]
  404306:	68fa      	ldr	r2, [r7, #12]
  404308:	635a      	str	r2, [r3, #52]	; 0x34
  40430a:	e002      	b.n	404312 <ioport_toggle_pin_level+0x5e>
	} else {
		port->PIO_SODR = mask;
  40430c:	697b      	ldr	r3, [r7, #20]
  40430e:	68fa      	ldr	r2, [r7, #12]
  404310:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_toggle_pin_level(pin);
}
  404312:	372c      	adds	r7, #44	; 0x2c
  404314:	46bd      	mov	sp, r7
  404316:	f85d 7b04 	ldr.w	r7, [sp], #4
  40431a:	4770      	bx	lr
  40431c:	00200707 	.word	0x00200707

00404320 <scan_keypad>:
#define KEYPAD_SW3		0x0E
#define KEYPAD_SW4		0x16
#define KEYPAD_SW5		0x1A

uint8_t scan_keypad(void)
{
  404320:	b580      	push	{r7, lr}
  404322:	b082      	sub	sp, #8
  404324:	af00      	add	r7, sp, #0
	uint8_t tempKeypad, retKPB, col1, col2, col3, row1, row2, row3;
	
	ioport_set_pin_dir(ECLAVE_COL3, IOPORT_DIR_OUTPUT);
  404326:	2051      	movs	r0, #81	; 0x51
  404328:	2101      	movs	r1, #1
  40432a:	4b56      	ldr	r3, [pc, #344]	; (404484 <scan_keypad+0x164>)
  40432c:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_COL2, IOPORT_DIR_OUTPUT);
  40432e:	2052      	movs	r0, #82	; 0x52
  404330:	2101      	movs	r1, #1
  404332:	4b54      	ldr	r3, [pc, #336]	; (404484 <scan_keypad+0x164>)
  404334:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_COL1, IOPORT_DIR_OUTPUT);
  404336:	2053      	movs	r0, #83	; 0x53
  404338:	2101      	movs	r1, #1
  40433a:	4b52      	ldr	r3, [pc, #328]	; (404484 <scan_keypad+0x164>)
  40433c:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_ROW3, IOPORT_DIR_INPUT);
  40433e:	2054      	movs	r0, #84	; 0x54
  404340:	2100      	movs	r1, #0
  404342:	4b50      	ldr	r3, [pc, #320]	; (404484 <scan_keypad+0x164>)
  404344:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_ROW2, IOPORT_DIR_INPUT);
  404346:	2055      	movs	r0, #85	; 0x55
  404348:	2100      	movs	r1, #0
  40434a:	4b4e      	ldr	r3, [pc, #312]	; (404484 <scan_keypad+0x164>)
  40434c:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_ROW1, IOPORT_DIR_INPUT);
  40434e:	2056      	movs	r0, #86	; 0x56
  404350:	2100      	movs	r1, #0
  404352:	4b4c      	ldr	r3, [pc, #304]	; (404484 <scan_keypad+0x164>)
  404354:	4798      	blx	r3
	
	ioport_set_pin_level(ECLAVE_COL3, IOPORT_PIN_LEVEL_LOW);
  404356:	2051      	movs	r0, #81	; 0x51
  404358:	2100      	movs	r1, #0
  40435a:	4b4b      	ldr	r3, [pc, #300]	; (404488 <scan_keypad+0x168>)
  40435c:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_COL2, IOPORT_PIN_LEVEL_LOW);
  40435e:	2052      	movs	r0, #82	; 0x52
  404360:	2100      	movs	r1, #0
  404362:	4b49      	ldr	r3, [pc, #292]	; (404488 <scan_keypad+0x168>)
  404364:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_COL1, IOPORT_PIN_LEVEL_LOW);
  404366:	2053      	movs	r0, #83	; 0x53
  404368:	2100      	movs	r1, #0
  40436a:	4b47      	ldr	r3, [pc, #284]	; (404488 <scan_keypad+0x168>)
  40436c:	4798      	blx	r3

	row3 = ioport_get_pin_level(ECLAVE_ROW3);
  40436e:	2054      	movs	r0, #84	; 0x54
  404370:	4b46      	ldr	r3, [pc, #280]	; (40448c <scan_keypad+0x16c>)
  404372:	4798      	blx	r3
  404374:	4603      	mov	r3, r0
  404376:	71bb      	strb	r3, [r7, #6]
	row2 = ioport_get_pin_level(ECLAVE_ROW2);
  404378:	2055      	movs	r0, #85	; 0x55
  40437a:	4b44      	ldr	r3, [pc, #272]	; (40448c <scan_keypad+0x16c>)
  40437c:	4798      	blx	r3
  40437e:	4603      	mov	r3, r0
  404380:	717b      	strb	r3, [r7, #5]
	row1 = ioport_get_pin_level(ECLAVE_ROW1);
  404382:	2056      	movs	r0, #86	; 0x56
  404384:	4b41      	ldr	r3, [pc, #260]	; (40448c <scan_keypad+0x16c>)
  404386:	4798      	blx	r3
  404388:	4603      	mov	r3, r0
  40438a:	713b      	strb	r3, [r7, #4]


	ioport_set_pin_dir(ECLAVE_ROW3, IOPORT_DIR_OUTPUT);
  40438c:	2054      	movs	r0, #84	; 0x54
  40438e:	2101      	movs	r1, #1
  404390:	4b3c      	ldr	r3, [pc, #240]	; (404484 <scan_keypad+0x164>)
  404392:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_ROW2, IOPORT_DIR_OUTPUT);
  404394:	2055      	movs	r0, #85	; 0x55
  404396:	2101      	movs	r1, #1
  404398:	4b3a      	ldr	r3, [pc, #232]	; (404484 <scan_keypad+0x164>)
  40439a:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_ROW1, IOPORT_DIR_OUTPUT);
  40439c:	2056      	movs	r0, #86	; 0x56
  40439e:	2101      	movs	r1, #1
  4043a0:	4b38      	ldr	r3, [pc, #224]	; (404484 <scan_keypad+0x164>)
  4043a2:	4798      	blx	r3

	ioport_set_pin_dir(ECLAVE_COL3, IOPORT_DIR_INPUT);
  4043a4:	2051      	movs	r0, #81	; 0x51
  4043a6:	2100      	movs	r1, #0
  4043a8:	4b36      	ldr	r3, [pc, #216]	; (404484 <scan_keypad+0x164>)
  4043aa:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_COL2, IOPORT_DIR_INPUT);
  4043ac:	2052      	movs	r0, #82	; 0x52
  4043ae:	2100      	movs	r1, #0
  4043b0:	4b34      	ldr	r3, [pc, #208]	; (404484 <scan_keypad+0x164>)
  4043b2:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_COL1, IOPORT_DIR_INPUT);
  4043b4:	2053      	movs	r0, #83	; 0x53
  4043b6:	2100      	movs	r1, #0
  4043b8:	4b32      	ldr	r3, [pc, #200]	; (404484 <scan_keypad+0x164>)
  4043ba:	4798      	blx	r3
	
	ioport_set_pin_level(ECLAVE_ROW3, IOPORT_PIN_LEVEL_LOW);
  4043bc:	2054      	movs	r0, #84	; 0x54
  4043be:	2100      	movs	r1, #0
  4043c0:	4b31      	ldr	r3, [pc, #196]	; (404488 <scan_keypad+0x168>)
  4043c2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_ROW2, IOPORT_PIN_LEVEL_LOW);
  4043c4:	2055      	movs	r0, #85	; 0x55
  4043c6:	2100      	movs	r1, #0
  4043c8:	4b2f      	ldr	r3, [pc, #188]	; (404488 <scan_keypad+0x168>)
  4043ca:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_ROW1, IOPORT_PIN_LEVEL_LOW);
  4043cc:	2056      	movs	r0, #86	; 0x56
  4043ce:	2100      	movs	r1, #0
  4043d0:	4b2d      	ldr	r3, [pc, #180]	; (404488 <scan_keypad+0x168>)
  4043d2:	4798      	blx	r3

	col3 = ioport_get_pin_level(ECLAVE_COL3);
  4043d4:	2051      	movs	r0, #81	; 0x51
  4043d6:	4b2d      	ldr	r3, [pc, #180]	; (40448c <scan_keypad+0x16c>)
  4043d8:	4798      	blx	r3
  4043da:	4603      	mov	r3, r0
  4043dc:	70fb      	strb	r3, [r7, #3]
	col2 = ioport_get_pin_level(ECLAVE_COL2);
  4043de:	2052      	movs	r0, #82	; 0x52
  4043e0:	4b2a      	ldr	r3, [pc, #168]	; (40448c <scan_keypad+0x16c>)
  4043e2:	4798      	blx	r3
  4043e4:	4603      	mov	r3, r0
  4043e6:	70bb      	strb	r3, [r7, #2]
	col1 = ioport_get_pin_level(ECLAVE_COL1);
  4043e8:	2053      	movs	r0, #83	; 0x53
  4043ea:	4b28      	ldr	r3, [pc, #160]	; (40448c <scan_keypad+0x16c>)
  4043ec:	4798      	blx	r3
  4043ee:	4603      	mov	r3, r0
  4043f0:	707b      	strb	r3, [r7, #1]
	
	tempKeypad = ((row3 << 4) |
  4043f2:	79bb      	ldrb	r3, [r7, #6]
  4043f4:	011b      	lsls	r3, r3, #4
  4043f6:	b2da      	uxtb	r2, r3
					(row2 << 3) |
  4043f8:	797b      	ldrb	r3, [r7, #5]
  4043fa:	00db      	lsls	r3, r3, #3

	col3 = ioport_get_pin_level(ECLAVE_COL3);
	col2 = ioport_get_pin_level(ECLAVE_COL2);
	col1 = ioport_get_pin_level(ECLAVE_COL1);
	
	tempKeypad = ((row3 << 4) |
  4043fc:	b2db      	uxtb	r3, r3
  4043fe:	4313      	orrs	r3, r2
  404400:	b2da      	uxtb	r2, r3
					(row2 << 3) |
					(row1 << 2) |
  404402:	793b      	ldrb	r3, [r7, #4]
  404404:	009b      	lsls	r3, r3, #2

	col3 = ioport_get_pin_level(ECLAVE_COL3);
	col2 = ioport_get_pin_level(ECLAVE_COL2);
	col1 = ioport_get_pin_level(ECLAVE_COL1);
	
	tempKeypad = ((row3 << 4) |
  404406:	b2db      	uxtb	r3, r3
  404408:	4313      	orrs	r3, r2
  40440a:	b2da      	uxtb	r2, r3
					(row2 << 3) |
					(row1 << 2) |
					(col2 << 1) |
  40440c:	78bb      	ldrb	r3, [r7, #2]
  40440e:	005b      	lsls	r3, r3, #1

	col3 = ioport_get_pin_level(ECLAVE_COL3);
	col2 = ioport_get_pin_level(ECLAVE_COL2);
	col1 = ioport_get_pin_level(ECLAVE_COL1);
	
	tempKeypad = ((row3 << 4) |
  404410:	b2db      	uxtb	r3, r3
  404412:	4313      	orrs	r3, r2
  404414:	b2da      	uxtb	r2, r3
  404416:	787b      	ldrb	r3, [r7, #1]
  404418:	4313      	orrs	r3, r2
  40441a:	b2db      	uxtb	r3, r3
  40441c:	703b      	strb	r3, [r7, #0]
					(row2 << 3) |
					(row1 << 2) |
					(col2 << 1) |
					(col1));
					
	switch (tempKeypad)
  40441e:	783b      	ldrb	r3, [r7, #0]
  404420:	3b0e      	subs	r3, #14
  404422:	2b0f      	cmp	r3, #15
  404424:	d825      	bhi.n	404472 <scan_keypad+0x152>
  404426:	a201      	add	r2, pc, #4	; (adr r2, 40442c <scan_keypad+0x10c>)
  404428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40442c:	0040446d 	.word	0x0040446d
  404430:	00404473 	.word	0x00404473
  404434:	00404473 	.word	0x00404473
  404438:	00404473 	.word	0x00404473
  40443c:	00404473 	.word	0x00404473
  404440:	00404473 	.word	0x00404473
  404444:	00404473 	.word	0x00404473
  404448:	0040446d 	.word	0x0040446d
  40444c:	0040446d 	.word	0x0040446d
  404450:	00404473 	.word	0x00404473
  404454:	00404473 	.word	0x00404473
  404458:	0040446d 	.word	0x0040446d
  40445c:	0040446d 	.word	0x0040446d
  404460:	00404473 	.word	0x00404473
  404464:	00404473 	.word	0x00404473
  404468:	0040446d 	.word	0x0040446d
		case KEYPAD_SW1:
		case KEYPAD_SW2:
		case KEYPAD_SW3:
		case KEYPAD_SW4:
		case KEYPAD_SW5:
			retKPB = tempKeypad; //only report valid decodings
  40446c:	783b      	ldrb	r3, [r7, #0]
  40446e:	71fb      	strb	r3, [r7, #7]
			break;
  404470:	e002      	b.n	404478 <scan_keypad+0x158>
		default:
			retKPB = 0;
  404472:	2300      	movs	r3, #0
  404474:	71fb      	strb	r3, [r7, #7]
			break; 
  404476:	bf00      	nop
		
	}
	
	return retKPB;
  404478:	79fb      	ldrb	r3, [r7, #7]
}
  40447a:	4618      	mov	r0, r3
  40447c:	3708      	adds	r7, #8
  40447e:	46bd      	mov	sp, r7
  404480:	bd80      	pop	{r7, pc}
  404482:	bf00      	nop
  404484:	00404171 	.word	0x00404171
  404488:	004041f9 	.word	0x004041f9
  40448c:	00404265 	.word	0x00404265

00404490 <process_kpb>:
uint8_t kpbState = KPB_START;

uint8_t kpbValidCodes[4] = {KEYPAD_SW1, KEYPAD_SW2, KEYPAD_SW3, KEYPAD_SW4}; //just one valid code for now

uint8_t process_kpb(void)
{
  404490:	b580      	push	{r7, lr}
  404492:	b082      	sub	sp, #8
  404494:	af00      	add	r7, sp, #0
	uint8_t kpb;
	
	if (kpbState > KPB_START)
  404496:	4b32      	ldr	r3, [pc, #200]	; (404560 <process_kpb+0xd0>)
  404498:	781b      	ldrb	r3, [r3, #0]
  40449a:	2b00      	cmp	r3, #0
  40449c:	d00d      	beq.n	4044ba <process_kpb+0x2a>
	{
		if (timer_done(TMR_KEYPAD))
  40449e:	2006      	movs	r0, #6
  4044a0:	4b30      	ldr	r3, [pc, #192]	; (404564 <process_kpb+0xd4>)
  4044a2:	4798      	blx	r3
  4044a4:	4603      	mov	r3, r0
  4044a6:	2b00      	cmp	r3, #0
  4044a8:	d007      	beq.n	4044ba <process_kpb+0x2a>
		{
			end_timer(TMR_KEYPAD); //make sure everything is reset for this timer
  4044aa:	2006      	movs	r0, #6
  4044ac:	4b2e      	ldr	r3, [pc, #184]	; (404568 <process_kpb+0xd8>)
  4044ae:	4798      	blx	r3
			kpbState = KPB_START;
  4044b0:	4b2b      	ldr	r3, [pc, #172]	; (404560 <process_kpb+0xd0>)
  4044b2:	2200      	movs	r2, #0
  4044b4:	701a      	strb	r2, [r3, #0]
			return KPB_ERROR;
  4044b6:	2302      	movs	r3, #2
  4044b8:	e04d      	b.n	404556 <process_kpb+0xc6>
		}
	}
	
	if ((kpb = scan_keypad()) != 0)
  4044ba:	4b2c      	ldr	r3, [pc, #176]	; (40456c <process_kpb+0xdc>)
  4044bc:	4798      	blx	r3
  4044be:	4603      	mov	r3, r0
  4044c0:	71fb      	strb	r3, [r7, #7]
  4044c2:	79fb      	ldrb	r3, [r7, #7]
  4044c4:	2b00      	cmp	r3, #0
  4044c6:	d045      	beq.n	404554 <process_kpb+0xc4>
	{
		switch(kpbState)
  4044c8:	4b25      	ldr	r3, [pc, #148]	; (404560 <process_kpb+0xd0>)
  4044ca:	781b      	ldrb	r3, [r3, #0]
  4044cc:	2b03      	cmp	r3, #3
  4044ce:	d83c      	bhi.n	40454a <process_kpb+0xba>
  4044d0:	a201      	add	r2, pc, #4	; (adr r2, 4044d8 <process_kpb+0x48>)
  4044d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4044d6:	bf00      	nop
  4044d8:	004044e9 	.word	0x004044e9
  4044dc:	00404509 	.word	0x00404509
  4044e0:	0040451f 	.word	0x0040451f
  4044e4:	00404535 	.word	0x00404535
		{
			case KPB_START:
				if (kpbValidCodes[0] == kpb)
  4044e8:	4b21      	ldr	r3, [pc, #132]	; (404570 <process_kpb+0xe0>)
  4044ea:	781b      	ldrb	r3, [r3, #0]
  4044ec:	79fa      	ldrb	r2, [r7, #7]
  4044ee:	429a      	cmp	r2, r3
  4044f0:	d109      	bne.n	404506 <process_kpb+0x76>
				{
					start_timer(TMR_KEYPAD, (2 * SECONDS));
  4044f2:	2006      	movs	r0, #6
  4044f4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
  4044f8:	4b1e      	ldr	r3, [pc, #120]	; (404574 <process_kpb+0xe4>)
  4044fa:	4798      	blx	r3
					kpbState = KPB_DIG1;
  4044fc:	4b18      	ldr	r3, [pc, #96]	; (404560 <process_kpb+0xd0>)
  4044fe:	2201      	movs	r2, #1
  404500:	701a      	strb	r2, [r3, #0]
					return KPB_CONTINUE;
  404502:	2300      	movs	r3, #0
  404504:	e027      	b.n	404556 <process_kpb+0xc6>
				}
				break;
  404506:	e020      	b.n	40454a <process_kpb+0xba>
			case KPB_DIG1:
				if (kpbValidCodes[1] == kpb)
  404508:	4b19      	ldr	r3, [pc, #100]	; (404570 <process_kpb+0xe0>)
  40450a:	785b      	ldrb	r3, [r3, #1]
  40450c:	79fa      	ldrb	r2, [r7, #7]
  40450e:	429a      	cmp	r2, r3
  404510:	d104      	bne.n	40451c <process_kpb+0x8c>
				{
					kpbState = KPB_DIG2;
  404512:	4b13      	ldr	r3, [pc, #76]	; (404560 <process_kpb+0xd0>)
  404514:	2202      	movs	r2, #2
  404516:	701a      	strb	r2, [r3, #0]
					return KPB_CONTINUE;
  404518:	2300      	movs	r3, #0
  40451a:	e01c      	b.n	404556 <process_kpb+0xc6>
				}
				break;
  40451c:	e015      	b.n	40454a <process_kpb+0xba>
			case KPB_DIG2:
				if (kpbValidCodes[2] == kpb)
  40451e:	4b14      	ldr	r3, [pc, #80]	; (404570 <process_kpb+0xe0>)
  404520:	789b      	ldrb	r3, [r3, #2]
  404522:	79fa      	ldrb	r2, [r7, #7]
  404524:	429a      	cmp	r2, r3
  404526:	d104      	bne.n	404532 <process_kpb+0xa2>
				{
					kpbState = KPB_DIG3;
  404528:	4b0d      	ldr	r3, [pc, #52]	; (404560 <process_kpb+0xd0>)
  40452a:	2203      	movs	r2, #3
  40452c:	701a      	strb	r2, [r3, #0]
					return KPB_CONTINUE;
  40452e:	2300      	movs	r3, #0
  404530:	e011      	b.n	404556 <process_kpb+0xc6>
				}
				break;
  404532:	e00a      	b.n	40454a <process_kpb+0xba>
			case KPB_DIG3:
				if (kpbValidCodes[3] == kpb)
  404534:	4b0e      	ldr	r3, [pc, #56]	; (404570 <process_kpb+0xe0>)
  404536:	78db      	ldrb	r3, [r3, #3]
  404538:	79fa      	ldrb	r2, [r7, #7]
  40453a:	429a      	cmp	r2, r3
  40453c:	d104      	bne.n	404548 <process_kpb+0xb8>
				{
					kpbState = KPB_START;
  40453e:	4b08      	ldr	r3, [pc, #32]	; (404560 <process_kpb+0xd0>)
  404540:	2200      	movs	r2, #0
  404542:	701a      	strb	r2, [r3, #0]
					return KPB_VALID;
  404544:	2301      	movs	r3, #1
  404546:	e006      	b.n	404556 <process_kpb+0xc6>
				}
				break;
  404548:	bf00      	nop
		}
		
		kpbState = KPB_START;
  40454a:	4b05      	ldr	r3, [pc, #20]	; (404560 <process_kpb+0xd0>)
  40454c:	2200      	movs	r2, #0
  40454e:	701a      	strb	r2, [r3, #0]
		return KPB_ERROR; //if we got here, we had a code but it didn't match what was in the list of valid codes
  404550:	2302      	movs	r3, #2
  404552:	e000      	b.n	404556 <process_kpb+0xc6>
	}
	
	return KPB_CONTINUE; //if we are here, nothing happened or we are in the middle of debounce
  404554:	2300      	movs	r3, #0
}
  404556:	4618      	mov	r0, r3
  404558:	3708      	adds	r7, #8
  40455a:	46bd      	mov	sp, r7
  40455c:	bd80      	pop	{r7, pc}
  40455e:	bf00      	nop
  404560:	204009c1 	.word	0x204009c1
  404564:	00403315 	.word	0x00403315
  404568:	00403351 	.word	0x00403351
  40456c:	00404321 	.word	0x00404321
  404570:	2040001c 	.word	0x2040001c
  404574:	0040320d 	.word	0x0040320d

00404578 <init_sysErr>:

#define BIT(x) (1<<(x))

void init_sysErr(void);
void init_sysErr(void)
{
  404578:	b580      	push	{r7, lr}
  40457a:	af00      	add	r7, sp, #0
	memset(&sysErr, 0x00, sizeof(sysErr)); //Init everything to "PASS"
  40457c:	4802      	ldr	r0, [pc, #8]	; (404588 <init_sysErr+0x10>)
  40457e:	2100      	movs	r1, #0
  404580:	2210      	movs	r2, #16
  404582:	4b02      	ldr	r3, [pc, #8]	; (40458c <init_sysErr+0x14>)
  404584:	4798      	blx	r3
}
  404586:	bd80      	pop	{r7, pc}
  404588:	204016cc 	.word	0x204016cc
  40458c:	00407021 	.word	0x00407021

00404590 <display_text>:
};


void display_text(unsigned char idx);
void display_text(unsigned char idx)
{
  404590:	b580      	push	{r7, lr}
  404592:	b084      	sub	sp, #16
  404594:	af00      	add	r7, sp, #0
  404596:	4603      	mov	r3, r0
  404598:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i<7; i++)
  40459a:	2300      	movs	r3, #0
  40459c:	60fb      	str	r3, [r7, #12]
  40459e:	e05f      	b.n	404660 <display_text+0xd0>
	{
		putchar(((unsigned char) ((*(cmdPtrArray[idx]+i)))));
  4045a0:	4b32      	ldr	r3, [pc, #200]	; (40466c <display_text+0xdc>)
  4045a2:	681b      	ldr	r3, [r3, #0]
  4045a4:	689b      	ldr	r3, [r3, #8]
  4045a6:	689a      	ldr	r2, [r3, #8]
  4045a8:	3a01      	subs	r2, #1
  4045aa:	609a      	str	r2, [r3, #8]
  4045ac:	689b      	ldr	r3, [r3, #8]
  4045ae:	2b00      	cmp	r3, #0
  4045b0:	da41      	bge.n	404636 <display_text+0xa6>
  4045b2:	4b2e      	ldr	r3, [pc, #184]	; (40466c <display_text+0xdc>)
  4045b4:	681b      	ldr	r3, [r3, #0]
  4045b6:	689b      	ldr	r3, [r3, #8]
  4045b8:	689a      	ldr	r2, [r3, #8]
  4045ba:	4b2c      	ldr	r3, [pc, #176]	; (40466c <display_text+0xdc>)
  4045bc:	681b      	ldr	r3, [r3, #0]
  4045be:	689b      	ldr	r3, [r3, #8]
  4045c0:	699b      	ldr	r3, [r3, #24]
  4045c2:	429a      	cmp	r2, r3
  4045c4:	db24      	blt.n	404610 <display_text+0x80>
  4045c6:	4b29      	ldr	r3, [pc, #164]	; (40466c <display_text+0xdc>)
  4045c8:	681b      	ldr	r3, [r3, #0]
  4045ca:	689b      	ldr	r3, [r3, #8]
  4045cc:	681b      	ldr	r3, [r3, #0]
  4045ce:	79fa      	ldrb	r2, [r7, #7]
  4045d0:	4927      	ldr	r1, [pc, #156]	; (404670 <display_text+0xe0>)
  4045d2:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  4045d6:	68fa      	ldr	r2, [r7, #12]
  4045d8:	440a      	add	r2, r1
  4045da:	7812      	ldrb	r2, [r2, #0]
  4045dc:	701a      	strb	r2, [r3, #0]
  4045de:	4b23      	ldr	r3, [pc, #140]	; (40466c <display_text+0xdc>)
  4045e0:	681b      	ldr	r3, [r3, #0]
  4045e2:	689b      	ldr	r3, [r3, #8]
  4045e4:	681b      	ldr	r3, [r3, #0]
  4045e6:	781b      	ldrb	r3, [r3, #0]
  4045e8:	2b0a      	cmp	r3, #10
  4045ea:	d006      	beq.n	4045fa <display_text+0x6a>
  4045ec:	4b1f      	ldr	r3, [pc, #124]	; (40466c <display_text+0xdc>)
  4045ee:	681b      	ldr	r3, [r3, #0]
  4045f0:	689b      	ldr	r3, [r3, #8]
  4045f2:	681a      	ldr	r2, [r3, #0]
  4045f4:	3201      	adds	r2, #1
  4045f6:	601a      	str	r2, [r3, #0]
  4045f8:	e02f      	b.n	40465a <display_text+0xca>
  4045fa:	4b1c      	ldr	r3, [pc, #112]	; (40466c <display_text+0xdc>)
  4045fc:	681a      	ldr	r2, [r3, #0]
  4045fe:	4b1b      	ldr	r3, [pc, #108]	; (40466c <display_text+0xdc>)
  404600:	681b      	ldr	r3, [r3, #0]
  404602:	689b      	ldr	r3, [r3, #8]
  404604:	4610      	mov	r0, r2
  404606:	210a      	movs	r1, #10
  404608:	461a      	mov	r2, r3
  40460a:	4b1a      	ldr	r3, [pc, #104]	; (404674 <display_text+0xe4>)
  40460c:	4798      	blx	r3
  40460e:	e024      	b.n	40465a <display_text+0xca>
  404610:	4b16      	ldr	r3, [pc, #88]	; (40466c <display_text+0xdc>)
  404612:	6819      	ldr	r1, [r3, #0]
  404614:	79fb      	ldrb	r3, [r7, #7]
  404616:	4a16      	ldr	r2, [pc, #88]	; (404670 <display_text+0xe0>)
  404618:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40461c:	68fb      	ldr	r3, [r7, #12]
  40461e:	4413      	add	r3, r2
  404620:	781b      	ldrb	r3, [r3, #0]
  404622:	461a      	mov	r2, r3
  404624:	4b11      	ldr	r3, [pc, #68]	; (40466c <display_text+0xdc>)
  404626:	681b      	ldr	r3, [r3, #0]
  404628:	689b      	ldr	r3, [r3, #8]
  40462a:	4608      	mov	r0, r1
  40462c:	4611      	mov	r1, r2
  40462e:	461a      	mov	r2, r3
  404630:	4b10      	ldr	r3, [pc, #64]	; (404674 <display_text+0xe4>)
  404632:	4798      	blx	r3
  404634:	e011      	b.n	40465a <display_text+0xca>
  404636:	4b0d      	ldr	r3, [pc, #52]	; (40466c <display_text+0xdc>)
  404638:	681b      	ldr	r3, [r3, #0]
  40463a:	689b      	ldr	r3, [r3, #8]
  40463c:	681b      	ldr	r3, [r3, #0]
  40463e:	79fa      	ldrb	r2, [r7, #7]
  404640:	490b      	ldr	r1, [pc, #44]	; (404670 <display_text+0xe0>)
  404642:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  404646:	68fa      	ldr	r2, [r7, #12]
  404648:	440a      	add	r2, r1
  40464a:	7812      	ldrb	r2, [r2, #0]
  40464c:	701a      	strb	r2, [r3, #0]
  40464e:	4b07      	ldr	r3, [pc, #28]	; (40466c <display_text+0xdc>)
  404650:	681b      	ldr	r3, [r3, #0]
  404652:	689b      	ldr	r3, [r3, #8]
  404654:	681a      	ldr	r2, [r3, #0]
  404656:	3201      	adds	r2, #1
  404658:	601a      	str	r2, [r3, #0]


void display_text(unsigned char idx);
void display_text(unsigned char idx)
{
	for (int i = 0; i<7; i++)
  40465a:	68fb      	ldr	r3, [r7, #12]
  40465c:	3301      	adds	r3, #1
  40465e:	60fb      	str	r3, [r7, #12]
  404660:	68fb      	ldr	r3, [r7, #12]
  404662:	2b06      	cmp	r3, #6
  404664:	dd9c      	ble.n	4045a0 <display_text+0x10>
	{
		putchar(((unsigned char) ((*(cmdPtrArray[idx]+i)))));
	}
	
}
  404666:	3710      	adds	r7, #16
  404668:	46bd      	mov	sp, r7
  40466a:	bd80      	pop	{r7, pc}
  40466c:	204004c8 	.word	0x204004c8
  404670:	20400070 	.word	0x20400070
  404674:	0040885d 	.word	0x0040885d

00404678 <init_io>:
	
}

void init_io(void);
void init_io(void)
{
  404678:	b580      	push	{r7, lr}
  40467a:	af00      	add	r7, sp, #0
	uint32_t ioFlags;

	ioport_set_pin_dir(ECLAVE_SERIAL_ID0, IOPORT_DIR_OUTPUT);
  40467c:	200f      	movs	r0, #15
  40467e:	2101      	movs	r1, #1
  404680:	4b13      	ldr	r3, [pc, #76]	; (4046d0 <init_io+0x58>)
  404682:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID0, IOPORT_PIN_LEVEL_HIGH);
  404684:	200f      	movs	r0, #15
  404686:	2101      	movs	r1, #1
  404688:	4b12      	ldr	r3, [pc, #72]	; (4046d4 <init_io+0x5c>)
  40468a:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_SERIAL_ID1, IOPORT_DIR_OUTPUT);
  40468c:	2010      	movs	r0, #16
  40468e:	2101      	movs	r1, #1
  404690:	4b0f      	ldr	r3, [pc, #60]	; (4046d0 <init_io+0x58>)
  404692:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID1, IOPORT_PIN_LEVEL_HIGH);
  404694:	2010      	movs	r0, #16
  404696:	2101      	movs	r1, #1
  404698:	4b0e      	ldr	r3, [pc, #56]	; (4046d4 <init_io+0x5c>)
  40469a:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_SERIAL_ID2, IOPORT_DIR_OUTPUT);
  40469c:	2011      	movs	r0, #17
  40469e:	2101      	movs	r1, #1
  4046a0:	4b0b      	ldr	r3, [pc, #44]	; (4046d0 <init_io+0x58>)
  4046a2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID2, IOPORT_PIN_LEVEL_HIGH);
  4046a4:	2011      	movs	r0, #17
  4046a6:	2101      	movs	r1, #1
  4046a8:	4b0a      	ldr	r3, [pc, #40]	; (4046d4 <init_io+0x5c>)
  4046aa:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_SERIAL_ID3, IOPORT_DIR_OUTPUT);
  4046ac:	2012      	movs	r0, #18
  4046ae:	2101      	movs	r1, #1
  4046b0:	4b07      	ldr	r3, [pc, #28]	; (4046d0 <init_io+0x58>)
  4046b2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID3, IOPORT_PIN_LEVEL_HIGH);
  4046b4:	2012      	movs	r0, #18
  4046b6:	2101      	movs	r1, #1
  4046b8:	4b06      	ldr	r3, [pc, #24]	; (4046d4 <init_io+0x5c>)
  4046ba:	4798      	blx	r3
	ioport_set_pin_dir(ECLAVE_SERIAL_ID4, IOPORT_DIR_OUTPUT);
  4046bc:	2013      	movs	r0, #19
  4046be:	2101      	movs	r1, #1
  4046c0:	4b03      	ldr	r3, [pc, #12]	; (4046d0 <init_io+0x58>)
  4046c2:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_SERIAL_ID4, IOPORT_PIN_LEVEL_HIGH);
  4046c4:	2013      	movs	r0, #19
  4046c6:	2101      	movs	r1, #1
  4046c8:	4b02      	ldr	r3, [pc, #8]	; (4046d4 <init_io+0x5c>)
  4046ca:	4798      	blx	r3
}
  4046cc:	bd80      	pop	{r7, pc}
  4046ce:	bf00      	nop
  4046d0:	00404171 	.word	0x00404171
  4046d4:	004041f9 	.word	0x004041f9

004046d8 <print_ecdbg_num>:
};


void print_ecdbg_num(unsigned int num);
void print_ecdbg_num(unsigned int num)
{
  4046d8:	b580      	push	{r7, lr}
  4046da:	b084      	sub	sp, #16
  4046dc:	af00      	add	r7, sp, #0
  4046de:	6078      	str	r0, [r7, #4]
	char str[6];
	
	sprintf(str, "%d", num);	
  4046e0:	f107 0308 	add.w	r3, r7, #8
  4046e4:	4618      	mov	r0, r3
  4046e6:	4906      	ldr	r1, [pc, #24]	; (404700 <print_ecdbg_num+0x28>)
  4046e8:	687a      	ldr	r2, [r7, #4]
  4046ea:	4b06      	ldr	r3, [pc, #24]	; (404704 <print_ecdbg_num+0x2c>)
  4046ec:	4798      	blx	r3
	
	print_ecdbg(str);
  4046ee:	f107 0308 	add.w	r3, r7, #8
  4046f2:	4618      	mov	r0, r3
  4046f4:	4b04      	ldr	r3, [pc, #16]	; (404708 <print_ecdbg_num+0x30>)
  4046f6:	4798      	blx	r3
}
  4046f8:	3710      	adds	r7, #16
  4046fa:	46bd      	mov	sp, r7
  4046fc:	bd80      	pop	{r7, pc}
  4046fe:	bf00      	nop
  404700:	0040c910 	.word	0x0040c910
  404704:	0040723d 	.word	0x0040723d
  404708:	004026b1 	.word	0x004026b1

0040470c <read_led_board_serial_ids>:

/* One serial ID chip per board */
void read_led_board_serial_ids(void);
void read_led_board_serial_ids(void)
{
  40470c:	b580      	push	{r7, lr}
  40470e:	b084      	sub	sp, #16
  404710:	af00      	add	r7, sp, #0
	/*
	 * Check for LED board presence by issuing a reset to the serial ID chip and checking for a response.
	 */
	
	SetSpeed(1); //1==standard speed, not overdrive 
  404712:	2001      	movs	r0, #1
  404714:	4b8b      	ldr	r3, [pc, #556]	; (404944 <read_led_board_serial_ids+0x238>)
  404716:	4798      	blx	r3
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  404718:	2300      	movs	r3, #0
  40471a:	60fb      	str	r3, [r7, #12]
  40471c:	e02d      	b.n	40477a <read_led_board_serial_ids+0x6e>
	{
		ledBrd[i].present = !OWTouchReset(i);
  40471e:	68fb      	ldr	r3, [r7, #12]
  404720:	b2db      	uxtb	r3, r3
  404722:	4618      	mov	r0, r3
  404724:	4b88      	ldr	r3, [pc, #544]	; (404948 <read_led_board_serial_ids+0x23c>)
  404726:	4798      	blx	r3
  404728:	4603      	mov	r3, r0
  40472a:	2b00      	cmp	r3, #0
  40472c:	bf0c      	ite	eq
  40472e:	2301      	moveq	r3, #1
  404730:	2300      	movne	r3, #0
  404732:	b2db      	uxtb	r3, r3
  404734:	4618      	mov	r0, r3
  404736:	4985      	ldr	r1, [pc, #532]	; (40494c <read_led_board_serial_ids+0x240>)
  404738:	68fa      	ldr	r2, [r7, #12]
  40473a:	4613      	mov	r3, r2
  40473c:	00db      	lsls	r3, r3, #3
  40473e:	1a9b      	subs	r3, r3, r2
  404740:	005b      	lsls	r3, r3, #1
  404742:	440b      	add	r3, r1
  404744:	3308      	adds	r3, #8
  404746:	4602      	mov	r2, r0
  404748:	701a      	strb	r2, [r3, #0]
		if (ledBrd[i].present)
  40474a:	4980      	ldr	r1, [pc, #512]	; (40494c <read_led_board_serial_ids+0x240>)
  40474c:	68fa      	ldr	r2, [r7, #12]
  40474e:	4613      	mov	r3, r2
  404750:	00db      	lsls	r3, r3, #3
  404752:	1a9b      	subs	r3, r3, r2
  404754:	005b      	lsls	r3, r3, #1
  404756:	440b      	add	r3, r1
  404758:	3308      	adds	r3, #8
  40475a:	781b      	ldrb	r3, [r3, #0]
  40475c:	2b00      	cmp	r3, #0
  40475e:	d009      	beq.n	404774 <read_led_board_serial_ids+0x68>
		{
			print_ecdbg("LED board detected in slot ");
  404760:	487b      	ldr	r0, [pc, #492]	; (404950 <read_led_board_serial_ids+0x244>)
  404762:	4b7c      	ldr	r3, [pc, #496]	; (404954 <read_led_board_serial_ids+0x248>)
  404764:	4798      	blx	r3
			print_ecdbg_num(i);
  404766:	68fb      	ldr	r3, [r7, #12]
  404768:	4618      	mov	r0, r3
  40476a:	4b7b      	ldr	r3, [pc, #492]	; (404958 <read_led_board_serial_ids+0x24c>)
  40476c:	4798      	blx	r3
			print_ecdbg("\r\n");
  40476e:	487b      	ldr	r0, [pc, #492]	; (40495c <read_led_board_serial_ids+0x250>)
  404770:	4b78      	ldr	r3, [pc, #480]	; (404954 <read_led_board_serial_ids+0x248>)
  404772:	4798      	blx	r3
	 * Check for LED board presence by issuing a reset to the serial ID chip and checking for a response.
	 */
	
	SetSpeed(1); //1==standard speed, not overdrive 
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  404774:	68fb      	ldr	r3, [r7, #12]
  404776:	3301      	adds	r3, #1
  404778:	60fb      	str	r3, [r7, #12]
  40477a:	68fb      	ldr	r3, [r7, #12]
  40477c:	2b04      	cmp	r3, #4
  40477e:	ddce      	ble.n	40471e <read_led_board_serial_ids+0x12>
			print_ecdbg_num(i);
			print_ecdbg("\r\n");
		}
	}
	
	if (ledBrd[0].present && ledBrd[1].present)
  404780:	4b72      	ldr	r3, [pc, #456]	; (40494c <read_led_board_serial_ids+0x240>)
  404782:	7a1b      	ldrb	r3, [r3, #8]
  404784:	2b00      	cmp	r3, #0
  404786:	d009      	beq.n	40479c <read_led_board_serial_ids+0x90>
  404788:	4b70      	ldr	r3, [pc, #448]	; (40494c <read_led_board_serial_ids+0x240>)
  40478a:	7d9b      	ldrb	r3, [r3, #22]
  40478c:	2b00      	cmp	r3, #0
  40478e:	d005      	beq.n	40479c <read_led_board_serial_ids+0x90>
	{
		shelf[0].present = 1;
  404790:	4b73      	ldr	r3, [pc, #460]	; (404960 <read_led_board_serial_ids+0x254>)
  404792:	2201      	movs	r2, #1
  404794:	711a      	strb	r2, [r3, #4]
		
		print_ecdbg("Shelf 0 present\r\n");
  404796:	4873      	ldr	r0, [pc, #460]	; (404964 <read_led_board_serial_ids+0x258>)
  404798:	4b6e      	ldr	r3, [pc, #440]	; (404954 <read_led_board_serial_ids+0x248>)
  40479a:	4798      	blx	r3
	}
	if (ledBrd[1].present && ledBrd[2].present)
  40479c:	4b6b      	ldr	r3, [pc, #428]	; (40494c <read_led_board_serial_ids+0x240>)
  40479e:	7d9b      	ldrb	r3, [r3, #22]
  4047a0:	2b00      	cmp	r3, #0
  4047a2:	d00a      	beq.n	4047ba <read_led_board_serial_ids+0xae>
  4047a4:	4b69      	ldr	r3, [pc, #420]	; (40494c <read_led_board_serial_ids+0x240>)
  4047a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  4047aa:	2b00      	cmp	r3, #0
  4047ac:	d005      	beq.n	4047ba <read_led_board_serial_ids+0xae>
	{
		shelf[1].present = 1;
  4047ae:	4b6c      	ldr	r3, [pc, #432]	; (404960 <read_led_board_serial_ids+0x254>)
  4047b0:	2201      	movs	r2, #1
  4047b2:	725a      	strb	r2, [r3, #9]
		print_ecdbg("Shelf 1 present\r\n");
  4047b4:	486c      	ldr	r0, [pc, #432]	; (404968 <read_led_board_serial_ids+0x25c>)
  4047b6:	4b67      	ldr	r3, [pc, #412]	; (404954 <read_led_board_serial_ids+0x248>)
  4047b8:	4798      	blx	r3
	}
	if (ledBrd[2].present && ledBrd[3].present)
  4047ba:	4b64      	ldr	r3, [pc, #400]	; (40494c <read_led_board_serial_ids+0x240>)
  4047bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  4047c0:	2b00      	cmp	r3, #0
  4047c2:	d00a      	beq.n	4047da <read_led_board_serial_ids+0xce>
  4047c4:	4b61      	ldr	r3, [pc, #388]	; (40494c <read_led_board_serial_ids+0x240>)
  4047c6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
  4047ca:	2b00      	cmp	r3, #0
  4047cc:	d005      	beq.n	4047da <read_led_board_serial_ids+0xce>
	{
		shelf[2].present = 1;
  4047ce:	4b64      	ldr	r3, [pc, #400]	; (404960 <read_led_board_serial_ids+0x254>)
  4047d0:	2201      	movs	r2, #1
  4047d2:	739a      	strb	r2, [r3, #14]
		print_ecdbg("Shelf 2 present\r\n");
  4047d4:	4865      	ldr	r0, [pc, #404]	; (40496c <read_led_board_serial_ids+0x260>)
  4047d6:	4b5f      	ldr	r3, [pc, #380]	; (404954 <read_led_board_serial_ids+0x248>)
  4047d8:	4798      	blx	r3
	}
	if (ledBrd[3].present && ledBrd[4].present)
  4047da:	4b5c      	ldr	r3, [pc, #368]	; (40494c <read_led_board_serial_ids+0x240>)
  4047dc:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
  4047e0:	2b00      	cmp	r3, #0
  4047e2:	d00a      	beq.n	4047fa <read_led_board_serial_ids+0xee>
  4047e4:	4b59      	ldr	r3, [pc, #356]	; (40494c <read_led_board_serial_ids+0x240>)
  4047e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
  4047ea:	2b00      	cmp	r3, #0
  4047ec:	d005      	beq.n	4047fa <read_led_board_serial_ids+0xee>
	{
		shelf[3].present = 1;
  4047ee:	4b5c      	ldr	r3, [pc, #368]	; (404960 <read_led_board_serial_ids+0x254>)
  4047f0:	2201      	movs	r2, #1
  4047f2:	74da      	strb	r2, [r3, #19]
		print_ecdbg("Shelf 3 present\r\n");
  4047f4:	485e      	ldr	r0, [pc, #376]	; (404970 <read_led_board_serial_ids+0x264>)
  4047f6:	4b57      	ldr	r3, [pc, #348]	; (404954 <read_led_board_serial_ids+0x248>)
  4047f8:	4798      	blx	r3
	}
	

	for (int i=0; i<NUM_LED_BOARDS; i++)
  4047fa:	2300      	movs	r3, #0
  4047fc:	60bb      	str	r3, [r7, #8]
  4047fe:	e099      	b.n	404934 <read_led_board_serial_ids+0x228>
	{
		unsigned char acc = 0;
  404800:	2300      	movs	r3, #0
  404802:	71fb      	strb	r3, [r7, #7]
		
		if (ledBrd[i].present)
  404804:	4951      	ldr	r1, [pc, #324]	; (40494c <read_led_board_serial_ids+0x240>)
  404806:	68ba      	ldr	r2, [r7, #8]
  404808:	4613      	mov	r3, r2
  40480a:	00db      	lsls	r3, r3, #3
  40480c:	1a9b      	subs	r3, r3, r2
  40480e:	005b      	lsls	r3, r3, #1
  404810:	440b      	add	r3, r1
  404812:	3308      	adds	r3, #8
  404814:	781b      	ldrb	r3, [r3, #0]
  404816:	2b00      	cmp	r3, #0
  404818:	f000 8089 	beq.w	40492e <read_led_board_serial_ids+0x222>
		{
			OWWriteByte(i, 0x33); //Read ID command
  40481c:	68bb      	ldr	r3, [r7, #8]
  40481e:	b2db      	uxtb	r3, r3
  404820:	4618      	mov	r0, r3
  404822:	2133      	movs	r1, #51	; 0x33
  404824:	4b53      	ldr	r3, [pc, #332]	; (404974 <read_led_board_serial_ids+0x268>)
  404826:	4798      	blx	r3
			
			ledBrd[i].idFamily = OWReadByte(i);
  404828:	68bb      	ldr	r3, [r7, #8]
  40482a:	b2db      	uxtb	r3, r3
  40482c:	4618      	mov	r0, r3
  40482e:	4b52      	ldr	r3, [pc, #328]	; (404978 <read_led_board_serial_ids+0x26c>)
  404830:	4798      	blx	r3
  404832:	4603      	mov	r3, r0
  404834:	b2d8      	uxtb	r0, r3
  404836:	4945      	ldr	r1, [pc, #276]	; (40494c <read_led_board_serial_ids+0x240>)
  404838:	68ba      	ldr	r2, [r7, #8]
  40483a:	4613      	mov	r3, r2
  40483c:	00db      	lsls	r3, r3, #3
  40483e:	1a9b      	subs	r3, r3, r2
  404840:	005b      	lsls	r3, r3, #1
  404842:	440b      	add	r3, r1
  404844:	4602      	mov	r2, r0
  404846:	701a      	strb	r2, [r3, #0]
			
			acc = crc8_add(0x00, ledBrd[i].idFamily);
  404848:	4940      	ldr	r1, [pc, #256]	; (40494c <read_led_board_serial_ids+0x240>)
  40484a:	68ba      	ldr	r2, [r7, #8]
  40484c:	4613      	mov	r3, r2
  40484e:	00db      	lsls	r3, r3, #3
  404850:	1a9b      	subs	r3, r3, r2
  404852:	005b      	lsls	r3, r3, #1
  404854:	440b      	add	r3, r1
  404856:	781b      	ldrb	r3, [r3, #0]
  404858:	2000      	movs	r0, #0
  40485a:	4619      	mov	r1, r3
  40485c:	4b47      	ldr	r3, [pc, #284]	; (40497c <read_led_board_serial_ids+0x270>)
  40485e:	4798      	blx	r3
  404860:	4603      	mov	r3, r0
  404862:	71fb      	strb	r3, [r7, #7]
			
			for (int j=0; j<6; j++)
  404864:	2300      	movs	r3, #0
  404866:	603b      	str	r3, [r7, #0]
  404868:	e025      	b.n	4048b6 <read_led_board_serial_ids+0x1aa>
			{
				ledBrd[i].id[j] = OWReadByte(i);
  40486a:	68bb      	ldr	r3, [r7, #8]
  40486c:	b2db      	uxtb	r3, r3
  40486e:	4618      	mov	r0, r3
  404870:	4b41      	ldr	r3, [pc, #260]	; (404978 <read_led_board_serial_ids+0x26c>)
  404872:	4798      	blx	r3
  404874:	4603      	mov	r3, r0
  404876:	b2d8      	uxtb	r0, r3
  404878:	4934      	ldr	r1, [pc, #208]	; (40494c <read_led_board_serial_ids+0x240>)
  40487a:	68ba      	ldr	r2, [r7, #8]
  40487c:	4613      	mov	r3, r2
  40487e:	00db      	lsls	r3, r3, #3
  404880:	1a9b      	subs	r3, r3, r2
  404882:	005b      	lsls	r3, r3, #1
  404884:	683a      	ldr	r2, [r7, #0]
  404886:	4413      	add	r3, r2
  404888:	440b      	add	r3, r1
  40488a:	4602      	mov	r2, r0
  40488c:	705a      	strb	r2, [r3, #1]
				acc = crc8_add(acc, ledBrd[i].id[j]);
  40488e:	492f      	ldr	r1, [pc, #188]	; (40494c <read_led_board_serial_ids+0x240>)
  404890:	68ba      	ldr	r2, [r7, #8]
  404892:	4613      	mov	r3, r2
  404894:	00db      	lsls	r3, r3, #3
  404896:	1a9b      	subs	r3, r3, r2
  404898:	005b      	lsls	r3, r3, #1
  40489a:	683a      	ldr	r2, [r7, #0]
  40489c:	4413      	add	r3, r2
  40489e:	440b      	add	r3, r1
  4048a0:	785b      	ldrb	r3, [r3, #1]
  4048a2:	79fa      	ldrb	r2, [r7, #7]
  4048a4:	4610      	mov	r0, r2
  4048a6:	4619      	mov	r1, r3
  4048a8:	4b34      	ldr	r3, [pc, #208]	; (40497c <read_led_board_serial_ids+0x270>)
  4048aa:	4798      	blx	r3
  4048ac:	4603      	mov	r3, r0
  4048ae:	71fb      	strb	r3, [r7, #7]
			
			ledBrd[i].idFamily = OWReadByte(i);
			
			acc = crc8_add(0x00, ledBrd[i].idFamily);
			
			for (int j=0; j<6; j++)
  4048b0:	683b      	ldr	r3, [r7, #0]
  4048b2:	3301      	adds	r3, #1
  4048b4:	603b      	str	r3, [r7, #0]
  4048b6:	683b      	ldr	r3, [r7, #0]
  4048b8:	2b05      	cmp	r3, #5
  4048ba:	ddd6      	ble.n	40486a <read_led_board_serial_ids+0x15e>
			{
				ledBrd[i].id[j] = OWReadByte(i);
				acc = crc8_add(acc, ledBrd[i].id[j]);
			}
			
			ledBrd[i].idcsum = OWReadByte(i);
  4048bc:	68bb      	ldr	r3, [r7, #8]
  4048be:	b2db      	uxtb	r3, r3
  4048c0:	4618      	mov	r0, r3
  4048c2:	4b2d      	ldr	r3, [pc, #180]	; (404978 <read_led_board_serial_ids+0x26c>)
  4048c4:	4798      	blx	r3
  4048c6:	4603      	mov	r3, r0
  4048c8:	b2d8      	uxtb	r0, r3
  4048ca:	4920      	ldr	r1, [pc, #128]	; (40494c <read_led_board_serial_ids+0x240>)
  4048cc:	68ba      	ldr	r2, [r7, #8]
  4048ce:	4613      	mov	r3, r2
  4048d0:	00db      	lsls	r3, r3, #3
  4048d2:	1a9b      	subs	r3, r3, r2
  4048d4:	005b      	lsls	r3, r3, #1
  4048d6:	440b      	add	r3, r1
  4048d8:	4602      	mov	r2, r0
  4048da:	71da      	strb	r2, [r3, #7]
			
			if (acc != ledBrd[i].idcsum)
  4048dc:	491b      	ldr	r1, [pc, #108]	; (40494c <read_led_board_serial_ids+0x240>)
  4048de:	68ba      	ldr	r2, [r7, #8]
  4048e0:	4613      	mov	r3, r2
  4048e2:	00db      	lsls	r3, r3, #3
  4048e4:	1a9b      	subs	r3, r3, r2
  4048e6:	005b      	lsls	r3, r3, #1
  4048e8:	440b      	add	r3, r1
  4048ea:	79db      	ldrb	r3, [r3, #7]
  4048ec:	79fa      	ldrb	r2, [r7, #7]
  4048ee:	429a      	cmp	r2, r3
  4048f0:	d01d      	beq.n	40492e <read_led_board_serial_ids+0x222>
			{
				sysErr.ledBrdSerialIdCsum |= BIT(i); //SE_FAIL;
  4048f2:	4b23      	ldr	r3, [pc, #140]	; (404980 <read_led_board_serial_ids+0x274>)
  4048f4:	7b1b      	ldrb	r3, [r3, #12]
  4048f6:	b2d9      	uxtb	r1, r3
  4048f8:	2201      	movs	r2, #1
  4048fa:	68bb      	ldr	r3, [r7, #8]
  4048fc:	fa02 f303 	lsl.w	r3, r2, r3
  404900:	b2db      	uxtb	r3, r3
  404902:	460a      	mov	r2, r1
  404904:	4313      	orrs	r3, r2
  404906:	b2db      	uxtb	r3, r3
  404908:	b2da      	uxtb	r2, r3
  40490a:	4b1d      	ldr	r3, [pc, #116]	; (404980 <read_led_board_serial_ids+0x274>)
  40490c:	731a      	strb	r2, [r3, #12]
				ledBrd[i].present = 0; //crc8 wasn't valid for this ID chip, don't trust the board
  40490e:	490f      	ldr	r1, [pc, #60]	; (40494c <read_led_board_serial_ids+0x240>)
  404910:	68ba      	ldr	r2, [r7, #8]
  404912:	4613      	mov	r3, r2
  404914:	00db      	lsls	r3, r3, #3
  404916:	1a9b      	subs	r3, r3, r2
  404918:	005b      	lsls	r3, r3, #1
  40491a:	440b      	add	r3, r1
  40491c:	3308      	adds	r3, #8
  40491e:	2200      	movs	r2, #0
  404920:	701a      	strb	r2, [r3, #0]
				print_ecdbg("Invalid serial ID checksum.\r\n");
  404922:	4818      	ldr	r0, [pc, #96]	; (404984 <read_led_board_serial_ids+0x278>)
  404924:	4b0b      	ldr	r3, [pc, #44]	; (404954 <read_led_board_serial_ids+0x248>)
  404926:	4798      	blx	r3
				
				electroclaveState = STATE_CHASSIS_ERROR;
  404928:	4b17      	ldr	r3, [pc, #92]	; (404988 <read_led_board_serial_ids+0x27c>)
  40492a:	2208      	movs	r2, #8
  40492c:	701a      	strb	r2, [r3, #0]
		shelf[3].present = 1;
		print_ecdbg("Shelf 3 present\r\n");
	}
	

	for (int i=0; i<NUM_LED_BOARDS; i++)
  40492e:	68bb      	ldr	r3, [r7, #8]
  404930:	3301      	adds	r3, #1
  404932:	60bb      	str	r3, [r7, #8]
  404934:	68bb      	ldr	r3, [r7, #8]
  404936:	2b04      	cmp	r3, #4
  404938:	f77f af62 	ble.w	404800 <read_led_board_serial_ids+0xf4>
				
				electroclaveState = STATE_CHASSIS_ERROR;
			}
		}
	}
}
  40493c:	3710      	adds	r7, #16
  40493e:	46bd      	mov	sp, r7
  404940:	bd80      	pop	{r7, pc}
  404942:	bf00      	nop
  404944:	00402ecd 	.word	0x00402ecd
  404948:	00402f89 	.word	0x00402f89
  40494c:	2040165c 	.word	0x2040165c
  404950:	0040c914 	.word	0x0040c914
  404954:	004026b1 	.word	0x004026b1
  404958:	004046d9 	.word	0x004046d9
  40495c:	0040c930 	.word	0x0040c930
  404960:	204016a4 	.word	0x204016a4
  404964:	0040c934 	.word	0x0040c934
  404968:	0040c948 	.word	0x0040c948
  40496c:	0040c95c 	.word	0x0040c95c
  404970:	0040c970 	.word	0x0040c970
  404974:	00403129 	.word	0x00403129
  404978:	00403169 	.word	0x00403169
  40497c:	004031b5 	.word	0x004031b5
  404980:	204016cc 	.word	0x204016cc
  404984:	0040c984 	.word	0x0040c984
  404988:	204009c2 	.word	0x204009c2

0040498c <check_led_brd_side_lifetime>:
};

/* Each side of an LED board will get different usage */
unsigned char check_led_brd_side_lifetime(unsigned char sideIdx);
unsigned char check_led_brd_side_lifetime(unsigned char sideIdx)
{
  40498c:	b480      	push	{r7}
  40498e:	b087      	sub	sp, #28
  404990:	af00      	add	r7, sp, #0
  404992:	4603      	mov	r3, r0
  404994:	71fb      	strb	r3, [r7, #7]
	unsigned char idx;
	unsigned int hours;
	float32_t intensity = 0;
  404996:	f04f 0300 	mov.w	r3, #0
  40499a:	617b      	str	r3, [r7, #20]
	float32_t tmpSanMinutes = 0;
  40499c:	f04f 0300 	mov.w	r3, #0
  4049a0:	613b      	str	r3, [r7, #16]
	 * Find the record for this board's serial ID number, and check the usage hours and see if we
	 *	are past the 2000 hour mark. If we are, this board is considered un-usuable until it is
	 *	refurbished. 
	 */
	
	idx = ledBrdSide[sideIdx].ushdwIdx;
  4049a2:	79fa      	ldrb	r2, [r7, #7]
  4049a4:	4910      	ldr	r1, [pc, #64]	; (4049e8 <check_led_brd_side_lifetime+0x5c>)
  4049a6:	4613      	mov	r3, r2
  4049a8:	009b      	lsls	r3, r3, #2
  4049aa:	4413      	add	r3, r2
  4049ac:	440b      	add	r3, r1
  4049ae:	785b      	ldrb	r3, [r3, #1]
  4049b0:	73fb      	strb	r3, [r7, #15]
	
	
	hours = h.hrs[idx];
  4049b2:	7bfb      	ldrb	r3, [r7, #15]
  4049b4:	4a0d      	ldr	r2, [pc, #52]	; (4049ec <check_led_brd_side_lifetime+0x60>)
  4049b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  4049ba:	60bb      	str	r3, [r7, #8]
#endif 0 //debug 23feb16 this makes the board hang???	

//	ledBrdSide[sideIdx].sanitizeMinutes = 60; //DEBUG hard code to 1 minute per Christian 24jun15 take this out later
//	ledBrdSide[sideIdx].sanitizeMinutes = 255; //DEBUG hard code to 10 minutes to debug BOTDRIVE problem 31jul15 take this out later
//	ledBrdSide[sideIdx].sanitizeMinutes = 30; //DEBUG hard code to 30 minutes for sanitation tests 16jan16
	ledBrdSide[sideIdx].sanitizeMinutes = 1; //DEBUG hard code to 1 minute for trade show 25feb16
  4049bc:	79fa      	ldrb	r2, [r7, #7]
  4049be:	490a      	ldr	r1, [pc, #40]	; (4049e8 <check_led_brd_side_lifetime+0x5c>)
  4049c0:	4613      	mov	r3, r2
  4049c2:	009b      	lsls	r3, r3, #2
  4049c4:	4413      	add	r3, r2
  4049c6:	440b      	add	r3, r1
  4049c8:	2201      	movs	r2, #1
  4049ca:	701a      	strb	r2, [r3, #0]


	if (hours < 2001)
  4049cc:	68bb      	ldr	r3, [r7, #8]
  4049ce:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
  4049d2:	d801      	bhi.n	4049d8 <check_led_brd_side_lifetime+0x4c>
	{
		return LED_BOARD_SIDE_WITHIN_LIFETIME_LIMIT;
  4049d4:	2301      	movs	r3, #1
  4049d6:	e000      	b.n	4049da <check_led_brd_side_lifetime+0x4e>
	}
	else
	{
		return LED_BOARD_SIDE_PAST_LIFETIME_LIMIT;
  4049d8:	2300      	movs	r3, #0
//DEBUG 24jun15 need to function even with these errors for demo purposes		electroclaveState = STATE_CHASSIS_ERROR;
	}
}
  4049da:	4618      	mov	r0, r3
  4049dc:	371c      	adds	r7, #28
  4049de:	46bd      	mov	sp, r7
  4049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4049e4:	4770      	bx	lr
  4049e6:	bf00      	nop
  4049e8:	204016e0 	.word	0x204016e0
  4049ec:	2040170c 	.word	0x2040170c

004049f0 <check_led_brd_side_lifetimes>:

/* Aggregate the information */
void check_led_brd_side_lifetimes(void);
void check_led_brd_side_lifetimes(void)
{
  4049f0:	b580      	push	{r7, lr}
  4049f2:	b082      	sub	sp, #8
  4049f4:	af00      	add	r7, sp, #0
	unsigned char brdIdx;
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  4049f6:	2300      	movs	r3, #0
  4049f8:	607b      	str	r3, [r7, #4]
  4049fa:	e029      	b.n	404a50 <check_led_brd_side_lifetimes+0x60>
	{
		brdIdx = ledBrdSide[i].boardIdx;
  4049fc:	4917      	ldr	r1, [pc, #92]	; (404a5c <check_led_brd_side_lifetimes+0x6c>)
  4049fe:	687a      	ldr	r2, [r7, #4]
  404a00:	4613      	mov	r3, r2
  404a02:	009b      	lsls	r3, r3, #2
  404a04:	4413      	add	r3, r2
  404a06:	440b      	add	r3, r1
  404a08:	791b      	ldrb	r3, [r3, #4]
  404a0a:	70fb      	strb	r3, [r7, #3]
		
		if (ledBrd[brdIdx].present)
  404a0c:	78fa      	ldrb	r2, [r7, #3]
  404a0e:	4914      	ldr	r1, [pc, #80]	; (404a60 <check_led_brd_side_lifetimes+0x70>)
  404a10:	4613      	mov	r3, r2
  404a12:	00db      	lsls	r3, r3, #3
  404a14:	1a9b      	subs	r3, r3, r2
  404a16:	005b      	lsls	r3, r3, #1
  404a18:	440b      	add	r3, r1
  404a1a:	3308      	adds	r3, #8
  404a1c:	781b      	ldrb	r3, [r3, #0]
  404a1e:	2b00      	cmp	r3, #0
  404a20:	d013      	beq.n	404a4a <check_led_brd_side_lifetimes+0x5a>
		{
			ledBrdSide[i].maxUsageReached = !check_led_brd_side_lifetime(i);	
  404a22:	687b      	ldr	r3, [r7, #4]
  404a24:	b2db      	uxtb	r3, r3
  404a26:	4618      	mov	r0, r3
  404a28:	4b0e      	ldr	r3, [pc, #56]	; (404a64 <check_led_brd_side_lifetimes+0x74>)
  404a2a:	4798      	blx	r3
  404a2c:	4603      	mov	r3, r0
  404a2e:	2b00      	cmp	r3, #0
  404a30:	bf0c      	ite	eq
  404a32:	2301      	moveq	r3, #1
  404a34:	2300      	movne	r3, #0
  404a36:	b2db      	uxtb	r3, r3
  404a38:	4618      	mov	r0, r3
  404a3a:	4908      	ldr	r1, [pc, #32]	; (404a5c <check_led_brd_side_lifetimes+0x6c>)
  404a3c:	687a      	ldr	r2, [r7, #4]
  404a3e:	4613      	mov	r3, r2
  404a40:	009b      	lsls	r3, r3, #2
  404a42:	4413      	add	r3, r2
  404a44:	440b      	add	r3, r1
  404a46:	4602      	mov	r2, r0
  404a48:	709a      	strb	r2, [r3, #2]
void check_led_brd_side_lifetimes(void);
void check_led_brd_side_lifetimes(void)
{
	unsigned char brdIdx;
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  404a4a:	687b      	ldr	r3, [r7, #4]
  404a4c:	3301      	adds	r3, #1
  404a4e:	607b      	str	r3, [r7, #4]
  404a50:	687b      	ldr	r3, [r7, #4]
  404a52:	2b07      	cmp	r3, #7
  404a54:	ddd2      	ble.n	4049fc <check_led_brd_side_lifetimes+0xc>
		if (ledBrd[brdIdx].present)
		{
			ledBrdSide[i].maxUsageReached = !check_led_brd_side_lifetime(i);	
		}	
	}
}
  404a56:	3708      	adds	r7, #8
  404a58:	46bd      	mov	sp, r7
  404a5a:	bd80      	pop	{r7, pc}
  404a5c:	204016e0 	.word	0x204016e0
  404a60:	2040165c 	.word	0x2040165c
  404a64:	0040498d 	.word	0x0040498d

00404a68 <adc_process_task>:
extern uint32_t g_afec1_sample_data;


int16_t adc_process_task(unsigned char shelfIdx);
int16_t adc_process_task(unsigned char shelfIdx)
{
  404a68:	b580      	push	{r7, lr}
  404a6a:	b082      	sub	sp, #8
  404a6c:	af00      	add	r7, sp, #0
  404a6e:	4603      	mov	r3, r0
  404a70:	71fb      	strb	r3, [r7, #7]
	
	switch(shelfIdx)
  404a72:	79fb      	ldrb	r3, [r7, #7]
  404a74:	2b03      	cmp	r3, #3
  404a76:	f200 8083 	bhi.w	404b80 <adc_process_task+0x118>
  404a7a:	a201      	add	r2, pc, #4	; (adr r2, 404a80 <adc_process_task+0x18>)
  404a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404a80:	00404a91 	.word	0x00404a91
  404a84:	00404acd 	.word	0x00404acd
  404a88:	00404b09 	.word	0x00404b09
  404a8c:	00404b45 	.word	0x00404b45
	{
		case 0:
			afec_channel_enable(AFEC1, AFEC_CHANNEL_9);
  404a90:	4840      	ldr	r0, [pc, #256]	; (404b94 <adc_process_task+0x12c>)
  404a92:	2109      	movs	r1, #9
  404a94:	4b40      	ldr	r3, [pc, #256]	; (404b98 <adc_process_task+0x130>)
  404a96:	4798      	blx	r3
			afec_start_software_conversion(AFEC1);
  404a98:	483e      	ldr	r0, [pc, #248]	; (404b94 <adc_process_task+0x12c>)
  404a9a:	4b40      	ldr	r3, [pc, #256]	; (404b9c <adc_process_task+0x134>)
  404a9c:	4798      	blx	r3
			is_conversion_done = false;
  404a9e:	4b40      	ldr	r3, [pc, #256]	; (404ba0 <adc_process_task+0x138>)
  404aa0:	2200      	movs	r2, #0
  404aa2:	701a      	strb	r2, [r3, #0]
			while (is_conversion_done == false);
  404aa4:	bf00      	nop
  404aa6:	4b3e      	ldr	r3, [pc, #248]	; (404ba0 <adc_process_task+0x138>)
  404aa8:	781b      	ldrb	r3, [r3, #0]
  404aaa:	f083 0301 	eor.w	r3, r3, #1
  404aae:	b2db      	uxtb	r3, r3
  404ab0:	2b00      	cmp	r3, #0
  404ab2:	d1f8      	bne.n	404aa6 <adc_process_task+0x3e>
			bluesense_buf[shelfIdx] = g_afec1_sample_data;
  404ab4:	79fb      	ldrb	r3, [r7, #7]
  404ab6:	4a3b      	ldr	r2, [pc, #236]	; (404ba4 <adc_process_task+0x13c>)
  404ab8:	6812      	ldr	r2, [r2, #0]
  404aba:	b291      	uxth	r1, r2
  404abc:	4a3a      	ldr	r2, [pc, #232]	; (404ba8 <adc_process_task+0x140>)
  404abe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			afec_channel_disable(AFEC1, AFEC_CHANNEL_9);
  404ac2:	4834      	ldr	r0, [pc, #208]	; (404b94 <adc_process_task+0x12c>)
  404ac4:	2109      	movs	r1, #9
  404ac6:	4b39      	ldr	r3, [pc, #228]	; (404bac <adc_process_task+0x144>)
  404ac8:	4798      	blx	r3
			break;
  404aca:	e059      	b.n	404b80 <adc_process_task+0x118>
		case 1:
			afec_channel_enable(AFEC0, AFEC_CHANNEL_4);
  404acc:	4838      	ldr	r0, [pc, #224]	; (404bb0 <adc_process_task+0x148>)
  404ace:	2104      	movs	r1, #4
  404ad0:	4b31      	ldr	r3, [pc, #196]	; (404b98 <adc_process_task+0x130>)
  404ad2:	4798      	blx	r3
			afec_start_software_conversion(AFEC0);
  404ad4:	4836      	ldr	r0, [pc, #216]	; (404bb0 <adc_process_task+0x148>)
  404ad6:	4b31      	ldr	r3, [pc, #196]	; (404b9c <adc_process_task+0x134>)
  404ad8:	4798      	blx	r3
			is_conversion_done = false;
  404ada:	4b31      	ldr	r3, [pc, #196]	; (404ba0 <adc_process_task+0x138>)
  404adc:	2200      	movs	r2, #0
  404ade:	701a      	strb	r2, [r3, #0]
			while (is_conversion_done == false);
  404ae0:	bf00      	nop
  404ae2:	4b2f      	ldr	r3, [pc, #188]	; (404ba0 <adc_process_task+0x138>)
  404ae4:	781b      	ldrb	r3, [r3, #0]
  404ae6:	f083 0301 	eor.w	r3, r3, #1
  404aea:	b2db      	uxtb	r3, r3
  404aec:	2b00      	cmp	r3, #0
  404aee:	d1f8      	bne.n	404ae2 <adc_process_task+0x7a>
			bluesense_buf[shelfIdx] = g_afec0_sample_data;
  404af0:	79fb      	ldrb	r3, [r7, #7]
  404af2:	4a30      	ldr	r2, [pc, #192]	; (404bb4 <adc_process_task+0x14c>)
  404af4:	6812      	ldr	r2, [r2, #0]
  404af6:	b291      	uxth	r1, r2
  404af8:	4a2b      	ldr	r2, [pc, #172]	; (404ba8 <adc_process_task+0x140>)
  404afa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			afec_channel_disable(AFEC0, AFEC_CHANNEL_4);
  404afe:	482c      	ldr	r0, [pc, #176]	; (404bb0 <adc_process_task+0x148>)
  404b00:	2104      	movs	r1, #4
  404b02:	4b2a      	ldr	r3, [pc, #168]	; (404bac <adc_process_task+0x144>)
  404b04:	4798      	blx	r3
			break;
  404b06:	e03b      	b.n	404b80 <adc_process_task+0x118>
		case 2:
			afec_channel_enable(AFEC1, AFEC_CHANNEL_4);
  404b08:	4822      	ldr	r0, [pc, #136]	; (404b94 <adc_process_task+0x12c>)
  404b0a:	2104      	movs	r1, #4
  404b0c:	4b22      	ldr	r3, [pc, #136]	; (404b98 <adc_process_task+0x130>)
  404b0e:	4798      	blx	r3
			afec_start_software_conversion(AFEC1);
  404b10:	4820      	ldr	r0, [pc, #128]	; (404b94 <adc_process_task+0x12c>)
  404b12:	4b22      	ldr	r3, [pc, #136]	; (404b9c <adc_process_task+0x134>)
  404b14:	4798      	blx	r3
			is_conversion_done = false;
  404b16:	4b22      	ldr	r3, [pc, #136]	; (404ba0 <adc_process_task+0x138>)
  404b18:	2200      	movs	r2, #0
  404b1a:	701a      	strb	r2, [r3, #0]
			while (is_conversion_done == false);
  404b1c:	bf00      	nop
  404b1e:	4b20      	ldr	r3, [pc, #128]	; (404ba0 <adc_process_task+0x138>)
  404b20:	781b      	ldrb	r3, [r3, #0]
  404b22:	f083 0301 	eor.w	r3, r3, #1
  404b26:	b2db      	uxtb	r3, r3
  404b28:	2b00      	cmp	r3, #0
  404b2a:	d1f8      	bne.n	404b1e <adc_process_task+0xb6>
			bluesense_buf[shelfIdx] = g_afec1_sample_data;
  404b2c:	79fb      	ldrb	r3, [r7, #7]
  404b2e:	4a1d      	ldr	r2, [pc, #116]	; (404ba4 <adc_process_task+0x13c>)
  404b30:	6812      	ldr	r2, [r2, #0]
  404b32:	b291      	uxth	r1, r2
  404b34:	4a1c      	ldr	r2, [pc, #112]	; (404ba8 <adc_process_task+0x140>)
  404b36:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			afec_channel_disable(AFEC1, AFEC_CHANNEL_4);
  404b3a:	4816      	ldr	r0, [pc, #88]	; (404b94 <adc_process_task+0x12c>)
  404b3c:	2104      	movs	r1, #4
  404b3e:	4b1b      	ldr	r3, [pc, #108]	; (404bac <adc_process_task+0x144>)
  404b40:	4798      	blx	r3
			break;
  404b42:	e01d      	b.n	404b80 <adc_process_task+0x118>
		case 3:
			afec_channel_enable(AFEC1, AFEC_CHANNEL_5);
  404b44:	4813      	ldr	r0, [pc, #76]	; (404b94 <adc_process_task+0x12c>)
  404b46:	2105      	movs	r1, #5
  404b48:	4b13      	ldr	r3, [pc, #76]	; (404b98 <adc_process_task+0x130>)
  404b4a:	4798      	blx	r3
			afec_start_software_conversion(AFEC1);
  404b4c:	4811      	ldr	r0, [pc, #68]	; (404b94 <adc_process_task+0x12c>)
  404b4e:	4b13      	ldr	r3, [pc, #76]	; (404b9c <adc_process_task+0x134>)
  404b50:	4798      	blx	r3
			is_conversion_done = false;
  404b52:	4b13      	ldr	r3, [pc, #76]	; (404ba0 <adc_process_task+0x138>)
  404b54:	2200      	movs	r2, #0
  404b56:	701a      	strb	r2, [r3, #0]
			while (is_conversion_done == false);
  404b58:	bf00      	nop
  404b5a:	4b11      	ldr	r3, [pc, #68]	; (404ba0 <adc_process_task+0x138>)
  404b5c:	781b      	ldrb	r3, [r3, #0]
  404b5e:	f083 0301 	eor.w	r3, r3, #1
  404b62:	b2db      	uxtb	r3, r3
  404b64:	2b00      	cmp	r3, #0
  404b66:	d1f8      	bne.n	404b5a <adc_process_task+0xf2>
			bluesense_buf[shelfIdx] = g_afec1_sample_data;
  404b68:	79fb      	ldrb	r3, [r7, #7]
  404b6a:	4a0e      	ldr	r2, [pc, #56]	; (404ba4 <adc_process_task+0x13c>)
  404b6c:	6812      	ldr	r2, [r2, #0]
  404b6e:	b291      	uxth	r1, r2
  404b70:	4a0d      	ldr	r2, [pc, #52]	; (404ba8 <adc_process_task+0x140>)
  404b72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			afec_channel_disable(AFEC1, AFEC_CHANNEL_5);
  404b76:	4807      	ldr	r0, [pc, #28]	; (404b94 <adc_process_task+0x12c>)
  404b78:	2105      	movs	r1, #5
  404b7a:	4b0c      	ldr	r3, [pc, #48]	; (404bac <adc_process_task+0x144>)
  404b7c:	4798      	blx	r3
			break;		
  404b7e:	bf00      	nop
	}
	
	return bluesense_buf[shelfIdx];
  404b80:	79fb      	ldrb	r3, [r7, #7]
  404b82:	4a09      	ldr	r2, [pc, #36]	; (404ba8 <adc_process_task+0x140>)
  404b84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  404b88:	b21b      	sxth	r3, r3
}
  404b8a:	4618      	mov	r0, r3
  404b8c:	3708      	adds	r7, #8
  404b8e:	46bd      	mov	sp, r7
  404b90:	bd80      	pop	{r7, pc}
  404b92:	bf00      	nop
  404b94:	40064000 	.word	0x40064000
  404b98:	004040e1 	.word	0x004040e1
  404b9c:	004040c9 	.word	0x004040c9
  404ba0:	204009b8 	.word	0x204009b8
  404ba4:	20400b10 	.word	0x20400b10
  404ba8:	20401354 	.word	0x20401354
  404bac:	00404129 	.word	0x00404129
  404bb0:	4003c000 	.word	0x4003c000
  404bb4:	2040134c 	.word	0x2040134c

00404bb8 <check_shelf_for_devices>:
	DEVICES_PRESENT
};

unsigned char check_shelf_for_devices(unsigned char shelfPosition);
unsigned char check_shelf_for_devices(unsigned char shelfPosition)
{
  404bb8:	b590      	push	{r4, r7, lr}
  404bba:	b0a1      	sub	sp, #132	; 0x84
  404bbc:	af02      	add	r7, sp, #8
  404bbe:	4603      	mov	r3, r0
  404bc0:	71fb      	strb	r3, [r7, #7]
	uint16_t bluesense[8] = {0,0,0,0,0,0,0,0};
  404bc2:	2300      	movs	r3, #0
  404bc4:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
  404bc8:	2300      	movs	r3, #0
  404bca:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
  404bce:	2300      	movs	r3, #0
  404bd0:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
  404bd4:	2300      	movs	r3, #0
  404bd6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
  404bda:	2300      	movs	r3, #0
  404bdc:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
  404be0:	2300      	movs	r3, #0
  404be2:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
  404be6:	2300      	movs	r3, #0
  404be8:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
  404bec:	2300      	movs	r3, #0
  404bee:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	unsigned long bluesenseAccumulated = 0;
  404bf2:	2300      	movs	r3, #0
  404bf4:	677b      	str	r3, [r7, #116]	; 0x74
	unsigned int bluesenseAvg = 0;
  404bf6:	2300      	movs	r3, #0
  404bf8:	66bb      	str	r3, [r7, #104]	; 0x68
	
	char str[80];
	
	led_shelf(shelfPosition, LED_ON); //TODO: do we finish this task fast enough to not check the door latch in here? Can't have LEDs on if the door opens
  404bfa:	79fb      	ldrb	r3, [r7, #7]
  404bfc:	4618      	mov	r0, r3
  404bfe:	2101      	movs	r1, #1
  404c00:	4b37      	ldr	r3, [pc, #220]	; (404ce0 <check_shelf_for_devices+0x128>)
  404c02:	4798      	blx	r3
	
	mdelay(100); //30may15 was 50ms, trying 100 to see if we can get more consistent
  404c04:	2064      	movs	r0, #100	; 0x64
  404c06:	4b37      	ldr	r3, [pc, #220]	; (404ce4 <check_shelf_for_devices+0x12c>)
  404c08:	4798      	blx	r3
		
	//Read bluesense for this shelf

	for (int i=0; i<8; i++)
  404c0a:	2300      	movs	r3, #0
  404c0c:	673b      	str	r3, [r7, #112]	; 0x70
  404c0e:	e025      	b.n	404c5c <check_shelf_for_devices+0xa4>
	{
		bluesense[i] = adc_process_task(shelfPosition);
  404c10:	79fb      	ldrb	r3, [r7, #7]
  404c12:	4618      	mov	r0, r3
  404c14:	4b34      	ldr	r3, [pc, #208]	; (404ce8 <check_shelf_for_devices+0x130>)
  404c16:	4798      	blx	r3
  404c18:	4603      	mov	r3, r0
  404c1a:	b29a      	uxth	r2, r3
  404c1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  404c1e:	005b      	lsls	r3, r3, #1
  404c20:	f107 0178 	add.w	r1, r7, #120	; 0x78
  404c24:	440b      	add	r3, r1
  404c26:	f823 2c20 	strh.w	r2, [r3, #-32]
		
		if (bluesense[i] & 0x8000) //don't try to average negative numbers
  404c2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  404c2c:	005b      	lsls	r3, r3, #1
  404c2e:	f107 0278 	add.w	r2, r7, #120	; 0x78
  404c32:	4413      	add	r3, r2
  404c34:	f833 3c20 	ldrh.w	r3, [r3, #-32]
  404c38:	b29b      	uxth	r3, r3
  404c3a:	b21b      	sxth	r3, r3
  404c3c:	2b00      	cmp	r3, #0
  404c3e:	db0a      	blt.n	404c56 <check_shelf_for_devices+0x9e>
		{
			bluesenseAccumulated += 0;
		}
		else
		{
			bluesenseAccumulated += bluesense[i];
  404c40:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  404c42:	005b      	lsls	r3, r3, #1
  404c44:	f107 0278 	add.w	r2, r7, #120	; 0x78
  404c48:	4413      	add	r3, r2
  404c4a:	f833 3c20 	ldrh.w	r3, [r3, #-32]
  404c4e:	461a      	mov	r2, r3
  404c50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  404c52:	4413      	add	r3, r2
  404c54:	677b      	str	r3, [r7, #116]	; 0x74
	
	mdelay(100); //30may15 was 50ms, trying 100 to see if we can get more consistent
		
	//Read bluesense for this shelf

	for (int i=0; i<8; i++)
  404c56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  404c58:	3301      	adds	r3, #1
  404c5a:	673b      	str	r3, [r7, #112]	; 0x70
  404c5c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  404c5e:	2b07      	cmp	r3, #7
  404c60:	ddd6      	ble.n	404c10 <check_shelf_for_devices+0x58>
		{
			bluesenseAccumulated += bluesense[i];
		}
	}
	
	bluesenseAvg = bluesenseAccumulated/8;
  404c62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  404c64:	08db      	lsrs	r3, r3, #3
  404c66:	66bb      	str	r3, [r7, #104]	; 0x68
	
	led_shelf(shelfPosition, LED_OFF);
  404c68:	79fb      	ldrb	r3, [r7, #7]
  404c6a:	4618      	mov	r0, r3
  404c6c:	2100      	movs	r1, #0
  404c6e:	4b1c      	ldr	r3, [pc, #112]	; (404ce0 <check_shelf_for_devices+0x128>)
  404c70:	4798      	blx	r3
	
	memset(str,0x00, 80);
  404c72:	f107 0308 	add.w	r3, r7, #8
  404c76:	4618      	mov	r0, r3
  404c78:	2100      	movs	r1, #0
  404c7a:	2250      	movs	r2, #80	; 0x50
  404c7c:	4b1b      	ldr	r3, [pc, #108]	; (404cec <check_shelf_for_devices+0x134>)
  404c7e:	4798      	blx	r3

	for (int i=0; i<8; i++)
  404c80:	2300      	movs	r3, #0
  404c82:	66fb      	str	r3, [r7, #108]	; 0x6c
  404c84:	e018      	b.n	404cb8 <check_shelf_for_devices+0x100>
	{
		sprintf(str, "shelf %d: bluesense[%d]=0x%X\r\n", shelfPosition, i, bluesense[i]);
  404c86:	79fa      	ldrb	r2, [r7, #7]
  404c88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  404c8a:	005b      	lsls	r3, r3, #1
  404c8c:	f107 0178 	add.w	r1, r7, #120	; 0x78
  404c90:	440b      	add	r3, r1
  404c92:	f833 3c20 	ldrh.w	r3, [r3, #-32]
  404c96:	4619      	mov	r1, r3
  404c98:	f107 0308 	add.w	r3, r7, #8
  404c9c:	9100      	str	r1, [sp, #0]
  404c9e:	4618      	mov	r0, r3
  404ca0:	4913      	ldr	r1, [pc, #76]	; (404cf0 <check_shelf_for_devices+0x138>)
  404ca2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  404ca4:	4c13      	ldr	r4, [pc, #76]	; (404cf4 <check_shelf_for_devices+0x13c>)
  404ca6:	47a0      	blx	r4
		print_ecdbg(str);
  404ca8:	f107 0308 	add.w	r3, r7, #8
  404cac:	4618      	mov	r0, r3
  404cae:	4b12      	ldr	r3, [pc, #72]	; (404cf8 <check_shelf_for_devices+0x140>)
  404cb0:	4798      	blx	r3
	
	led_shelf(shelfPosition, LED_OFF);
	
	memset(str,0x00, 80);

	for (int i=0; i<8; i++)
  404cb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  404cb4:	3301      	adds	r3, #1
  404cb6:	66fb      	str	r3, [r7, #108]	; 0x6c
  404cb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  404cba:	2b07      	cmp	r3, #7
  404cbc:	dde3      	ble.n	404c86 <check_shelf_for_devices+0xce>
	{
		sprintf(str, "shelf %d: bluesense[%d]=0x%X\r\n", shelfPosition, i, bluesense[i]);
		print_ecdbg(str);
	}

	if ((bluesenseAvg < 0xC00) ||  (bluesenseAvg & 0x8000))//full range for 12 bit number is 0xFFF, but this number is 2's complement meaning it can (and it does) go negative
  404cbe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  404cc0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
  404cc4:	d304      	bcc.n	404cd0 <check_shelf_for_devices+0x118>
  404cc6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  404cc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  404ccc:	2b00      	cmp	r3, #0
  404cce:	d001      	beq.n	404cd4 <check_shelf_for_devices+0x11c>
	{
		return DEVICES_PRESENT;
  404cd0:	2301      	movs	r3, #1
  404cd2:	e000      	b.n	404cd6 <check_shelf_for_devices+0x11e>
	}
	else
	{
		return NO_DEVICES_PRESENT;
  404cd4:	2300      	movs	r3, #0
	}
}
  404cd6:	4618      	mov	r0, r3
  404cd8:	377c      	adds	r7, #124	; 0x7c
  404cda:	46bd      	mov	sp, r7
  404cdc:	bd90      	pop	{r4, r7, pc}
  404cde:	bf00      	nop
  404ce0:	00402a45 	.word	0x00402a45
  404ce4:	00403a49 	.word	0x00403a49
  404ce8:	00404a69 	.word	0x00404a69
  404cec:	00407021 	.word	0x00407021
  404cf0:	0040c9a4 	.word	0x0040c9a4
  404cf4:	0040723d 	.word	0x0040723d
  404cf8:	004026b1 	.word	0x004026b1

00404cfc <check_shelves_for_devices>:

void check_shelves_for_devices(void);
void check_shelves_for_devices(void)
{
  404cfc:	b580      	push	{r7, lr}
  404cfe:	b082      	sub	sp, #8
  404d00:	af00      	add	r7, sp, #0
	for (int i=0; i<NUM_SHELVES; i++)
  404d02:	2300      	movs	r3, #0
  404d04:	607b      	str	r3, [r7, #4]
  404d06:	e02d      	b.n	404d64 <check_shelves_for_devices+0x68>
	{
		if (shelf[i].present)
  404d08:	4919      	ldr	r1, [pc, #100]	; (404d70 <check_shelves_for_devices+0x74>)
  404d0a:	687a      	ldr	r2, [r7, #4]
  404d0c:	4613      	mov	r3, r2
  404d0e:	009b      	lsls	r3, r3, #2
  404d10:	4413      	add	r3, r2
  404d12:	440b      	add	r3, r1
  404d14:	791b      	ldrb	r3, [r3, #4]
  404d16:	2b00      	cmp	r3, #0
  404d18:	d021      	beq.n	404d5e <check_shelves_for_devices+0x62>
		{
			shelf[i].devicesPresent = check_shelf_for_devices(i);
  404d1a:	687b      	ldr	r3, [r7, #4]
  404d1c:	b2db      	uxtb	r3, r3
  404d1e:	4618      	mov	r0, r3
  404d20:	4b14      	ldr	r3, [pc, #80]	; (404d74 <check_shelves_for_devices+0x78>)
  404d22:	4798      	blx	r3
  404d24:	4603      	mov	r3, r0
  404d26:	4618      	mov	r0, r3
  404d28:	4911      	ldr	r1, [pc, #68]	; (404d70 <check_shelves_for_devices+0x74>)
  404d2a:	687a      	ldr	r2, [r7, #4]
  404d2c:	4613      	mov	r3, r2
  404d2e:	009b      	lsls	r3, r3, #2
  404d30:	4413      	add	r3, r2
  404d32:	440b      	add	r3, r1
  404d34:	4602      	mov	r2, r0
  404d36:	70da      	strb	r2, [r3, #3]
			
			if (shelf[i].devicesPresent)
  404d38:	490d      	ldr	r1, [pc, #52]	; (404d70 <check_shelves_for_devices+0x74>)
  404d3a:	687a      	ldr	r2, [r7, #4]
  404d3c:	4613      	mov	r3, r2
  404d3e:	009b      	lsls	r3, r3, #2
  404d40:	4413      	add	r3, r2
  404d42:	440b      	add	r3, r1
  404d44:	78db      	ldrb	r3, [r3, #3]
  404d46:	2b00      	cmp	r3, #0
  404d48:	d009      	beq.n	404d5e <check_shelves_for_devices+0x62>
			{
				print_ecdbg("Devices detected on shelf ");
  404d4a:	480b      	ldr	r0, [pc, #44]	; (404d78 <check_shelves_for_devices+0x7c>)
  404d4c:	4b0b      	ldr	r3, [pc, #44]	; (404d7c <check_shelves_for_devices+0x80>)
  404d4e:	4798      	blx	r3
				print_ecdbg_num(i);
  404d50:	687b      	ldr	r3, [r7, #4]
  404d52:	4618      	mov	r0, r3
  404d54:	4b0a      	ldr	r3, [pc, #40]	; (404d80 <check_shelves_for_devices+0x84>)
  404d56:	4798      	blx	r3
				print_ecdbg("\r\n");
  404d58:	480a      	ldr	r0, [pc, #40]	; (404d84 <check_shelves_for_devices+0x88>)
  404d5a:	4b08      	ldr	r3, [pc, #32]	; (404d7c <check_shelves_for_devices+0x80>)
  404d5c:	4798      	blx	r3
}

void check_shelves_for_devices(void);
void check_shelves_for_devices(void)
{
	for (int i=0; i<NUM_SHELVES; i++)
  404d5e:	687b      	ldr	r3, [r7, #4]
  404d60:	3301      	adds	r3, #1
  404d62:	607b      	str	r3, [r7, #4]
  404d64:	687b      	ldr	r3, [r7, #4]
  404d66:	2b03      	cmp	r3, #3
  404d68:	ddce      	ble.n	404d08 <check_shelves_for_devices+0xc>
				print_ecdbg_num(i);
				print_ecdbg("\r\n");
			}
		}
	}
}
  404d6a:	3708      	adds	r7, #8
  404d6c:	46bd      	mov	sp, r7
  404d6e:	bd80      	pop	{r7, pc}
  404d70:	204016a4 	.word	0x204016a4
  404d74:	00404bb9 	.word	0x00404bb9
  404d78:	0040c9c4 	.word	0x0040c9c4
  404d7c:	004026b1 	.word	0x004026b1
  404d80:	004046d9 	.word	0x004046d9
  404d84:	0040c930 	.word	0x0040c930

00404d88 <print_pca9952_errors>:


void print_pca9952_errors(unsigned char sideSel, unsigned char eflag0, unsigned char eflag1);
void print_pca9952_errors(unsigned char sideSel, unsigned char eflag0, unsigned char eflag1)
{
  404d88:	b580      	push	{r7, lr}
  404d8a:	b086      	sub	sp, #24
  404d8c:	af00      	add	r7, sp, #0
  404d8e:	4603      	mov	r3, r0
  404d90:	71fb      	strb	r3, [r7, #7]
  404d92:	460b      	mov	r3, r1
  404d94:	71bb      	strb	r3, [r7, #6]
  404d96:	4613      	mov	r3, r2
  404d98:	717b      	strb	r3, [r7, #5]
	unsigned char bit;
	
	switch (sideSel)
  404d9a:	79fb      	ldrb	r3, [r7, #7]
  404d9c:	2b00      	cmp	r3, #0
  404d9e:	d03c      	beq.n	404e1a <print_pca9952_errors+0x92>
  404da0:	2b01      	cmp	r3, #1
  404da2:	f040 8096 	bne.w	404ed2 <print_pca9952_errors+0x14a>
	{
		case TOP:
			print_ecdbg("PCA9952 Error(s) on TOPDRIVE ");
  404da6:	484c      	ldr	r0, [pc, #304]	; (404ed8 <print_pca9952_errors+0x150>)
  404da8:	4b4c      	ldr	r3, [pc, #304]	; (404edc <print_pca9952_errors+0x154>)
  404daa:	4798      	blx	r3
			
			for (int i=0; i<8; i++)
  404dac:	2300      	movs	r3, #0
  404dae:	617b      	str	r3, [r7, #20]
  404db0:	e022      	b.n	404df8 <print_pca9952_errors+0x70>
			{
				bit = (1 << i);
  404db2:	2201      	movs	r2, #1
  404db4:	697b      	ldr	r3, [r7, #20]
  404db6:	fa02 f303 	lsl.w	r3, r2, r3
  404dba:	72fb      	strb	r3, [r7, #11]
				if (bit & eflag0)
  404dbc:	7afa      	ldrb	r2, [r7, #11]
  404dbe:	79bb      	ldrb	r3, [r7, #6]
  404dc0:	4013      	ands	r3, r2
  404dc2:	b2db      	uxtb	r3, r3
  404dc4:	2b00      	cmp	r3, #0
  404dc6:	d014      	beq.n	404df2 <print_pca9952_errors+0x6a>
				{
					print_ecdbg_num(i);
  404dc8:	697b      	ldr	r3, [r7, #20]
  404dca:	4618      	mov	r0, r3
  404dcc:	4b44      	ldr	r3, [pc, #272]	; (404ee0 <print_pca9952_errors+0x158>)
  404dce:	4798      	blx	r3
					print_ecdbg(" ");
  404dd0:	4844      	ldr	r0, [pc, #272]	; (404ee4 <print_pca9952_errors+0x15c>)
  404dd2:	4b42      	ldr	r3, [pc, #264]	; (404edc <print_pca9952_errors+0x154>)
  404dd4:	4798      	blx	r3
					sysErr.topdrive |= BIT(i); //SE_FAIL
  404dd6:	4b44      	ldr	r3, [pc, #272]	; (404ee8 <print_pca9952_errors+0x160>)
  404dd8:	781b      	ldrb	r3, [r3, #0]
  404dda:	b2d9      	uxtb	r1, r3
  404ddc:	2201      	movs	r2, #1
  404dde:	697b      	ldr	r3, [r7, #20]
  404de0:	fa02 f303 	lsl.w	r3, r2, r3
  404de4:	b2db      	uxtb	r3, r3
  404de6:	460a      	mov	r2, r1
  404de8:	4313      	orrs	r3, r2
  404dea:	b2db      	uxtb	r3, r3
  404dec:	b2da      	uxtb	r2, r3
  404dee:	4b3e      	ldr	r3, [pc, #248]	; (404ee8 <print_pca9952_errors+0x160>)
  404df0:	701a      	strb	r2, [r3, #0]
	switch (sideSel)
	{
		case TOP:
			print_ecdbg("PCA9952 Error(s) on TOPDRIVE ");
			
			for (int i=0; i<8; i++)
  404df2:	697b      	ldr	r3, [r7, #20]
  404df4:	3301      	adds	r3, #1
  404df6:	617b      	str	r3, [r7, #20]
  404df8:	697b      	ldr	r3, [r7, #20]
  404dfa:	2b07      	cmp	r3, #7
  404dfc:	ddd9      	ble.n	404db2 <print_pca9952_errors+0x2a>
					sysErr.topdrive |= BIT(i); //SE_FAIL
//DEBUG 24jun15 need to function even with these errors for demo purposes					electroclaveState = STATE_CHASSIS_ERROR;
				}
			}
			
			print_ecdbg("\r\n");
  404dfe:	483b      	ldr	r0, [pc, #236]	; (404eec <print_pca9952_errors+0x164>)
  404e00:	4b36      	ldr	r3, [pc, #216]	; (404edc <print_pca9952_errors+0x154>)
  404e02:	4798      	blx	r3
			
			if (eflag1 != 0)
  404e04:	797b      	ldrb	r3, [r7, #5]
  404e06:	2b00      	cmp	r3, #0
  404e08:	d006      	beq.n	404e18 <print_pca9952_errors+0x90>
			{
				print_ecdbg("ERROR on unused channels: PCA9952 - Controller board U7\r\n");
  404e0a:	4839      	ldr	r0, [pc, #228]	; (404ef0 <print_pca9952_errors+0x168>)
  404e0c:	4b33      	ldr	r3, [pc, #204]	; (404edc <print_pca9952_errors+0x154>)
  404e0e:	4798      	blx	r3
				electroclaveState = STATE_CHASSIS_ERROR;
  404e10:	4b38      	ldr	r3, [pc, #224]	; (404ef4 <print_pca9952_errors+0x16c>)
  404e12:	2208      	movs	r2, #8
  404e14:	701a      	strb	r2, [r3, #0]
			}
			
			break;
  404e16:	e05c      	b.n	404ed2 <print_pca9952_errors+0x14a>
  404e18:	e05b      	b.n	404ed2 <print_pca9952_errors+0x14a>

		case BOTTOM:
			print_ecdbg("PCA9952 Error(s) on BOTDRIVE ");
  404e1a:	4837      	ldr	r0, [pc, #220]	; (404ef8 <print_pca9952_errors+0x170>)
  404e1c:	4b2f      	ldr	r3, [pc, #188]	; (404edc <print_pca9952_errors+0x154>)
  404e1e:	4798      	blx	r3
			
			for (int i=0; i<8; i++)
  404e20:	2300      	movs	r3, #0
  404e22:	613b      	str	r3, [r7, #16]
  404e24:	e01d      	b.n	404e62 <print_pca9952_errors+0xda>
			{
				bit = (1 << i);
  404e26:	2201      	movs	r2, #1
  404e28:	693b      	ldr	r3, [r7, #16]
  404e2a:	fa02 f303 	lsl.w	r3, r2, r3
  404e2e:	72fb      	strb	r3, [r7, #11]
				if (bit & eflag0)
  404e30:	7afa      	ldrb	r2, [r7, #11]
  404e32:	79bb      	ldrb	r3, [r7, #6]
  404e34:	4013      	ands	r3, r2
  404e36:	b2db      	uxtb	r3, r3
  404e38:	2b00      	cmp	r3, #0
  404e3a:	d00f      	beq.n	404e5c <print_pca9952_errors+0xd4>
				{
					print_ecdbg_num(i);
  404e3c:	693b      	ldr	r3, [r7, #16]
  404e3e:	4618      	mov	r0, r3
  404e40:	4b27      	ldr	r3, [pc, #156]	; (404ee0 <print_pca9952_errors+0x158>)
  404e42:	4798      	blx	r3
					print_ecdbg(" ");
  404e44:	4827      	ldr	r0, [pc, #156]	; (404ee4 <print_pca9952_errors+0x15c>)
  404e46:	4b25      	ldr	r3, [pc, #148]	; (404edc <print_pca9952_errors+0x154>)
  404e48:	4798      	blx	r3
					sysErr.botdrive |= BIT(i); //SE_FAIL;
  404e4a:	4b27      	ldr	r3, [pc, #156]	; (404ee8 <print_pca9952_errors+0x160>)
  404e4c:	685b      	ldr	r3, [r3, #4]
  404e4e:	2101      	movs	r1, #1
  404e50:	693a      	ldr	r2, [r7, #16]
  404e52:	fa01 f202 	lsl.w	r2, r1, r2
  404e56:	4313      	orrs	r3, r2
  404e58:	4a23      	ldr	r2, [pc, #140]	; (404ee8 <print_pca9952_errors+0x160>)
  404e5a:	6053      	str	r3, [r2, #4]
			break;

		case BOTTOM:
			print_ecdbg("PCA9952 Error(s) on BOTDRIVE ");
			
			for (int i=0; i<8; i++)
  404e5c:	693b      	ldr	r3, [r7, #16]
  404e5e:	3301      	adds	r3, #1
  404e60:	613b      	str	r3, [r7, #16]
  404e62:	693b      	ldr	r3, [r7, #16]
  404e64:	2b07      	cmp	r3, #7
  404e66:	ddde      	ble.n	404e26 <print_pca9952_errors+0x9e>
					sysErr.botdrive |= BIT(i); //SE_FAIL;
//DEBUG 24jun15 need to function even with these errors for demo purposes					electroclaveState = STATE_CHASSIS_ERROR;
				}
			}
			
			for (int i=0; i<4; i++)
  404e68:	2300      	movs	r3, #0
  404e6a:	60fb      	str	r3, [r7, #12]
  404e6c:	e01f      	b.n	404eae <print_pca9952_errors+0x126>
			{
				bit = (1 << i);
  404e6e:	2201      	movs	r2, #1
  404e70:	68fb      	ldr	r3, [r7, #12]
  404e72:	fa02 f303 	lsl.w	r3, r2, r3
  404e76:	72fb      	strb	r3, [r7, #11]
				if (bit & eflag1)
  404e78:	7afa      	ldrb	r2, [r7, #11]
  404e7a:	797b      	ldrb	r3, [r7, #5]
  404e7c:	4013      	ands	r3, r2
  404e7e:	b2db      	uxtb	r3, r3
  404e80:	2b00      	cmp	r3, #0
  404e82:	d011      	beq.n	404ea8 <print_pca9952_errors+0x120>
				{
					print_ecdbg_num((i+8));
  404e84:	68fb      	ldr	r3, [r7, #12]
  404e86:	3308      	adds	r3, #8
  404e88:	4618      	mov	r0, r3
  404e8a:	4b15      	ldr	r3, [pc, #84]	; (404ee0 <print_pca9952_errors+0x158>)
  404e8c:	4798      	blx	r3
					print_ecdbg(" ");
  404e8e:	4815      	ldr	r0, [pc, #84]	; (404ee4 <print_pca9952_errors+0x15c>)
  404e90:	4b12      	ldr	r3, [pc, #72]	; (404edc <print_pca9952_errors+0x154>)
  404e92:	4798      	blx	r3
					sysErr.botdrive |= BIT(i+8); //SE_FAIL;
  404e94:	4b14      	ldr	r3, [pc, #80]	; (404ee8 <print_pca9952_errors+0x160>)
  404e96:	685b      	ldr	r3, [r3, #4]
  404e98:	68fa      	ldr	r2, [r7, #12]
  404e9a:	3208      	adds	r2, #8
  404e9c:	2101      	movs	r1, #1
  404e9e:	fa01 f202 	lsl.w	r2, r1, r2
  404ea2:	4313      	orrs	r3, r2
  404ea4:	4a10      	ldr	r2, [pc, #64]	; (404ee8 <print_pca9952_errors+0x160>)
  404ea6:	6053      	str	r3, [r2, #4]
					sysErr.botdrive |= BIT(i); //SE_FAIL;
//DEBUG 24jun15 need to function even with these errors for demo purposes					electroclaveState = STATE_CHASSIS_ERROR;
				}
			}
			
			for (int i=0; i<4; i++)
  404ea8:	68fb      	ldr	r3, [r7, #12]
  404eaa:	3301      	adds	r3, #1
  404eac:	60fb      	str	r3, [r7, #12]
  404eae:	68fb      	ldr	r3, [r7, #12]
  404eb0:	2b03      	cmp	r3, #3
  404eb2:	dddc      	ble.n	404e6e <print_pca9952_errors+0xe6>
					sysErr.botdrive |= BIT(i+8); //SE_FAIL;
//DEBUG 24jun15 need to function even with these errors for demo purposes					electroclaveState = STATE_CHASSIS_ERROR;
				}
			}
			
			print_ecdbg("\r\n");
  404eb4:	480d      	ldr	r0, [pc, #52]	; (404eec <print_pca9952_errors+0x164>)
  404eb6:	4b09      	ldr	r3, [pc, #36]	; (404edc <print_pca9952_errors+0x154>)
  404eb8:	4798      	blx	r3
			
			if ((eflag1 & 0xF0) != 0)
  404eba:	797b      	ldrb	r3, [r7, #5]
  404ebc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  404ec0:	2b00      	cmp	r3, #0
  404ec2:	d005      	beq.n	404ed0 <print_pca9952_errors+0x148>
			{
				print_ecdbg("ERROR on unused channels: PCA9952 - Controller board U8\r\n");
  404ec4:	480d      	ldr	r0, [pc, #52]	; (404efc <print_pca9952_errors+0x174>)
  404ec6:	4b05      	ldr	r3, [pc, #20]	; (404edc <print_pca9952_errors+0x154>)
  404ec8:	4798      	blx	r3
				electroclaveState = STATE_CHASSIS_ERROR;
  404eca:	4b0a      	ldr	r3, [pc, #40]	; (404ef4 <print_pca9952_errors+0x16c>)
  404ecc:	2208      	movs	r2, #8
  404ece:	701a      	strb	r2, [r3, #0]
			}
			break;
  404ed0:	bf00      	nop
	}
}
  404ed2:	3718      	adds	r7, #24
  404ed4:	46bd      	mov	sp, r7
  404ed6:	bd80      	pop	{r7, pc}
  404ed8:	0040c9e0 	.word	0x0040c9e0
  404edc:	004026b1 	.word	0x004026b1
  404ee0:	004046d9 	.word	0x004046d9
  404ee4:	0040ca00 	.word	0x0040ca00
  404ee8:	204016cc 	.word	0x204016cc
  404eec:	0040c930 	.word	0x0040c930
  404ef0:	0040ca04 	.word	0x0040ca04
  404ef4:	204009c2 	.word	0x204009c2
  404ef8:	0040ca40 	.word	0x0040ca40
  404efc:	0040ca60 	.word	0x0040ca60

00404f00 <test_led_driver_channels>:

unsigned char topEflag0 = 0, topEflag1 = 0, botEflag0 = 0, botEflag1 = 0;

void test_led_driver_channels(void);
void test_led_driver_channels(void)
{
  404f00:	b580      	push	{r7, lr}
  404f02:	b086      	sub	sp, #24
  404f04:	af00      	add	r7, sp, #0
	unsigned char tmp1, tmp2, numShelvesPresent = 0;
  404f06:	2300      	movs	r3, #0
  404f08:	75fb      	strb	r3, [r7, #23]
	
	
	for (int i=0; i<NUM_SHELVES; i++)
  404f0a:	2300      	movs	r3, #0
  404f0c:	613b      	str	r3, [r7, #16]
  404f0e:	e00e      	b.n	404f2e <test_led_driver_channels+0x2e>
	{
		if (shelf[i].present)
  404f10:	496a      	ldr	r1, [pc, #424]	; (4050bc <test_led_driver_channels+0x1bc>)
  404f12:	693a      	ldr	r2, [r7, #16]
  404f14:	4613      	mov	r3, r2
  404f16:	009b      	lsls	r3, r3, #2
  404f18:	4413      	add	r3, r2
  404f1a:	440b      	add	r3, r1
  404f1c:	791b      	ldrb	r3, [r3, #4]
  404f1e:	2b00      	cmp	r3, #0
  404f20:	d002      	beq.n	404f28 <test_led_driver_channels+0x28>
		{
			numShelvesPresent++;
  404f22:	7dfb      	ldrb	r3, [r7, #23]
  404f24:	3301      	adds	r3, #1
  404f26:	75fb      	strb	r3, [r7, #23]
void test_led_driver_channels(void)
{
	unsigned char tmp1, tmp2, numShelvesPresent = 0;
	
	
	for (int i=0; i<NUM_SHELVES; i++)
  404f28:	693b      	ldr	r3, [r7, #16]
  404f2a:	3301      	adds	r3, #1
  404f2c:	613b      	str	r3, [r7, #16]
  404f2e:	693b      	ldr	r3, [r7, #16]
  404f30:	2b03      	cmp	r3, #3
  404f32:	dded      	ble.n	404f10 <test_led_driver_channels+0x10>
		{
			numShelvesPresent++;
		}
	}
	
	if (numShelvesPresent !=0)
  404f34:	7dfb      	ldrb	r3, [r7, #23]
  404f36:	2b00      	cmp	r3, #0
  404f38:	f000 80ad 	beq.w	405096 <test_led_driver_channels+0x196>
	{
		//Tone down the current so all shelves can be turned on at once
		PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);
  404f3c:	2000      	movs	r0, #0
  404f3e:	2143      	movs	r1, #67	; 0x43
  404f40:	22c8      	movs	r2, #200	; 0xc8
  404f42:	4b5f      	ldr	r3, [pc, #380]	; (4050c0 <test_led_driver_channels+0x1c0>)
  404f44:	4798      	blx	r3
		PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);
  404f46:	2001      	movs	r0, #1
  404f48:	2143      	movs	r1, #67	; 0x43
  404f4a:	22c8      	movs	r2, #200	; 0xc8
  404f4c:	4b5c      	ldr	r3, [pc, #368]	; (4050c0 <test_led_driver_channels+0x1c0>)
  404f4e:	4798      	blx	r3

		for (int i=0; i<NUM_SHELVES; i++)
  404f50:	2300      	movs	r3, #0
  404f52:	60fb      	str	r3, [r7, #12]
  404f54:	e011      	b.n	404f7a <test_led_driver_channels+0x7a>
		{
			if (shelf[i].present)
  404f56:	4959      	ldr	r1, [pc, #356]	; (4050bc <test_led_driver_channels+0x1bc>)
  404f58:	68fa      	ldr	r2, [r7, #12]
  404f5a:	4613      	mov	r3, r2
  404f5c:	009b      	lsls	r3, r3, #2
  404f5e:	4413      	add	r3, r2
  404f60:	440b      	add	r3, r1
  404f62:	791b      	ldrb	r3, [r3, #4]
  404f64:	2b00      	cmp	r3, #0
  404f66:	d005      	beq.n	404f74 <test_led_driver_channels+0x74>
			{
				led_shelf(i, LED_ON);
  404f68:	68fb      	ldr	r3, [r7, #12]
  404f6a:	b2db      	uxtb	r3, r3
  404f6c:	4618      	mov	r0, r3
  404f6e:	2101      	movs	r1, #1
  404f70:	4b54      	ldr	r3, [pc, #336]	; (4050c4 <test_led_driver_channels+0x1c4>)
  404f72:	4798      	blx	r3
	{
		//Tone down the current so all shelves can be turned on at once
		PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);
		PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);

		for (int i=0; i<NUM_SHELVES; i++)
  404f74:	68fb      	ldr	r3, [r7, #12]
  404f76:	3301      	adds	r3, #1
  404f78:	60fb      	str	r3, [r7, #12]
  404f7a:	68fb      	ldr	r3, [r7, #12]
  404f7c:	2b03      	cmp	r3, #3
  404f7e:	ddea      	ble.n	404f56 <test_led_driver_channels+0x56>
			{
				led_shelf(i, LED_ON);
			}
		}
		
		udelay(100); //maybe need this while testing LED boards with resistors in place of real LEDs 31july2015
  404f80:	2064      	movs	r0, #100	; 0x64
  404f82:	4b51      	ldr	r3, [pc, #324]	; (4050c8 <test_led_driver_channels+0x1c8>)
  404f84:	4798      	blx	r3

		PCA9952_write_reg(LED_TOP, PCA9952_MODE2, 0x40); //starts fault test
  404f86:	2000      	movs	r0, #0
  404f88:	2101      	movs	r1, #1
  404f8a:	2240      	movs	r2, #64	; 0x40
  404f8c:	4b4c      	ldr	r3, [pc, #304]	; (4050c0 <test_led_driver_channels+0x1c0>)
  404f8e:	4798      	blx	r3
		PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE2, 0x40); //starts fault test
  404f90:	2001      	movs	r0, #1
  404f92:	2101      	movs	r1, #1
  404f94:	2240      	movs	r2, #64	; 0x40
  404f96:	4b4a      	ldr	r3, [pc, #296]	; (4050c0 <test_led_driver_channels+0x1c0>)
  404f98:	4798      	blx	r3
		
		while (1)
		{
			tmp1 = PCA9952_read_reg(LED_TOP, PCA9952_MODE2);
  404f9a:	2000      	movs	r0, #0
  404f9c:	2101      	movs	r1, #1
  404f9e:	4b4b      	ldr	r3, [pc, #300]	; (4050cc <test_led_driver_channels+0x1cc>)
  404fa0:	4798      	blx	r3
  404fa2:	4603      	mov	r3, r0
  404fa4:	71fb      	strb	r3, [r7, #7]
			
			if ((tmp1 & 0x40) == 0)
  404fa6:	79fb      	ldrb	r3, [r7, #7]
  404fa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
  404fac:	2b00      	cmp	r3, #0
  404fae:	d125      	bne.n	404ffc <test_led_driver_channels+0xfc>
			{
				topEflag0 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG0);
  404fb0:	2000      	movs	r0, #0
  404fb2:	2144      	movs	r1, #68	; 0x44
  404fb4:	4b45      	ldr	r3, [pc, #276]	; (4050cc <test_led_driver_channels+0x1cc>)
  404fb6:	4798      	blx	r3
  404fb8:	4603      	mov	r3, r0
  404fba:	461a      	mov	r2, r3
  404fbc:	4b44      	ldr	r3, [pc, #272]	; (4050d0 <test_led_driver_channels+0x1d0>)
  404fbe:	701a      	strb	r2, [r3, #0]
				topEflag1 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG1);
  404fc0:	2000      	movs	r0, #0
  404fc2:	2145      	movs	r1, #69	; 0x45
  404fc4:	4b41      	ldr	r3, [pc, #260]	; (4050cc <test_led_driver_channels+0x1cc>)
  404fc6:	4798      	blx	r3
  404fc8:	4603      	mov	r3, r0
  404fca:	461a      	mov	r2, r3
  404fcc:	4b41      	ldr	r3, [pc, #260]	; (4050d4 <test_led_driver_channels+0x1d4>)
  404fce:	701a      	strb	r2, [r3, #0]
				
				if ((topEflag0 != 0) || (topEflag1 != 0))
  404fd0:	4b3f      	ldr	r3, [pc, #252]	; (4050d0 <test_led_driver_channels+0x1d0>)
  404fd2:	781b      	ldrb	r3, [r3, #0]
  404fd4:	2b00      	cmp	r3, #0
  404fd6:	d103      	bne.n	404fe0 <test_led_driver_channels+0xe0>
  404fd8:	4b3e      	ldr	r3, [pc, #248]	; (4050d4 <test_led_driver_channels+0x1d4>)
  404fda:	781b      	ldrb	r3, [r3, #0]
  404fdc:	2b00      	cmp	r3, #0
  404fde:	d00c      	beq.n	404ffa <test_led_driver_channels+0xfa>
				{
					if (!firstTimeThroughPCA9952)
  404fe0:	4b3d      	ldr	r3, [pc, #244]	; (4050d8 <test_led_driver_channels+0x1d8>)
  404fe2:	781b      	ldrb	r3, [r3, #0]
  404fe4:	2b00      	cmp	r3, #0
  404fe6:	d108      	bne.n	404ffa <test_led_driver_channels+0xfa>
					{
						print_pca9952_errors(TOP, topEflag0, topEflag1);
  404fe8:	4b39      	ldr	r3, [pc, #228]	; (4050d0 <test_led_driver_channels+0x1d0>)
  404fea:	781a      	ldrb	r2, [r3, #0]
  404fec:	4b39      	ldr	r3, [pc, #228]	; (4050d4 <test_led_driver_channels+0x1d4>)
  404fee:	781b      	ldrb	r3, [r3, #0]
  404ff0:	2001      	movs	r0, #1
  404ff2:	4611      	mov	r1, r2
  404ff4:	461a      	mov	r2, r3
  404ff6:	4b39      	ldr	r3, [pc, #228]	; (4050dc <test_led_driver_channels+0x1dc>)
  404ff8:	4798      	blx	r3
					}
				}
				
				break; //fault test for LED_TOP strings is complete
  404ffa:	e000      	b.n	404ffe <test_led_driver_channels+0xfe>
			}
			
		}
  404ffc:	e7cd      	b.n	404f9a <test_led_driver_channels+0x9a>
		
		while (1)
		{
			tmp2 = PCA9952_read_reg(LED_BOTTOM, PCA9952_MODE2);
  404ffe:	2001      	movs	r0, #1
  405000:	2101      	movs	r1, #1
  405002:	4b32      	ldr	r3, [pc, #200]	; (4050cc <test_led_driver_channels+0x1cc>)
  405004:	4798      	blx	r3
  405006:	4603      	mov	r3, r0
  405008:	71bb      	strb	r3, [r7, #6]
			
			if ((tmp2 & 0x40) == 0)
  40500a:	79bb      	ldrb	r3, [r7, #6]
  40500c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  405010:	2b00      	cmp	r3, #0
  405012:	d126      	bne.n	405062 <test_led_driver_channels+0x162>
			{
				botEflag0 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG0);
  405014:	2001      	movs	r0, #1
  405016:	2144      	movs	r1, #68	; 0x44
  405018:	4b2c      	ldr	r3, [pc, #176]	; (4050cc <test_led_driver_channels+0x1cc>)
  40501a:	4798      	blx	r3
  40501c:	4603      	mov	r3, r0
  40501e:	461a      	mov	r2, r3
  405020:	4b2f      	ldr	r3, [pc, #188]	; (4050e0 <test_led_driver_channels+0x1e0>)
  405022:	701a      	strb	r2, [r3, #0]
				botEflag1 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG1);
  405024:	2001      	movs	r0, #1
  405026:	2145      	movs	r1, #69	; 0x45
  405028:	4b28      	ldr	r3, [pc, #160]	; (4050cc <test_led_driver_channels+0x1cc>)
  40502a:	4798      	blx	r3
  40502c:	4603      	mov	r3, r0
  40502e:	461a      	mov	r2, r3
  405030:	4b2c      	ldr	r3, [pc, #176]	; (4050e4 <test_led_driver_channels+0x1e4>)
  405032:	701a      	strb	r2, [r3, #0]
				
				if ((botEflag0 != 0) || (botEflag1 != 0))
  405034:	4b2a      	ldr	r3, [pc, #168]	; (4050e0 <test_led_driver_channels+0x1e0>)
  405036:	781b      	ldrb	r3, [r3, #0]
  405038:	2b00      	cmp	r3, #0
  40503a:	d103      	bne.n	405044 <test_led_driver_channels+0x144>
  40503c:	4b29      	ldr	r3, [pc, #164]	; (4050e4 <test_led_driver_channels+0x1e4>)
  40503e:	781b      	ldrb	r3, [r3, #0]
  405040:	2b00      	cmp	r3, #0
  405042:	d00d      	beq.n	405060 <test_led_driver_channels+0x160>
				{
					if (!firstTimeThroughPCA9952)
  405044:	4b24      	ldr	r3, [pc, #144]	; (4050d8 <test_led_driver_channels+0x1d8>)
  405046:	781b      	ldrb	r3, [r3, #0]
  405048:	2b00      	cmp	r3, #0
  40504a:	d109      	bne.n	405060 <test_led_driver_channels+0x160>
					{
						print_pca9952_errors(BOTTOM, botEflag0, botEflag1);
  40504c:	4b24      	ldr	r3, [pc, #144]	; (4050e0 <test_led_driver_channels+0x1e0>)
  40504e:	781a      	ldrb	r2, [r3, #0]
  405050:	4b24      	ldr	r3, [pc, #144]	; (4050e4 <test_led_driver_channels+0x1e4>)
  405052:	781b      	ldrb	r3, [r3, #0]
  405054:	2000      	movs	r0, #0
  405056:	4611      	mov	r1, r2
  405058:	461a      	mov	r2, r3
  40505a:	4b20      	ldr	r3, [pc, #128]	; (4050dc <test_led_driver_channels+0x1dc>)
  40505c:	4798      	blx	r3
					}
				}
				
				break; //fault test for LED_BOTTOM strings is complete
  40505e:	e001      	b.n	405064 <test_led_driver_channels+0x164>
  405060:	e000      	b.n	405064 <test_led_driver_channels+0x164>
			}
			
		}
  405062:	e7cc      	b.n	404ffe <test_led_driver_channels+0xfe>
		
		for (int i=0; i<NUM_SHELVES; i++)
  405064:	2300      	movs	r3, #0
  405066:	60bb      	str	r3, [r7, #8]
  405068:	e008      	b.n	40507c <test_led_driver_channels+0x17c>
		{
			led_shelf(i, LED_OFF);
  40506a:	68bb      	ldr	r3, [r7, #8]
  40506c:	b2db      	uxtb	r3, r3
  40506e:	4618      	mov	r0, r3
  405070:	2100      	movs	r1, #0
  405072:	4b14      	ldr	r3, [pc, #80]	; (4050c4 <test_led_driver_channels+0x1c4>)
  405074:	4798      	blx	r3
				break; //fault test for LED_BOTTOM strings is complete
			}
			
		}
		
		for (int i=0; i<NUM_SHELVES; i++)
  405076:	68bb      	ldr	r3, [r7, #8]
  405078:	3301      	adds	r3, #1
  40507a:	60bb      	str	r3, [r7, #8]
  40507c:	68bb      	ldr	r3, [r7, #8]
  40507e:	2b03      	cmp	r3, #3
  405080:	ddf3      	ble.n	40506a <test_led_driver_channels+0x16a>
		{
			led_shelf(i, LED_OFF);
		}
		
		//Put driver current back to full power
		PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_DRIVER_CURRENT);
  405082:	2000      	movs	r0, #0
  405084:	2143      	movs	r1, #67	; 0x43
  405086:	22c8      	movs	r2, #200	; 0xc8
  405088:	4b0d      	ldr	r3, [pc, #52]	; (4050c0 <test_led_driver_channels+0x1c0>)
  40508a:	4798      	blx	r3
		PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_DRIVER_CURRENT);
  40508c:	2001      	movs	r0, #1
  40508e:	2143      	movs	r1, #67	; 0x43
  405090:	22c8      	movs	r2, #200	; 0xc8
  405092:	4b0b      	ldr	r3, [pc, #44]	; (4050c0 <test_led_driver_channels+0x1c0>)
  405094:	4798      	blx	r3
	}
	
	sysErr.topdrive = topEflag0;
  405096:	4b0e      	ldr	r3, [pc, #56]	; (4050d0 <test_led_driver_channels+0x1d0>)
  405098:	781a      	ldrb	r2, [r3, #0]
  40509a:	4b13      	ldr	r3, [pc, #76]	; (4050e8 <test_led_driver_channels+0x1e8>)
  40509c:	701a      	strb	r2, [r3, #0]
	sysErr.botdrive = (botEflag1 << 8) | botEflag0;
  40509e:	4b11      	ldr	r3, [pc, #68]	; (4050e4 <test_led_driver_channels+0x1e4>)
  4050a0:	781b      	ldrb	r3, [r3, #0]
  4050a2:	021b      	lsls	r3, r3, #8
  4050a4:	4a0e      	ldr	r2, [pc, #56]	; (4050e0 <test_led_driver_channels+0x1e0>)
  4050a6:	7812      	ldrb	r2, [r2, #0]
  4050a8:	4313      	orrs	r3, r2
  4050aa:	461a      	mov	r2, r3
  4050ac:	4b0e      	ldr	r3, [pc, #56]	; (4050e8 <test_led_driver_channels+0x1e8>)
  4050ae:	605a      	str	r2, [r3, #4]
	firstTimeThroughPCA9952 = 0;
  4050b0:	4b09      	ldr	r3, [pc, #36]	; (4050d8 <test_led_driver_channels+0x1d8>)
  4050b2:	2200      	movs	r2, #0
  4050b4:	701a      	strb	r2, [r3, #0]
}
  4050b6:	3718      	adds	r7, #24
  4050b8:	46bd      	mov	sp, r7
  4050ba:	bd80      	pop	{r7, pc}
  4050bc:	204016a4 	.word	0x204016a4
  4050c0:	004026d9 	.word	0x004026d9
  4050c4:	00402a45 	.word	0x00402a45
  4050c8:	00402cbd 	.word	0x00402cbd
  4050cc:	00402749 	.word	0x00402749
  4050d0:	204009da 	.word	0x204009da
  4050d4:	204009db 	.word	0x204009db
  4050d8:	20400014 	.word	0x20400014
  4050dc:	00404d89 	.word	0x00404d89
  4050e0:	204009dc 	.word	0x204009dc
  4050e4:	204009dd 	.word	0x204009dd
  4050e8:	204016cc 	.word	0x204016cc

004050ec <set_shelves_active_inactive>:

void set_shelves_active_inactive(void);
void set_shelves_active_inactive(void)
{
  4050ec:	b580      	push	{r7, lr}
  4050ee:	b082      	sub	sp, #8
  4050f0:	af00      	add	r7, sp, #0

	test_led_driver_channels();
  4050f2:	4b53      	ldr	r3, [pc, #332]	; (405240 <set_shelves_active_inactive+0x154>)
  4050f4:	4798      	blx	r3
	
	numActiveShelves = 0;
  4050f6:	4b53      	ldr	r3, [pc, #332]	; (405244 <set_shelves_active_inactive+0x158>)
  4050f8:	2200      	movs	r2, #0
  4050fa:	701a      	strb	r2, [r3, #0]
	numPresentShelves = 0;
  4050fc:	4b52      	ldr	r3, [pc, #328]	; (405248 <set_shelves_active_inactive+0x15c>)
  4050fe:	2200      	movs	r2, #0
  405100:	701a      	strb	r2, [r3, #0]
	
	for (int i=0; i<NUM_SHELVES; i++)
  405102:	2300      	movs	r3, #0
  405104:	607b      	str	r3, [r7, #4]
  405106:	e00a      	b.n	40511e <set_shelves_active_inactive+0x32>
	{
		shelf[i].active = SHELF_INACTIVE;
  405108:	4950      	ldr	r1, [pc, #320]	; (40524c <set_shelves_active_inactive+0x160>)
  40510a:	687a      	ldr	r2, [r7, #4]
  40510c:	4613      	mov	r3, r2
  40510e:	009b      	lsls	r3, r3, #2
  405110:	4413      	add	r3, r2
  405112:	440b      	add	r3, r1
  405114:	2200      	movs	r2, #0
  405116:	701a      	strb	r2, [r3, #0]
	test_led_driver_channels();
	
	numActiveShelves = 0;
	numPresentShelves = 0;
	
	for (int i=0; i<NUM_SHELVES; i++)
  405118:	687b      	ldr	r3, [r7, #4]
  40511a:	3301      	adds	r3, #1
  40511c:	607b      	str	r3, [r7, #4]
  40511e:	687b      	ldr	r3, [r7, #4]
  405120:	2b03      	cmp	r3, #3
  405122:	ddf1      	ble.n	405108 <set_shelves_active_inactive+0x1c>
		shelf[i].active = SHELF_INACTIVE;
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
  405124:	4b49      	ldr	r3, [pc, #292]	; (40524c <set_shelves_active_inactive+0x160>)
  405126:	791b      	ldrb	r3, [r3, #4]
  405128:	2b00      	cmp	r3, #0
  40512a:	d01d      	beq.n	405168 <set_shelves_active_inactive+0x7c>
		(!ledBrdSide[LED_BRD_0_BOT].maxUsageReached) &&
  40512c:	4b48      	ldr	r3, [pc, #288]	; (405250 <set_shelves_active_inactive+0x164>)
  40512e:	789b      	ldrb	r3, [r3, #2]
		shelf[i].active = SHELF_INACTIVE;
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
  405130:	2b00      	cmp	r3, #0
  405132:	d119      	bne.n	405168 <set_shelves_active_inactive+0x7c>
		(!ledBrdSide[LED_BRD_0_BOT].maxUsageReached) &&
		(!ledBrdSide[LED_BRD_1_TOP].maxUsageReached) )
  405134:	4b46      	ldr	r3, [pc, #280]	; (405250 <set_shelves_active_inactive+0x164>)
  405136:	79db      	ldrb	r3, [r3, #7]
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
		(!ledBrdSide[LED_BRD_0_BOT].maxUsageReached) &&
  405138:	2b00      	cmp	r3, #0
  40513a:	d115      	bne.n	405168 <set_shelves_active_inactive+0x7c>
		(!ledBrdSide[LED_BRD_1_TOP].maxUsageReached) )
	{
		numPresentShelves++;
  40513c:	4b42      	ldr	r3, [pc, #264]	; (405248 <set_shelves_active_inactive+0x15c>)
  40513e:	781b      	ldrb	r3, [r3, #0]
  405140:	3301      	adds	r3, #1
  405142:	b2da      	uxtb	r2, r3
  405144:	4b40      	ldr	r3, [pc, #256]	; (405248 <set_shelves_active_inactive+0x15c>)
  405146:	701a      	strb	r2, [r3, #0]
		
		if (shelf[0].devicesPresent)
  405148:	4b40      	ldr	r3, [pc, #256]	; (40524c <set_shelves_active_inactive+0x160>)
  40514a:	78db      	ldrb	r3, [r3, #3]
  40514c:	2b00      	cmp	r3, #0
  40514e:	d00b      	beq.n	405168 <set_shelves_active_inactive+0x7c>
		{
			shelf[0].active = SHELF_ACTIVE;
  405150:	4b3e      	ldr	r3, [pc, #248]	; (40524c <set_shelves_active_inactive+0x160>)
  405152:	2201      	movs	r2, #1
  405154:	701a      	strb	r2, [r3, #0]
			numActiveShelves++;
  405156:	4b3b      	ldr	r3, [pc, #236]	; (405244 <set_shelves_active_inactive+0x158>)
  405158:	781b      	ldrb	r3, [r3, #0]
  40515a:	3301      	adds	r3, #1
  40515c:	b2da      	uxtb	r2, r3
  40515e:	4b39      	ldr	r3, [pc, #228]	; (405244 <set_shelves_active_inactive+0x158>)
  405160:	701a      	strb	r2, [r3, #0]
			print_ecdbg("Shelf 0 active\r\n");
  405162:	483c      	ldr	r0, [pc, #240]	; (405254 <set_shelves_active_inactive+0x168>)
  405164:	4b3c      	ldr	r3, [pc, #240]	; (405258 <set_shelves_active_inactive+0x16c>)
  405166:	4798      	blx	r3
		}
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
  405168:	4b38      	ldr	r3, [pc, #224]	; (40524c <set_shelves_active_inactive+0x160>)
  40516a:	7a5b      	ldrb	r3, [r3, #9]
  40516c:	2b00      	cmp	r3, #0
  40516e:	d01d      	beq.n	4051ac <set_shelves_active_inactive+0xc0>
	(!ledBrdSide[LED_BRD_1_BOT].maxUsageReached) &&
  405170:	4b37      	ldr	r3, [pc, #220]	; (405250 <set_shelves_active_inactive+0x164>)
  405172:	7b1b      	ldrb	r3, [r3, #12]
		}
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
  405174:	2b00      	cmp	r3, #0
  405176:	d119      	bne.n	4051ac <set_shelves_active_inactive+0xc0>
	(!ledBrdSide[LED_BRD_1_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_2_TOP].maxUsageReached) )
  405178:	4b35      	ldr	r3, [pc, #212]	; (405250 <set_shelves_active_inactive+0x164>)
  40517a:	7c5b      	ldrb	r3, [r3, #17]
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
	(!ledBrdSide[LED_BRD_1_BOT].maxUsageReached) &&
  40517c:	2b00      	cmp	r3, #0
  40517e:	d115      	bne.n	4051ac <set_shelves_active_inactive+0xc0>
	(!ledBrdSide[LED_BRD_2_TOP].maxUsageReached) )
	{
		numPresentShelves++;
  405180:	4b31      	ldr	r3, [pc, #196]	; (405248 <set_shelves_active_inactive+0x15c>)
  405182:	781b      	ldrb	r3, [r3, #0]
  405184:	3301      	adds	r3, #1
  405186:	b2da      	uxtb	r2, r3
  405188:	4b2f      	ldr	r3, [pc, #188]	; (405248 <set_shelves_active_inactive+0x15c>)
  40518a:	701a      	strb	r2, [r3, #0]
		
		if (shelf[1].devicesPresent)
  40518c:	4b2f      	ldr	r3, [pc, #188]	; (40524c <set_shelves_active_inactive+0x160>)
  40518e:	7a1b      	ldrb	r3, [r3, #8]
  405190:	2b00      	cmp	r3, #0
  405192:	d00b      	beq.n	4051ac <set_shelves_active_inactive+0xc0>
		{
			shelf[1].active = SHELF_ACTIVE;
  405194:	4b2d      	ldr	r3, [pc, #180]	; (40524c <set_shelves_active_inactive+0x160>)
  405196:	2201      	movs	r2, #1
  405198:	715a      	strb	r2, [r3, #5]
			numActiveShelves++;
  40519a:	4b2a      	ldr	r3, [pc, #168]	; (405244 <set_shelves_active_inactive+0x158>)
  40519c:	781b      	ldrb	r3, [r3, #0]
  40519e:	3301      	adds	r3, #1
  4051a0:	b2da      	uxtb	r2, r3
  4051a2:	4b28      	ldr	r3, [pc, #160]	; (405244 <set_shelves_active_inactive+0x158>)
  4051a4:	701a      	strb	r2, [r3, #0]
			print_ecdbg("Shelf 1 active\r\n");
  4051a6:	482d      	ldr	r0, [pc, #180]	; (40525c <set_shelves_active_inactive+0x170>)
  4051a8:	4b2b      	ldr	r3, [pc, #172]	; (405258 <set_shelves_active_inactive+0x16c>)
  4051aa:	4798      	blx	r3
		}
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
  4051ac:	4b27      	ldr	r3, [pc, #156]	; (40524c <set_shelves_active_inactive+0x160>)
  4051ae:	7b9b      	ldrb	r3, [r3, #14]
  4051b0:	2b00      	cmp	r3, #0
  4051b2:	d01d      	beq.n	4051f0 <set_shelves_active_inactive+0x104>
	(!ledBrdSide[LED_BRD_2_BOT].maxUsageReached) &&
  4051b4:	4b26      	ldr	r3, [pc, #152]	; (405250 <set_shelves_active_inactive+0x164>)
  4051b6:	7d9b      	ldrb	r3, [r3, #22]
		}
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
  4051b8:	2b00      	cmp	r3, #0
  4051ba:	d119      	bne.n	4051f0 <set_shelves_active_inactive+0x104>
	(!ledBrdSide[LED_BRD_2_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_3_TOP].maxUsageReached) )
  4051bc:	4b24      	ldr	r3, [pc, #144]	; (405250 <set_shelves_active_inactive+0x164>)
  4051be:	7edb      	ldrb	r3, [r3, #27]
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
	(!ledBrdSide[LED_BRD_2_BOT].maxUsageReached) &&
  4051c0:	2b00      	cmp	r3, #0
  4051c2:	d115      	bne.n	4051f0 <set_shelves_active_inactive+0x104>
	(!ledBrdSide[LED_BRD_3_TOP].maxUsageReached) )
	{
		numPresentShelves++;
  4051c4:	4b20      	ldr	r3, [pc, #128]	; (405248 <set_shelves_active_inactive+0x15c>)
  4051c6:	781b      	ldrb	r3, [r3, #0]
  4051c8:	3301      	adds	r3, #1
  4051ca:	b2da      	uxtb	r2, r3
  4051cc:	4b1e      	ldr	r3, [pc, #120]	; (405248 <set_shelves_active_inactive+0x15c>)
  4051ce:	701a      	strb	r2, [r3, #0]
		
		if (shelf[2].devicesPresent)
  4051d0:	4b1e      	ldr	r3, [pc, #120]	; (40524c <set_shelves_active_inactive+0x160>)
  4051d2:	7b5b      	ldrb	r3, [r3, #13]
  4051d4:	2b00      	cmp	r3, #0
  4051d6:	d00b      	beq.n	4051f0 <set_shelves_active_inactive+0x104>
		{
			shelf[2].active = SHELF_ACTIVE;
  4051d8:	4b1c      	ldr	r3, [pc, #112]	; (40524c <set_shelves_active_inactive+0x160>)
  4051da:	2201      	movs	r2, #1
  4051dc:	729a      	strb	r2, [r3, #10]
			numActiveShelves++;
  4051de:	4b19      	ldr	r3, [pc, #100]	; (405244 <set_shelves_active_inactive+0x158>)
  4051e0:	781b      	ldrb	r3, [r3, #0]
  4051e2:	3301      	adds	r3, #1
  4051e4:	b2da      	uxtb	r2, r3
  4051e6:	4b17      	ldr	r3, [pc, #92]	; (405244 <set_shelves_active_inactive+0x158>)
  4051e8:	701a      	strb	r2, [r3, #0]
			print_ecdbg("Shelf 2 active\r\n");
  4051ea:	481d      	ldr	r0, [pc, #116]	; (405260 <set_shelves_active_inactive+0x174>)
  4051ec:	4b1a      	ldr	r3, [pc, #104]	; (405258 <set_shelves_active_inactive+0x16c>)
  4051ee:	4798      	blx	r3
		}
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
  4051f0:	4b16      	ldr	r3, [pc, #88]	; (40524c <set_shelves_active_inactive+0x160>)
  4051f2:	7cdb      	ldrb	r3, [r3, #19]
  4051f4:	2b00      	cmp	r3, #0
  4051f6:	d01f      	beq.n	405238 <set_shelves_active_inactive+0x14c>
	(!ledBrdSide[LED_BRD_3_BOT].maxUsageReached) &&
  4051f8:	4b15      	ldr	r3, [pc, #84]	; (405250 <set_shelves_active_inactive+0x164>)
  4051fa:	f893 3020 	ldrb.w	r3, [r3, #32]
		}
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
  4051fe:	2b00      	cmp	r3, #0
  405200:	d11a      	bne.n	405238 <set_shelves_active_inactive+0x14c>
	(!ledBrdSide[LED_BRD_3_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_4_TOP].maxUsageReached) )
  405202:	4b13      	ldr	r3, [pc, #76]	; (405250 <set_shelves_active_inactive+0x164>)
  405204:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
	(!ledBrdSide[LED_BRD_3_BOT].maxUsageReached) &&
  405208:	2b00      	cmp	r3, #0
  40520a:	d115      	bne.n	405238 <set_shelves_active_inactive+0x14c>
	(!ledBrdSide[LED_BRD_4_TOP].maxUsageReached) )
	{
		numPresentShelves++;
  40520c:	4b0e      	ldr	r3, [pc, #56]	; (405248 <set_shelves_active_inactive+0x15c>)
  40520e:	781b      	ldrb	r3, [r3, #0]
  405210:	3301      	adds	r3, #1
  405212:	b2da      	uxtb	r2, r3
  405214:	4b0c      	ldr	r3, [pc, #48]	; (405248 <set_shelves_active_inactive+0x15c>)
  405216:	701a      	strb	r2, [r3, #0]
		
		if (shelf[3].devicesPresent)
  405218:	4b0c      	ldr	r3, [pc, #48]	; (40524c <set_shelves_active_inactive+0x160>)
  40521a:	7c9b      	ldrb	r3, [r3, #18]
  40521c:	2b00      	cmp	r3, #0
  40521e:	d00b      	beq.n	405238 <set_shelves_active_inactive+0x14c>
		{
			shelf[3].active = SHELF_ACTIVE;
  405220:	4b0a      	ldr	r3, [pc, #40]	; (40524c <set_shelves_active_inactive+0x160>)
  405222:	2201      	movs	r2, #1
  405224:	73da      	strb	r2, [r3, #15]
			numActiveShelves++;
  405226:	4b07      	ldr	r3, [pc, #28]	; (405244 <set_shelves_active_inactive+0x158>)
  405228:	781b      	ldrb	r3, [r3, #0]
  40522a:	3301      	adds	r3, #1
  40522c:	b2da      	uxtb	r2, r3
  40522e:	4b05      	ldr	r3, [pc, #20]	; (405244 <set_shelves_active_inactive+0x158>)
  405230:	701a      	strb	r2, [r3, #0]
			print_ecdbg("Shelf 3 active\r\n");
  405232:	480c      	ldr	r0, [pc, #48]	; (405264 <set_shelves_active_inactive+0x178>)
  405234:	4b08      	ldr	r3, [pc, #32]	; (405258 <set_shelves_active_inactive+0x16c>)
  405236:	4798      	blx	r3
		}
	}
}
  405238:	3708      	adds	r7, #8
  40523a:	46bd      	mov	sp, r7
  40523c:	bd80      	pop	{r7, pc}
  40523e:	bf00      	nop
  405240:	00404f01 	.word	0x00404f01
  405244:	204017ce 	.word	0x204017ce
  405248:	204016a2 	.word	0x204016a2
  40524c:	204016a4 	.word	0x204016a4
  405250:	204016e0 	.word	0x204016e0
  405254:	0040ca9c 	.word	0x0040ca9c
  405258:	004026b1 	.word	0x004026b1
  40525c:	0040cab0 	.word	0x0040cab0
  405260:	0040cac4 	.word	0x0040cac4
  405264:	0040cad8 	.word	0x0040cad8

00405268 <num_active_shelves>:

unsigned char num_active_shelves(void);
unsigned char num_active_shelves(void)
{
  405268:	b480      	push	{r7}
  40526a:	af00      	add	r7, sp, #0
	return numActiveShelves;
  40526c:	4b03      	ldr	r3, [pc, #12]	; (40527c <num_active_shelves+0x14>)
  40526e:	781b      	ldrb	r3, [r3, #0]
}
  405270:	4618      	mov	r0, r3
  405272:	46bd      	mov	sp, r7
  405274:	f85d 7b04 	ldr.w	r7, [sp], #4
  405278:	4770      	bx	lr
  40527a:	bf00      	nop
  40527c:	204017ce 	.word	0x204017ce

00405280 <num_present_shelves>:

unsigned char num_present_shelves(void);
unsigned char num_present_shelves(void)
{
  405280:	b480      	push	{r7}
  405282:	af00      	add	r7, sp, #0
	return numPresentShelves;
  405284:	4b03      	ldr	r3, [pc, #12]	; (405294 <num_present_shelves+0x14>)
  405286:	781b      	ldrb	r3, [r3, #0]
}
  405288:	4618      	mov	r0, r3
  40528a:	46bd      	mov	sp, r7
  40528c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405290:	4770      	bx	lr
  405292:	bf00      	nop
  405294:	204016a2 	.word	0x204016a2

00405298 <calc_sanitize_time>:
volatile int32_t zoom_view_id;


unsigned char calc_sanitize_time(unsigned char shelfIdx);
unsigned char calc_sanitize_time(unsigned char shelfIdx)
{
  405298:	b480      	push	{r7}
  40529a:	b085      	sub	sp, #20
  40529c:	af00      	add	r7, sp, #0
  40529e:	4603      	mov	r3, r0
  4052a0:	71fb      	strb	r3, [r7, #7]
	unsigned char uSideMinutes, lSideMinutes, minutes, boardIdx, sideIdx;
	
	boardIdx = shelf[shelfIdx].tLedIdx;							//top board in the shelf
  4052a2:	79fa      	ldrb	r2, [r7, #7]
  4052a4:	491f      	ldr	r1, [pc, #124]	; (405324 <calc_sanitize_time+0x8c>)
  4052a6:	4613      	mov	r3, r2
  4052a8:	009b      	lsls	r3, r3, #2
  4052aa:	4413      	add	r3, r2
  4052ac:	440b      	add	r3, r1
  4052ae:	785b      	ldrb	r3, [r3, #1]
  4052b0:	73fb      	strb	r3, [r7, #15]
	sideIdx = ledBrd[boardIdx].lSideIdx;						//lower side of the top board
  4052b2:	7bfa      	ldrb	r2, [r7, #15]
  4052b4:	491c      	ldr	r1, [pc, #112]	; (405328 <calc_sanitize_time+0x90>)
  4052b6:	4613      	mov	r3, r2
  4052b8:	00db      	lsls	r3, r3, #3
  4052ba:	1a9b      	subs	r3, r3, r2
  4052bc:	005b      	lsls	r3, r3, #1
  4052be:	440b      	add	r3, r1
  4052c0:	3308      	adds	r3, #8
  4052c2:	78db      	ldrb	r3, [r3, #3]
  4052c4:	73bb      	strb	r3, [r7, #14]
	lSideMinutes = ledBrdSide[sideIdx].sanitizeMinutes;
  4052c6:	7bba      	ldrb	r2, [r7, #14]
  4052c8:	4918      	ldr	r1, [pc, #96]	; (40532c <calc_sanitize_time+0x94>)
  4052ca:	4613      	mov	r3, r2
  4052cc:	009b      	lsls	r3, r3, #2
  4052ce:	4413      	add	r3, r2
  4052d0:	440b      	add	r3, r1
  4052d2:	781b      	ldrb	r3, [r3, #0]
  4052d4:	737b      	strb	r3, [r7, #13]
	

	boardIdx = shelf[shelfIdx].bLedIdx;							//bottom board in the shelf					
  4052d6:	79fa      	ldrb	r2, [r7, #7]
  4052d8:	4912      	ldr	r1, [pc, #72]	; (405324 <calc_sanitize_time+0x8c>)
  4052da:	4613      	mov	r3, r2
  4052dc:	009b      	lsls	r3, r3, #2
  4052de:	4413      	add	r3, r2
  4052e0:	440b      	add	r3, r1
  4052e2:	789b      	ldrb	r3, [r3, #2]
  4052e4:	73fb      	strb	r3, [r7, #15]
	sideIdx = ledBrd[boardIdx].uSideIdx;						//upper side of the bottom board
  4052e6:	7bfa      	ldrb	r2, [r7, #15]
  4052e8:	490f      	ldr	r1, [pc, #60]	; (405328 <calc_sanitize_time+0x90>)
  4052ea:	4613      	mov	r3, r2
  4052ec:	00db      	lsls	r3, r3, #3
  4052ee:	1a9b      	subs	r3, r3, r2
  4052f0:	005b      	lsls	r3, r3, #1
  4052f2:	440b      	add	r3, r1
  4052f4:	3308      	adds	r3, #8
  4052f6:	789b      	ldrb	r3, [r3, #2]
  4052f8:	73bb      	strb	r3, [r7, #14]
	uSideMinutes = ledBrdSide[sideIdx].sanitizeMinutes;
  4052fa:	7bba      	ldrb	r2, [r7, #14]
  4052fc:	490b      	ldr	r1, [pc, #44]	; (40532c <calc_sanitize_time+0x94>)
  4052fe:	4613      	mov	r3, r2
  405300:	009b      	lsls	r3, r3, #2
  405302:	4413      	add	r3, r2
  405304:	440b      	add	r3, r1
  405306:	781b      	ldrb	r3, [r3, #0]
  405308:	733b      	strb	r3, [r7, #12]

	minutes = (uSideMinutes >= lSideMinutes) ? uSideMinutes : lSideMinutes; //choose the sanitize time for the more worn-out leds
  40530a:	7b3a      	ldrb	r2, [r7, #12]
  40530c:	7b7b      	ldrb	r3, [r7, #13]
  40530e:	4293      	cmp	r3, r2
  405310:	bf38      	it	cc
  405312:	4613      	movcc	r3, r2
  405314:	72fb      	strb	r3, [r7, #11]
	
	return (minutes);
  405316:	7afb      	ldrb	r3, [r7, #11]
	
}
  405318:	4618      	mov	r0, r3
  40531a:	3714      	adds	r7, #20
  40531c:	46bd      	mov	sp, r7
  40531e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405322:	4770      	bx	lr
  405324:	204016a4 	.word	0x204016a4
  405328:	2040165c 	.word	0x2040165c
  40532c:	204016e0 	.word	0x204016e0

00405330 <calc_region_checksum>:
}
#endif //22feb16 ignore for now

unsigned char calc_region_checksum(unsigned char sel);
unsigned char calc_region_checksum(unsigned char sel)
{
  405330:	b480      	push	{r7}
  405332:	b087      	sub	sp, #28
  405334:	af00      	add	r7, sp, #0
  405336:	4603      	mov	r3, r0
  405338:	71fb      	strb	r3, [r7, #7]
	unsigned char csum = 0;
  40533a:	2300      	movs	r3, #0
  40533c:	75fb      	strb	r3, [r7, #23]

	switch(sel)
  40533e:	79fb      	ldrb	r3, [r7, #7]
  405340:	2b04      	cmp	r3, #4
  405342:	f200 80b5 	bhi.w	4054b0 <calc_region_checksum+0x180>
  405346:	a201      	add	r2, pc, #4	; (adr r2, 40534c <calc_region_checksum+0x1c>)
  405348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40534c:	00405361 	.word	0x00405361
  405350:	00405425 	.word	0x00405425
  405354:	00405435 	.word	0x00405435
  405358:	00405463 	.word	0x00405463
  40535c:	0040549b 	.word	0x0040549b
	{
		case 0: //serial ID and flags
			csum = 0;
  405360:	2300      	movs	r3, #0
  405362:	75fb      	strb	r3, [r7, #23]
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  405364:	2300      	movs	r3, #0
  405366:	613b      	str	r3, [r7, #16]
  405368:	e055      	b.n	405416 <calc_region_checksum+0xe6>
			{
				csum += sf[i].id[0];
  40536a:	4a55      	ldr	r2, [pc, #340]	; (4054c0 <calc_region_checksum+0x190>)
  40536c:	693b      	ldr	r3, [r7, #16]
  40536e:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
  405372:	7dfb      	ldrb	r3, [r7, #23]
  405374:	4413      	add	r3, r2
  405376:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].id[1];
  405378:	4a51      	ldr	r2, [pc, #324]	; (4054c0 <calc_region_checksum+0x190>)
  40537a:	693b      	ldr	r3, [r7, #16]
  40537c:	00db      	lsls	r3, r3, #3
  40537e:	4413      	add	r3, r2
  405380:	785a      	ldrb	r2, [r3, #1]
  405382:	7dfb      	ldrb	r3, [r7, #23]
  405384:	4413      	add	r3, r2
  405386:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].id[2];
  405388:	4a4d      	ldr	r2, [pc, #308]	; (4054c0 <calc_region_checksum+0x190>)
  40538a:	693b      	ldr	r3, [r7, #16]
  40538c:	00db      	lsls	r3, r3, #3
  40538e:	4413      	add	r3, r2
  405390:	789a      	ldrb	r2, [r3, #2]
  405392:	7dfb      	ldrb	r3, [r7, #23]
  405394:	4413      	add	r3, r2
  405396:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].id[3];
  405398:	4a49      	ldr	r2, [pc, #292]	; (4054c0 <calc_region_checksum+0x190>)
  40539a:	693b      	ldr	r3, [r7, #16]
  40539c:	00db      	lsls	r3, r3, #3
  40539e:	4413      	add	r3, r2
  4053a0:	78da      	ldrb	r2, [r3, #3]
  4053a2:	7dfb      	ldrb	r3, [r7, #23]
  4053a4:	4413      	add	r3, r2
  4053a6:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].id[4];
  4053a8:	4a45      	ldr	r2, [pc, #276]	; (4054c0 <calc_region_checksum+0x190>)
  4053aa:	693b      	ldr	r3, [r7, #16]
  4053ac:	00db      	lsls	r3, r3, #3
  4053ae:	4413      	add	r3, r2
  4053b0:	791a      	ldrb	r2, [r3, #4]
  4053b2:	7dfb      	ldrb	r3, [r7, #23]
  4053b4:	4413      	add	r3, r2
  4053b6:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].id[5];
  4053b8:	4a41      	ldr	r2, [pc, #260]	; (4054c0 <calc_region_checksum+0x190>)
  4053ba:	693b      	ldr	r3, [r7, #16]
  4053bc:	00db      	lsls	r3, r3, #3
  4053be:	4413      	add	r3, r2
  4053c0:	795a      	ldrb	r2, [r3, #5]
  4053c2:	7dfb      	ldrb	r3, [r7, #23]
  4053c4:	4413      	add	r3, r2
  4053c6:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].maxUsageReached;
  4053c8:	4a3d      	ldr	r2, [pc, #244]	; (4054c0 <calc_region_checksum+0x190>)
  4053ca:	693b      	ldr	r3, [r7, #16]
  4053cc:	00db      	lsls	r3, r3, #3
  4053ce:	4413      	add	r3, r2
  4053d0:	799b      	ldrb	r3, [r3, #6]
  4053d2:	f3c3 0340 	ubfx	r3, r3, #1, #1
  4053d6:	b2db      	uxtb	r3, r3
  4053d8:	461a      	mov	r2, r3
  4053da:	7dfb      	ldrb	r3, [r7, #23]
  4053dc:	4413      	add	r3, r2
  4053de:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].slotFilled;
  4053e0:	4a37      	ldr	r2, [pc, #220]	; (4054c0 <calc_region_checksum+0x190>)
  4053e2:	693b      	ldr	r3, [r7, #16]
  4053e4:	00db      	lsls	r3, r3, #3
  4053e6:	4413      	add	r3, r2
  4053e8:	799b      	ldrb	r3, [r3, #6]
  4053ea:	f3c3 0380 	ubfx	r3, r3, #2, #1
  4053ee:	b2db      	uxtb	r3, r3
  4053f0:	461a      	mov	r2, r3
  4053f2:	7dfb      	ldrb	r3, [r7, #23]
  4053f4:	4413      	add	r3, r2
  4053f6:	75fb      	strb	r3, [r7, #23]
				csum += sf[i].top_botn;
  4053f8:	4a31      	ldr	r2, [pc, #196]	; (4054c0 <calc_region_checksum+0x190>)
  4053fa:	693b      	ldr	r3, [r7, #16]
  4053fc:	00db      	lsls	r3, r3, #3
  4053fe:	4413      	add	r3, r2
  405400:	799b      	ldrb	r3, [r3, #6]
  405402:	f3c3 0300 	ubfx	r3, r3, #0, #1
  405406:	b2db      	uxtb	r3, r3
  405408:	461a      	mov	r2, r3
  40540a:	7dfb      	ldrb	r3, [r7, #23]
  40540c:	4413      	add	r3, r2
  40540e:	75fb      	strb	r3, [r7, #23]

	switch(sel)
	{
		case 0: //serial ID and flags
			csum = 0;
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  405410:	693b      	ldr	r3, [r7, #16]
  405412:	3301      	adds	r3, #1
  405414:	613b      	str	r3, [r7, #16]
  405416:	693b      	ldr	r3, [r7, #16]
  405418:	2b5f      	cmp	r3, #95	; 0x5f
  40541a:	dda6      	ble.n	40536a <calc_region_checksum+0x3a>
				csum += sf[i].id[5];
				csum += sf[i].maxUsageReached;
				csum += sf[i].slotFilled;
				csum += sf[i].top_botn;
			}
			csum = ((csum ^ 0xFF) & 0xFF);
  40541c:	7dfb      	ldrb	r3, [r7, #23]
  40541e:	43db      	mvns	r3, r3
  405420:	75fb      	strb	r3, [r7, #23]
			break;
  405422:	e045      	b.n	4054b0 <calc_region_checksum+0x180>

		case 1: //san cycles
			csum = ((sanc.cycles ^ 0xFF) & 0xFF);
  405424:	4b27      	ldr	r3, [pc, #156]	; (4054c4 <calc_region_checksum+0x194>)
  405426:	681b      	ldr	r3, [r3, #0]
  405428:	f3c3 0313 	ubfx	r3, r3, #0, #20
  40542c:	b2db      	uxtb	r3, r3
  40542e:	43db      	mvns	r3, r3
  405430:	75fb      	strb	r3, [r7, #23]
			break;
  405432:	e03d      	b.n	4054b0 <calc_region_checksum+0x180>

		case 2: //usage hours
			csum = 0;
  405434:	2300      	movs	r3, #0
  405436:	75fb      	strb	r3, [r7, #23]
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  405438:	2300      	movs	r3, #0
  40543a:	60fb      	str	r3, [r7, #12]
  40543c:	e00a      	b.n	405454 <calc_region_checksum+0x124>
			{
				csum += h.hrs[i];
  40543e:	4a22      	ldr	r2, [pc, #136]	; (4054c8 <calc_region_checksum+0x198>)
  405440:	68fb      	ldr	r3, [r7, #12]
  405442:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  405446:	b2da      	uxtb	r2, r3
  405448:	7dfb      	ldrb	r3, [r7, #23]
  40544a:	4413      	add	r3, r2
  40544c:	75fb      	strb	r3, [r7, #23]
			csum = ((sanc.cycles ^ 0xFF) & 0xFF);
			break;

		case 2: //usage hours
			csum = 0;
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  40544e:	68fb      	ldr	r3, [r7, #12]
  405450:	3301      	adds	r3, #1
  405452:	60fb      	str	r3, [r7, #12]
  405454:	68fb      	ldr	r3, [r7, #12]
  405456:	2b5f      	cmp	r3, #95	; 0x5f
  405458:	ddf1      	ble.n	40543e <calc_region_checksum+0x10e>
			{
				csum += h.hrs[i];
			}
			csum = ((csum ^ 0xFF) & 0xFF);
  40545a:	7dfb      	ldrb	r3, [r7, #23]
  40545c:	43db      	mvns	r3, r3
  40545e:	75fb      	strb	r3, [r7, #23]
			break;
  405460:	e026      	b.n	4054b0 <calc_region_checksum+0x180>

		case 3: //usage mins
			csum = 0;
  405462:	2300      	movs	r3, #0
  405464:	75fb      	strb	r3, [r7, #23]
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  405466:	2300      	movs	r3, #0
  405468:	60bb      	str	r3, [r7, #8]
  40546a:	e009      	b.n	405480 <calc_region_checksum+0x150>
			{
				csum += m.mins[i];
  40546c:	4a17      	ldr	r2, [pc, #92]	; (4054cc <calc_region_checksum+0x19c>)
  40546e:	68bb      	ldr	r3, [r7, #8]
  405470:	4413      	add	r3, r2
  405472:	781a      	ldrb	r2, [r3, #0]
  405474:	7dfb      	ldrb	r3, [r7, #23]
  405476:	4413      	add	r3, r2
  405478:	75fb      	strb	r3, [r7, #23]
			csum = ((csum ^ 0xFF) & 0xFF);
			break;

		case 3: //usage mins
			csum = 0;
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  40547a:	68bb      	ldr	r3, [r7, #8]
  40547c:	3301      	adds	r3, #1
  40547e:	60bb      	str	r3, [r7, #8]
  405480:	68bb      	ldr	r3, [r7, #8]
  405482:	2b5f      	cmp	r3, #95	; 0x5f
  405484:	ddf2      	ble.n	40546c <calc_region_checksum+0x13c>
			{
				csum += m.mins[i];
			}
			csum += m.sanMins;
  405486:	4b11      	ldr	r3, [pc, #68]	; (4054cc <calc_region_checksum+0x19c>)
  405488:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  40548a:	b2da      	uxtb	r2, r3
  40548c:	7dfb      	ldrb	r3, [r7, #23]
  40548e:	4413      	add	r3, r2
  405490:	75fb      	strb	r3, [r7, #23]
			csum = ((csum ^ 0xFF) & 0xFF);
  405492:	7dfb      	ldrb	r3, [r7, #23]
  405494:	43db      	mvns	r3, r3
  405496:	75fb      	strb	r3, [r7, #23]
			break;
  405498:	e00a      	b.n	4054b0 <calc_region_checksum+0x180>
		case 4: //configuration
			csum = 0;
  40549a:	2300      	movs	r3, #0
  40549c:	75fb      	strb	r3, [r7, #23]
			csum += c.initialDTE;
  40549e:	4b0c      	ldr	r3, [pc, #48]	; (4054d0 <calc_region_checksum+0x1a0>)
  4054a0:	781a      	ldrb	r2, [r3, #0]
  4054a2:	7dfb      	ldrb	r3, [r7, #23]
  4054a4:	4413      	add	r3, r2
  4054a6:	75fb      	strb	r3, [r7, #23]
			csum = ((csum ^ 0xFF) & 0xFF);
  4054a8:	7dfb      	ldrb	r3, [r7, #23]
  4054aa:	43db      	mvns	r3, r3
  4054ac:	75fb      	strb	r3, [r7, #23]
			break;
  4054ae:	bf00      	nop
	}
	
	return csum;	
  4054b0:	7dfb      	ldrb	r3, [r7, #23]
}
  4054b2:	4618      	mov	r0, r3
  4054b4:	371c      	adds	r7, #28
  4054b6:	46bd      	mov	sp, r7
  4054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4054bc:	4770      	bx	lr
  4054be:	bf00      	nop
  4054c0:	2040135c 	.word	0x2040135c
  4054c4:	20401708 	.word	0x20401708
  4054c8:	2040170c 	.word	0x2040170c
  4054cc:	204017d0 	.word	0x204017d0
  4054d0:	204016dc 	.word	0x204016dc

004054d4 <find_first_open_usage_slot>:

#define USAGE_FULL 0xFF

unsigned char find_first_open_usage_slot(void);
unsigned char find_first_open_usage_slot(void)
{
  4054d4:	b580      	push	{r7, lr}
  4054d6:	b082      	sub	sp, #8
  4054d8:	af00      	add	r7, sp, #0
	for (unsigned int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  4054da:	2300      	movs	r3, #0
  4054dc:	607b      	str	r3, [r7, #4]
  4054de:	e00f      	b.n	405500 <find_first_open_usage_slot+0x2c>
	{
		
		if (!sf[i].slotFilled)
  4054e0:	4a10      	ldr	r2, [pc, #64]	; (405524 <find_first_open_usage_slot+0x50>)
  4054e2:	687b      	ldr	r3, [r7, #4]
  4054e4:	00db      	lsls	r3, r3, #3
  4054e6:	4413      	add	r3, r2
  4054e8:	799b      	ldrb	r3, [r3, #6]
  4054ea:	f3c3 0380 	ubfx	r3, r3, #2, #1
  4054ee:	b2db      	uxtb	r3, r3
  4054f0:	2b00      	cmp	r3, #0
  4054f2:	d102      	bne.n	4054fa <find_first_open_usage_slot+0x26>
		{
			return i;
  4054f4:	687b      	ldr	r3, [r7, #4]
  4054f6:	b2db      	uxtb	r3, r3
  4054f8:	e00f      	b.n	40551a <find_first_open_usage_slot+0x46>
#define USAGE_FULL 0xFF

unsigned char find_first_open_usage_slot(void);
unsigned char find_first_open_usage_slot(void)
{
	for (unsigned int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
  4054fa:	687b      	ldr	r3, [r7, #4]
  4054fc:	3301      	adds	r3, #1
  4054fe:	607b      	str	r3, [r7, #4]
  405500:	687b      	ldr	r3, [r7, #4]
  405502:	2b5f      	cmp	r3, #95	; 0x5f
  405504:	d9ec      	bls.n	4054e0 <find_first_open_usage_slot+0xc>
		{
			return i;
		}
	}
	
	print_ecdbg("No more room for LED board info. Cannot track minute usage for additional boards.\r\n");
  405506:	4808      	ldr	r0, [pc, #32]	; (405528 <find_first_open_usage_slot+0x54>)
  405508:	4b08      	ldr	r3, [pc, #32]	; (40552c <find_first_open_usage_slot+0x58>)
  40550a:	4798      	blx	r3
	
	sysErr.usageStructsFull = FAIL;
  40550c:	4b08      	ldr	r3, [pc, #32]	; (405530 <find_first_open_usage_slot+0x5c>)
  40550e:	2201      	movs	r2, #1
  405510:	739a      	strb	r2, [r3, #14]
	electroclaveState = STATE_CHASSIS_ERROR;
  405512:	4b08      	ldr	r3, [pc, #32]	; (405534 <find_first_open_usage_slot+0x60>)
  405514:	2208      	movs	r2, #8
  405516:	701a      	strb	r2, [r3, #0]

	
	return USAGE_FULL; //Error, no open slots
  405518:	23ff      	movs	r3, #255	; 0xff
}
  40551a:	4618      	mov	r0, r3
  40551c:	3708      	adds	r7, #8
  40551e:	46bd      	mov	sp, r7
  405520:	bd80      	pop	{r7, pc}
  405522:	bf00      	nop
  405524:	2040135c 	.word	0x2040135c
  405528:	0040cb20 	.word	0x0040cb20
  40552c:	004026b1 	.word	0x004026b1
  405530:	204016cc 	.word	0x204016cc
  405534:	204009c2 	.word	0x204009c2

00405538 <add_new_led_board_sides_to_usage>:

void add_new_led_board_sides_to_usage(void)

{
  405538:	b580      	push	{r7, lr}
  40553a:	b082      	sub	sp, #8
  40553c:	af00      	add	r7, sp, #0
	
	//NOTE that load_usage_indeces() must have been run already for this function to work. 
	// i.e., usageIdx[][] must be populated.
	

	firstOpenSlot = find_first_open_usage_slot();
  40553e:	4b2f      	ldr	r3, [pc, #188]	; (4055fc <add_new_led_board_sides_to_usage+0xc4>)
  405540:	4798      	blx	r3
  405542:	4603      	mov	r3, r0
  405544:	717b      	strb	r3, [r7, #5]
	
	slotAssignment = firstOpenSlot;
  405546:	797b      	ldrb	r3, [r7, #5]
  405548:	71fb      	strb	r3, [r7, #7]
	
	for (unsigned char i=0; i<NUM_LED_BOARD_SIDES; i++)
  40554a:	2300      	movs	r3, #0
  40554c:	71bb      	strb	r3, [r7, #6]
  40554e:	e04f      	b.n	4055f0 <add_new_led_board_sides_to_usage+0xb8>
	{
		brdIdx = ledBrdSide[i].boardIdx;
  405550:	79ba      	ldrb	r2, [r7, #6]
  405552:	492b      	ldr	r1, [pc, #172]	; (405600 <add_new_led_board_sides_to_usage+0xc8>)
  405554:	4613      	mov	r3, r2
  405556:	009b      	lsls	r3, r3, #2
  405558:	4413      	add	r3, r2
  40555a:	440b      	add	r3, r1
  40555c:	791b      	ldrb	r3, [r3, #4]
  40555e:	713b      	strb	r3, [r7, #4]
		
		top_botn = (i%2) ? TOP : BOTTOM; //odd sides are top, even sides are bottom
  405560:	79bb      	ldrb	r3, [r7, #6]
  405562:	f003 0301 	and.w	r3, r3, #1
  405566:	b2db      	uxtb	r3, r3
  405568:	2b00      	cmp	r3, #0
  40556a:	bf14      	ite	ne
  40556c:	2301      	movne	r3, #1
  40556e:	2300      	moveq	r3, #0
  405570:	b2db      	uxtb	r3, r3
  405572:	70fb      	strb	r3, [r7, #3]
		
		if ((ledBrd[brdIdx].present) && (usageIdx[i] == NO_LED_BOARD_PRESENT)) //TODO: do I need the NO_LED_BOARD_PRESENT check? this should always be open at this point
  405574:	793a      	ldrb	r2, [r7, #4]
  405576:	4923      	ldr	r1, [pc, #140]	; (405604 <add_new_led_board_sides_to_usage+0xcc>)
  405578:	4613      	mov	r3, r2
  40557a:	00db      	lsls	r3, r3, #3
  40557c:	1a9b      	subs	r3, r3, r2
  40557e:	005b      	lsls	r3, r3, #1
  405580:	440b      	add	r3, r1
  405582:	3308      	adds	r3, #8
  405584:	781b      	ldrb	r3, [r3, #0]
  405586:	2b00      	cmp	r3, #0
  405588:	d02f      	beq.n	4055ea <add_new_led_board_sides_to_usage+0xb2>
  40558a:	79bb      	ldrb	r3, [r7, #6]
  40558c:	4a1e      	ldr	r2, [pc, #120]	; (405608 <add_new_led_board_sides_to_usage+0xd0>)
  40558e:	5cd3      	ldrb	r3, [r2, r3]
  405590:	2bff      	cmp	r3, #255	; 0xff
  405592:	d12a      	bne.n	4055ea <add_new_led_board_sides_to_usage+0xb2>
		{
			strncpy((char*)&sf[slotAssignment].id[0], (char*)&ledBrd[brdIdx].id[0],6);
  405594:	79fb      	ldrb	r3, [r7, #7]
  405596:	00db      	lsls	r3, r3, #3
  405598:	4a1c      	ldr	r2, [pc, #112]	; (40560c <add_new_led_board_sides_to_usage+0xd4>)
  40559a:	1899      	adds	r1, r3, r2
  40559c:	793a      	ldrb	r2, [r7, #4]
  40559e:	4613      	mov	r3, r2
  4055a0:	00db      	lsls	r3, r3, #3
  4055a2:	1a9b      	subs	r3, r3, r2
  4055a4:	005b      	lsls	r3, r3, #1
  4055a6:	4a17      	ldr	r2, [pc, #92]	; (405604 <add_new_led_board_sides_to_usage+0xcc>)
  4055a8:	4413      	add	r3, r2
  4055aa:	3301      	adds	r3, #1
  4055ac:	4608      	mov	r0, r1
  4055ae:	4619      	mov	r1, r3
  4055b0:	2206      	movs	r2, #6
  4055b2:	4b17      	ldr	r3, [pc, #92]	; (405610 <add_new_led_board_sides_to_usage+0xd8>)
  4055b4:	4798      	blx	r3
			
			sf[slotAssignment].top_botn = top_botn;
  4055b6:	79fb      	ldrb	r3, [r7, #7]
  4055b8:	78fa      	ldrb	r2, [r7, #3]
  4055ba:	f002 0201 	and.w	r2, r2, #1
  4055be:	b2d1      	uxtb	r1, r2
  4055c0:	4a12      	ldr	r2, [pc, #72]	; (40560c <add_new_led_board_sides_to_usage+0xd4>)
  4055c2:	00db      	lsls	r3, r3, #3
  4055c4:	4413      	add	r3, r2
  4055c6:	799a      	ldrb	r2, [r3, #6]
  4055c8:	f361 0200 	bfi	r2, r1, #0, #1
  4055cc:	719a      	strb	r2, [r3, #6]
			
			sf[slotAssignment].slotFilled = 1;
  4055ce:	79fb      	ldrb	r3, [r7, #7]
  4055d0:	4a0e      	ldr	r2, [pc, #56]	; (40560c <add_new_led_board_sides_to_usage+0xd4>)
  4055d2:	00db      	lsls	r3, r3, #3
  4055d4:	4413      	add	r3, r2
  4055d6:	799a      	ldrb	r2, [r3, #6]
  4055d8:	f042 0204 	orr.w	r2, r2, #4
  4055dc:	719a      	strb	r2, [r3, #6]

			usageIdx[i] = slotAssignment++;
  4055de:	79ba      	ldrb	r2, [r7, #6]
  4055e0:	79fb      	ldrb	r3, [r7, #7]
  4055e2:	1c59      	adds	r1, r3, #1
  4055e4:	71f9      	strb	r1, [r7, #7]
  4055e6:	4908      	ldr	r1, [pc, #32]	; (405608 <add_new_led_board_sides_to_usage+0xd0>)
  4055e8:	548b      	strb	r3, [r1, r2]

	firstOpenSlot = find_first_open_usage_slot();
	
	slotAssignment = firstOpenSlot;
	
	for (unsigned char i=0; i<NUM_LED_BOARD_SIDES; i++)
  4055ea:	79bb      	ldrb	r3, [r7, #6]
  4055ec:	3301      	adds	r3, #1
  4055ee:	71bb      	strb	r3, [r7, #6]
  4055f0:	79bb      	ldrb	r3, [r7, #6]
  4055f2:	2b07      	cmp	r3, #7
  4055f4:	d9ac      	bls.n	405550 <add_new_led_board_sides_to_usage+0x18>

			usageIdx[i] = slotAssignment++;

		}
	}
}
  4055f6:	3708      	adds	r7, #8
  4055f8:	46bd      	mov	sp, r7
  4055fa:	bd80      	pop	{r7, pc}
  4055fc:	004054d5 	.word	0x004054d5
  405600:	204016e0 	.word	0x204016e0
  405604:	2040165c 	.word	0x2040165c
  405608:	204016c4 	.word	0x204016c4
  40560c:	2040135c 	.word	0x2040135c
  405610:	004072e5 	.word	0x004072e5

00405614 <inc_sanMins>:
void increment_ledBoard_usage_min(void);


void inc_sanMins(void);
void inc_sanMins(void)
{
  405614:	b480      	push	{r7}
  405616:	af00      	add	r7, sp, #0
	m.sanMins++;
  405618:	4b04      	ldr	r3, [pc, #16]	; (40562c <inc_sanMins+0x18>)
  40561a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  40561c:	3301      	adds	r3, #1
  40561e:	4a03      	ldr	r2, [pc, #12]	; (40562c <inc_sanMins+0x18>)
  405620:	6613      	str	r3, [r2, #96]	; 0x60
	
	//the rest of the update of the struct, calc'ing the csum, writing to flash etc will happen when the usage minutes get updated
}
  405622:	46bd      	mov	sp, r7
  405624:	f85d 7b04 	ldr.w	r7, [sp], #4
  405628:	4770      	bx	lr
  40562a:	bf00      	nop
  40562c:	204017d0 	.word	0x204017d0

00405630 <inc_sanCycles>:

void inc_sanCycles(void);
void inc_sanCycles(void)
{
  405630:	b580      	push	{r7, lr}
  405632:	af00      	add	r7, sp, #0
	sanc.cycles++;
  405634:	4b11      	ldr	r3, [pc, #68]	; (40567c <inc_sanCycles+0x4c>)
  405636:	681b      	ldr	r3, [r3, #0]
  405638:	f3c3 0313 	ubfx	r3, r3, #0, #20
  40563c:	1c5a      	adds	r2, r3, #1
  40563e:	f3c2 0213 	ubfx	r2, r2, #0, #20
  405642:	490e      	ldr	r1, [pc, #56]	; (40567c <inc_sanCycles+0x4c>)
  405644:	680b      	ldr	r3, [r1, #0]
  405646:	f362 0313 	bfi	r3, r2, #0, #20
  40564a:	600b      	str	r3, [r1, #0]
	sanCycleFlashIdx++;
  40564c:	4b0c      	ldr	r3, [pc, #48]	; (405680 <inc_sanCycles+0x50>)
  40564e:	681b      	ldr	r3, [r3, #0]
  405650:	3301      	adds	r3, #1
  405652:	4a0b      	ldr	r2, [pc, #44]	; (405680 <inc_sanCycles+0x50>)
  405654:	6013      	str	r3, [r2, #0]
	if (sanCycleFlashIdx >= (NUM_SAN_CYCLE_BUFS_PER_SECTOR * NUM_SAN_CYCLE_BUFS_SECTORS))
  405656:	4b0a      	ldr	r3, [pc, #40]	; (405680 <inc_sanCycles+0x50>)
  405658:	681b      	ldr	r3, [r3, #0]
  40565a:	2b05      	cmp	r3, #5
  40565c:	d902      	bls.n	405664 <inc_sanCycles+0x34>
	{
		sanCycleFlashIdx = 0;
  40565e:	4b08      	ldr	r3, [pc, #32]	; (405680 <inc_sanCycles+0x50>)
  405660:	2200      	movs	r2, #0
  405662:	601a      	str	r2, [r3, #0]
	}
	sanc.csum = calc_region_checksum(1);
  405664:	2001      	movs	r0, #1
  405666:	4b07      	ldr	r3, [pc, #28]	; (405684 <inc_sanCycles+0x54>)
  405668:	4798      	blx	r3
  40566a:	4603      	mov	r3, r0
  40566c:	4619      	mov	r1, r3
  40566e:	4a03      	ldr	r2, [pc, #12]	; (40567c <inc_sanCycles+0x4c>)
  405670:	8853      	ldrh	r3, [r2, #2]
  405672:	f361 130b 	bfi	r3, r1, #4, #8
  405676:	8053      	strh	r3, [r2, #2]
//skip for now 22feb16	write_region_to_flash(1, 0xFF, sanc.csum);
}
  405678:	bd80      	pop	{r7, pc}
  40567a:	bf00      	nop
  40567c:	20401708 	.word	0x20401708
  405680:	204009c8 	.word	0x204009c8
  405684:	00405331 	.word	0x00405331

00405688 <store_config>:

void store_config(void);
void store_config(void)
{
  405688:	b580      	push	{r7, lr}
  40568a:	af00      	add	r7, sp, #0
	/* initialDTE set in the serial user interface */
	configFlashIdx++;
  40568c:	4b09      	ldr	r3, [pc, #36]	; (4056b4 <store_config+0x2c>)
  40568e:	681b      	ldr	r3, [r3, #0]
  405690:	3301      	adds	r3, #1
  405692:	4a08      	ldr	r2, [pc, #32]	; (4056b4 <store_config+0x2c>)
  405694:	6013      	str	r3, [r2, #0]
	if (configFlashIdx >= (NUM_CONFIG_BUFS_PER_SECTOR * NUM_CONFIG_BUFS_SECTORS))
  405696:	4b07      	ldr	r3, [pc, #28]	; (4056b4 <store_config+0x2c>)
  405698:	681b      	ldr	r3, [r3, #0]
  40569a:	2b01      	cmp	r3, #1
  40569c:	d902      	bls.n	4056a4 <store_config+0x1c>
	{
		configFlashIdx = 0;
  40569e:	4b05      	ldr	r3, [pc, #20]	; (4056b4 <store_config+0x2c>)
  4056a0:	2200      	movs	r2, #0
  4056a2:	601a      	str	r2, [r3, #0]
	}
	c.csum = calc_region_checksum(4);
  4056a4:	2004      	movs	r0, #4
  4056a6:	4b04      	ldr	r3, [pc, #16]	; (4056b8 <store_config+0x30>)
  4056a8:	4798      	blx	r3
  4056aa:	4603      	mov	r3, r0
  4056ac:	461a      	mov	r2, r3
  4056ae:	4b03      	ldr	r3, [pc, #12]	; (4056bc <store_config+0x34>)
  4056b0:	705a      	strb	r2, [r3, #1]
//skip for now 22feb16	write_region_to_flash(4, 0xFF, c.csum);
}
  4056b2:	bd80      	pop	{r7, pc}
  4056b4:	204009d4 	.word	0x204009d4
  4056b8:	00405331 	.word	0x00405331
  4056bc:	204016dc 	.word	0x204016dc

004056c0 <increment_ledBoard_usage_min>:

void increment_ledBoard_usage_min(void)
{
  4056c0:	b580      	push	{r7, lr}
  4056c2:	b082      	sub	sp, #8
  4056c4:	af00      	add	r7, sp, #0
	unsigned char idx;
	unsigned char topLEDboardLowerSideIdx;
	unsigned char bottomLEDboardUpperSideIdx;
	unsigned char topUIdx;
	unsigned char bottomUIdx;
	unsigned char hourRollover = 0;
  4056c6:	2300      	movs	r3, #0
  4056c8:	71bb      	strb	r3, [r7, #6]
	
	inc_sanMins();
  4056ca:	4b5c      	ldr	r3, [pc, #368]	; (40583c <increment_ledBoard_usage_min+0x17c>)
  4056cc:	4798      	blx	r3

	for (unsigned char i=0; i<NUM_SHELVES; i++) //check every active shelf
  4056ce:	2300      	movs	r3, #0
  4056d0:	717b      	strb	r3, [r7, #5]
  4056d2:	e07f      	b.n	4057d4 <increment_ledBoard_usage_min+0x114>
	{
		if (shelf[i].active == SHELF_ACTIVE)
  4056d4:	797a      	ldrb	r2, [r7, #5]
  4056d6:	495a      	ldr	r1, [pc, #360]	; (405840 <increment_ledBoard_usage_min+0x180>)
  4056d8:	4613      	mov	r3, r2
  4056da:	009b      	lsls	r3, r3, #2
  4056dc:	4413      	add	r3, r2
  4056de:	440b      	add	r3, r1
  4056e0:	781b      	ldrb	r3, [r3, #0]
  4056e2:	2b01      	cmp	r3, #1
  4056e4:	d173      	bne.n	4057ce <increment_ledBoard_usage_min+0x10e>
		{
			topLEDboardLowerSideIdx = ledBrd[shelf[i].tLedIdx].lSideIdx;
  4056e6:	797a      	ldrb	r2, [r7, #5]
  4056e8:	4955      	ldr	r1, [pc, #340]	; (405840 <increment_ledBoard_usage_min+0x180>)
  4056ea:	4613      	mov	r3, r2
  4056ec:	009b      	lsls	r3, r3, #2
  4056ee:	4413      	add	r3, r2
  4056f0:	440b      	add	r3, r1
  4056f2:	785b      	ldrb	r3, [r3, #1]
  4056f4:	4619      	mov	r1, r3
  4056f6:	4a53      	ldr	r2, [pc, #332]	; (405844 <increment_ledBoard_usage_min+0x184>)
  4056f8:	460b      	mov	r3, r1
  4056fa:	00db      	lsls	r3, r3, #3
  4056fc:	1a5b      	subs	r3, r3, r1
  4056fe:	005b      	lsls	r3, r3, #1
  405700:	4413      	add	r3, r2
  405702:	3308      	adds	r3, #8
  405704:	78db      	ldrb	r3, [r3, #3]
  405706:	70fb      	strb	r3, [r7, #3]
			bottomLEDboardUpperSideIdx = ledBrd[shelf[i].bLedIdx].uSideIdx;
  405708:	797a      	ldrb	r2, [r7, #5]
  40570a:	494d      	ldr	r1, [pc, #308]	; (405840 <increment_ledBoard_usage_min+0x180>)
  40570c:	4613      	mov	r3, r2
  40570e:	009b      	lsls	r3, r3, #2
  405710:	4413      	add	r3, r2
  405712:	440b      	add	r3, r1
  405714:	789b      	ldrb	r3, [r3, #2]
  405716:	4619      	mov	r1, r3
  405718:	4a4a      	ldr	r2, [pc, #296]	; (405844 <increment_ledBoard_usage_min+0x184>)
  40571a:	460b      	mov	r3, r1
  40571c:	00db      	lsls	r3, r3, #3
  40571e:	1a5b      	subs	r3, r3, r1
  405720:	005b      	lsls	r3, r3, #1
  405722:	4413      	add	r3, r2
  405724:	3308      	adds	r3, #8
  405726:	789b      	ldrb	r3, [r3, #2]
  405728:	70bb      	strb	r3, [r7, #2]
			
			topUIdx = ledBrdSide[topLEDboardLowerSideIdx].ushdwIdx;
  40572a:	78fa      	ldrb	r2, [r7, #3]
  40572c:	4946      	ldr	r1, [pc, #280]	; (405848 <increment_ledBoard_usage_min+0x188>)
  40572e:	4613      	mov	r3, r2
  405730:	009b      	lsls	r3, r3, #2
  405732:	4413      	add	r3, r2
  405734:	440b      	add	r3, r1
  405736:	785b      	ldrb	r3, [r3, #1]
  405738:	707b      	strb	r3, [r7, #1]
			bottomUIdx = ledBrdSide[bottomLEDboardUpperSideIdx].ushdwIdx;
  40573a:	78ba      	ldrb	r2, [r7, #2]
  40573c:	4942      	ldr	r1, [pc, #264]	; (405848 <increment_ledBoard_usage_min+0x188>)
  40573e:	4613      	mov	r3, r2
  405740:	009b      	lsls	r3, r3, #2
  405742:	4413      	add	r3, r2
  405744:	440b      	add	r3, r1
  405746:	785b      	ldrb	r3, [r3, #1]
  405748:	703b      	strb	r3, [r7, #0]
			
			for (unsigned char k=0; k<2; k++) //for each board side in the shelf
  40574a:	2300      	movs	r3, #0
  40574c:	713b      	strb	r3, [r7, #4]
  40574e:	e03b      	b.n	4057c8 <increment_ledBoard_usage_min+0x108>
			{
				switch (k)
  405750:	793b      	ldrb	r3, [r7, #4]
  405752:	2b00      	cmp	r3, #0
  405754:	d002      	beq.n	40575c <increment_ledBoard_usage_min+0x9c>
  405756:	2b01      	cmp	r3, #1
  405758:	d003      	beq.n	405762 <increment_ledBoard_usage_min+0xa2>
  40575a:	e005      	b.n	405768 <increment_ledBoard_usage_min+0xa8>
				{
					case 0:
						idx = topUIdx;
  40575c:	787b      	ldrb	r3, [r7, #1]
  40575e:	71fb      	strb	r3, [r7, #7]
						break;
  405760:	e002      	b.n	405768 <increment_ledBoard_usage_min+0xa8>
					case 1:
						idx = bottomUIdx;
  405762:	783b      	ldrb	r3, [r7, #0]
  405764:	71fb      	strb	r3, [r7, #7]
						break;
  405766:	bf00      	nop

				}

				m.mins[idx] = m.mins[idx] + 1;
  405768:	79fb      	ldrb	r3, [r7, #7]
  40576a:	79fa      	ldrb	r2, [r7, #7]
  40576c:	4937      	ldr	r1, [pc, #220]	; (40584c <increment_ledBoard_usage_min+0x18c>)
  40576e:	5c8a      	ldrb	r2, [r1, r2]
  405770:	3201      	adds	r2, #1
  405772:	b2d1      	uxtb	r1, r2
  405774:	4a35      	ldr	r2, [pc, #212]	; (40584c <increment_ledBoard_usage_min+0x18c>)
  405776:	54d1      	strb	r1, [r2, r3]
				if (m.mins[idx] > 59)
  405778:	79fb      	ldrb	r3, [r7, #7]
  40577a:	4a34      	ldr	r2, [pc, #208]	; (40584c <increment_ledBoard_usage_min+0x18c>)
  40577c:	5cd3      	ldrb	r3, [r2, r3]
  40577e:	2b3b      	cmp	r3, #59	; 0x3b
  405780:	d91f      	bls.n	4057c2 <increment_ledBoard_usage_min+0x102>
				{
					m.mins[idx] = 0;
  405782:	79fb      	ldrb	r3, [r7, #7]
  405784:	4a31      	ldr	r2, [pc, #196]	; (40584c <increment_ledBoard_usage_min+0x18c>)
  405786:	2100      	movs	r1, #0
  405788:	54d1      	strb	r1, [r2, r3]
					hourRollover++; //count number of board sides that had hours rollover this pass for the current hourPingPong selection
  40578a:	79bb      	ldrb	r3, [r7, #6]
  40578c:	3301      	adds	r3, #1
  40578e:	71bb      	strb	r3, [r7, #6]
					h.hrs[idx] = h.hrs[idx] + 1;
  405790:	79fb      	ldrb	r3, [r7, #7]
  405792:	79fa      	ldrb	r2, [r7, #7]
  405794:	492e      	ldr	r1, [pc, #184]	; (405850 <increment_ledBoard_usage_min+0x190>)
  405796:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
  40579a:	3201      	adds	r2, #1
  40579c:	b291      	uxth	r1, r2
  40579e:	4a2c      	ldr	r2, [pc, #176]	; (405850 <increment_ledBoard_usage_min+0x190>)
  4057a0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						
					if ((h.hrs[idx]) >= 2000) //2000 hours * 60 minutes per hour
  4057a4:	79fb      	ldrb	r3, [r7, #7]
  4057a6:	4a2a      	ldr	r2, [pc, #168]	; (405850 <increment_ledBoard_usage_min+0x190>)
  4057a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  4057ac:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
  4057b0:	d307      	bcc.n	4057c2 <increment_ledBoard_usage_min+0x102>
					{
						sf[idx].maxUsageReached = 1; //And...we're done. Reached 2000 hours.
  4057b2:	79fb      	ldrb	r3, [r7, #7]
  4057b4:	4a27      	ldr	r2, [pc, #156]	; (405854 <increment_ledBoard_usage_min+0x194>)
  4057b6:	00db      	lsls	r3, r3, #3
  4057b8:	4413      	add	r3, r2
  4057ba:	799a      	ldrb	r2, [r3, #6]
  4057bc:	f042 0202 	orr.w	r2, r2, #2
  4057c0:	719a      	strb	r2, [r3, #6]
			bottomLEDboardUpperSideIdx = ledBrd[shelf[i].bLedIdx].uSideIdx;
			
			topUIdx = ledBrdSide[topLEDboardLowerSideIdx].ushdwIdx;
			bottomUIdx = ledBrdSide[bottomLEDboardUpperSideIdx].ushdwIdx;
			
			for (unsigned char k=0; k<2; k++) //for each board side in the shelf
  4057c2:	793b      	ldrb	r3, [r7, #4]
  4057c4:	3301      	adds	r3, #1
  4057c6:	713b      	strb	r3, [r7, #4]
  4057c8:	793b      	ldrb	r3, [r7, #4]
  4057ca:	2b01      	cmp	r3, #1
  4057cc:	d9c0      	bls.n	405750 <increment_ledBoard_usage_min+0x90>
	unsigned char bottomUIdx;
	unsigned char hourRollover = 0;
	
	inc_sanMins();

	for (unsigned char i=0; i<NUM_SHELVES; i++) //check every active shelf
  4057ce:	797b      	ldrb	r3, [r7, #5]
  4057d0:	3301      	adds	r3, #1
  4057d2:	717b      	strb	r3, [r7, #5]
  4057d4:	797b      	ldrb	r3, [r7, #5]
  4057d6:	2b03      	cmp	r3, #3
  4057d8:	f67f af7c 	bls.w	4056d4 <increment_ledBoard_usage_min+0x14>
				}//if ((minutes %60) == 0)
			} //for each board side in the shelf (k)
		} //if (shelf[i].active)
	} //for (i=0; i<NUM_SHELVES; i++)
	
	mFlashIdx++;
  4057dc:	4b1e      	ldr	r3, [pc, #120]	; (405858 <increment_ledBoard_usage_min+0x198>)
  4057de:	681b      	ldr	r3, [r3, #0]
  4057e0:	3301      	adds	r3, #1
  4057e2:	4a1d      	ldr	r2, [pc, #116]	; (405858 <increment_ledBoard_usage_min+0x198>)
  4057e4:	6013      	str	r3, [r2, #0]
	if (mFlashIdx >= NUM_USAGE_MINS_BUFS_SECTORS)
  4057e6:	4b1c      	ldr	r3, [pc, #112]	; (405858 <increment_ledBoard_usage_min+0x198>)
  4057e8:	681b      	ldr	r3, [r3, #0]
  4057ea:	2b73      	cmp	r3, #115	; 0x73
  4057ec:	d902      	bls.n	4057f4 <increment_ledBoard_usage_min+0x134>
	{
		mFlashIdx = 0;
  4057ee:	4b1a      	ldr	r3, [pc, #104]	; (405858 <increment_ledBoard_usage_min+0x198>)
  4057f0:	2200      	movs	r2, #0
  4057f2:	601a      	str	r2, [r3, #0]
	}
	m.csum = calc_region_checksum(3);
  4057f4:	2003      	movs	r0, #3
  4057f6:	4b19      	ldr	r3, [pc, #100]	; (40585c <increment_ledBoard_usage_min+0x19c>)
  4057f8:	4798      	blx	r3
  4057fa:	4603      	mov	r3, r0
  4057fc:	461a      	mov	r2, r3
  4057fe:	4b13      	ldr	r3, [pc, #76]	; (40584c <increment_ledBoard_usage_min+0x18c>)
  405800:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
//skip for now 22feb16	write_region_to_flash(3, 0xFF, m.csum);
//skip for now 22feb16	copy_region_to_another_sector(3);
//skip for now 22feb16	disrupt_prior_m_sector();

	if (hourRollover)
  405804:	79bb      	ldrb	r3, [r7, #6]
  405806:	2b00      	cmp	r3, #0
  405808:	d015      	beq.n	405836 <increment_ledBoard_usage_min+0x176>
	{
		hFlashIdx++;
  40580a:	4b15      	ldr	r3, [pc, #84]	; (405860 <increment_ledBoard_usage_min+0x1a0>)
  40580c:	681b      	ldr	r3, [r3, #0]
  40580e:	3301      	adds	r3, #1
  405810:	4a13      	ldr	r2, [pc, #76]	; (405860 <increment_ledBoard_usage_min+0x1a0>)
  405812:	6013      	str	r3, [r2, #0]
		if (hFlashIdx >= (NUM_USAGE_HOURS_BUFS_SECTORS/NUM_USAGE_HOURS_SECTORS_PER_BUF))
  405814:	4b12      	ldr	r3, [pc, #72]	; (405860 <increment_ledBoard_usage_min+0x1a0>)
  405816:	681b      	ldr	r3, [r3, #0]
  405818:	2b01      	cmp	r3, #1
  40581a:	d902      	bls.n	405822 <increment_ledBoard_usage_min+0x162>
		{
			hFlashIdx = 0;
  40581c:	4b10      	ldr	r3, [pc, #64]	; (405860 <increment_ledBoard_usage_min+0x1a0>)
  40581e:	2200      	movs	r2, #0
  405820:	601a      	str	r2, [r3, #0]
		}
		h.csum = calc_region_checksum(2);
  405822:	2002      	movs	r0, #2
  405824:	4b0d      	ldr	r3, [pc, #52]	; (40585c <increment_ledBoard_usage_min+0x19c>)
  405826:	4798      	blx	r3
  405828:	4603      	mov	r3, r0
  40582a:	461a      	mov	r2, r3
  40582c:	4b08      	ldr	r3, [pc, #32]	; (405850 <increment_ledBoard_usage_min+0x190>)
  40582e:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
//skip for now 22feb16		write_region_to_flash(2, 0xFF, h.csum);

		hourRollover = 0; //reset for next pass
  405832:	2300      	movs	r3, #0
  405834:	71bb      	strb	r3, [r7, #6]
	}
}
  405836:	3708      	adds	r7, #8
  405838:	46bd      	mov	sp, r7
  40583a:	bd80      	pop	{r7, pc}
  40583c:	00405615 	.word	0x00405615
  405840:	204016a4 	.word	0x204016a4
  405844:	2040165c 	.word	0x2040165c
  405848:	204016e0 	.word	0x204016e0
  40584c:	204017d0 	.word	0x204017d0
  405850:	2040170c 	.word	0x2040170c
  405854:	2040135c 	.word	0x2040135c
  405858:	204009d0 	.word	0x204009d0
  40585c:	00405331 	.word	0x00405331
  405860:	204009cc 	.word	0x204009cc

00405864 <init_shelf_n_ledBrd_structs>:



void init_shelf_n_ledBrd_structs(void);
void init_shelf_n_ledBrd_structs(void)
{
  405864:	b480      	push	{r7}
  405866:	b085      	sub	sp, #20
  405868:	af00      	add	r7, sp, #0
	
	for (int i=0; i<NUM_SHELVES; i++)
  40586a:	2300      	movs	r3, #0
  40586c:	60fb      	str	r3, [r7, #12]
  40586e:	e01a      	b.n	4058a6 <init_shelf_n_ledBrd_structs+0x42>
	{
		shelf[i].present = 0;
  405870:	497c      	ldr	r1, [pc, #496]	; (405a64 <init_shelf_n_ledBrd_structs+0x200>)
  405872:	68fa      	ldr	r2, [r7, #12]
  405874:	4613      	mov	r3, r2
  405876:	009b      	lsls	r3, r3, #2
  405878:	4413      	add	r3, r2
  40587a:	440b      	add	r3, r1
  40587c:	2200      	movs	r2, #0
  40587e:	711a      	strb	r2, [r3, #4]
		shelf[i].devicesPresent = 0;
  405880:	4978      	ldr	r1, [pc, #480]	; (405a64 <init_shelf_n_ledBrd_structs+0x200>)
  405882:	68fa      	ldr	r2, [r7, #12]
  405884:	4613      	mov	r3, r2
  405886:	009b      	lsls	r3, r3, #2
  405888:	4413      	add	r3, r2
  40588a:	440b      	add	r3, r1
  40588c:	2200      	movs	r2, #0
  40588e:	70da      	strb	r2, [r3, #3]
		shelf[i].active = 0;
  405890:	4974      	ldr	r1, [pc, #464]	; (405a64 <init_shelf_n_ledBrd_structs+0x200>)
  405892:	68fa      	ldr	r2, [r7, #12]
  405894:	4613      	mov	r3, r2
  405896:	009b      	lsls	r3, r3, #2
  405898:	4413      	add	r3, r2
  40589a:	440b      	add	r3, r1
  40589c:	2200      	movs	r2, #0
  40589e:	701a      	strb	r2, [r3, #0]

void init_shelf_n_ledBrd_structs(void);
void init_shelf_n_ledBrd_structs(void)
{
	
	for (int i=0; i<NUM_SHELVES; i++)
  4058a0:	68fb      	ldr	r3, [r7, #12]
  4058a2:	3301      	adds	r3, #1
  4058a4:	60fb      	str	r3, [r7, #12]
  4058a6:	68fb      	ldr	r3, [r7, #12]
  4058a8:	2b03      	cmp	r3, #3
  4058aa:	dde1      	ble.n	405870 <init_shelf_n_ledBrd_structs+0xc>
		shelf[i].present = 0;
		shelf[i].devicesPresent = 0;
		shelf[i].active = 0;
	}
	
	shelf[0].tLedIdx = 0;
  4058ac:	4b6d      	ldr	r3, [pc, #436]	; (405a64 <init_shelf_n_ledBrd_structs+0x200>)
  4058ae:	2200      	movs	r2, #0
  4058b0:	705a      	strb	r2, [r3, #1]
	shelf[0].bLedIdx = 1;
  4058b2:	4b6c      	ldr	r3, [pc, #432]	; (405a64 <init_shelf_n_ledBrd_structs+0x200>)
  4058b4:	2201      	movs	r2, #1
  4058b6:	709a      	strb	r2, [r3, #2]
	shelf[1].tLedIdx = 1;
  4058b8:	4b6a      	ldr	r3, [pc, #424]	; (405a64 <init_shelf_n_ledBrd_structs+0x200>)
  4058ba:	2201      	movs	r2, #1
  4058bc:	719a      	strb	r2, [r3, #6]
	shelf[1].bLedIdx = 2;
  4058be:	4b69      	ldr	r3, [pc, #420]	; (405a64 <init_shelf_n_ledBrd_structs+0x200>)
  4058c0:	2202      	movs	r2, #2
  4058c2:	71da      	strb	r2, [r3, #7]
	shelf[2].tLedIdx = 2;
  4058c4:	4b67      	ldr	r3, [pc, #412]	; (405a64 <init_shelf_n_ledBrd_structs+0x200>)
  4058c6:	2202      	movs	r2, #2
  4058c8:	72da      	strb	r2, [r3, #11]
	shelf[2].bLedIdx = 3;
  4058ca:	4b66      	ldr	r3, [pc, #408]	; (405a64 <init_shelf_n_ledBrd_structs+0x200>)
  4058cc:	2203      	movs	r2, #3
  4058ce:	731a      	strb	r2, [r3, #12]
	shelf[3].tLedIdx = 3;
  4058d0:	4b64      	ldr	r3, [pc, #400]	; (405a64 <init_shelf_n_ledBrd_structs+0x200>)
  4058d2:	2203      	movs	r2, #3
  4058d4:	741a      	strb	r2, [r3, #16]
	shelf[3].bLedIdx = 4;
  4058d6:	4b63      	ldr	r3, [pc, #396]	; (405a64 <init_shelf_n_ledBrd_structs+0x200>)
  4058d8:	2204      	movs	r2, #4
  4058da:	745a      	strb	r2, [r3, #17]
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  4058dc:	2300      	movs	r3, #0
  4058de:	60bb      	str	r3, [r7, #8]
  4058e0:	e00c      	b.n	4058fc <init_shelf_n_ledBrd_structs+0x98>
	{
		ledBrd[i].present = 0;
  4058e2:	4961      	ldr	r1, [pc, #388]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  4058e4:	68ba      	ldr	r2, [r7, #8]
  4058e6:	4613      	mov	r3, r2
  4058e8:	00db      	lsls	r3, r3, #3
  4058ea:	1a9b      	subs	r3, r3, r2
  4058ec:	005b      	lsls	r3, r3, #1
  4058ee:	440b      	add	r3, r1
  4058f0:	3308      	adds	r3, #8
  4058f2:	2200      	movs	r2, #0
  4058f4:	701a      	strb	r2, [r3, #0]
	shelf[2].tLedIdx = 2;
	shelf[2].bLedIdx = 3;
	shelf[3].tLedIdx = 3;
	shelf[3].bLedIdx = 4;
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  4058f6:	68bb      	ldr	r3, [r7, #8]
  4058f8:	3301      	adds	r3, #1
  4058fa:	60bb      	str	r3, [r7, #8]
  4058fc:	68bb      	ldr	r3, [r7, #8]
  4058fe:	2b04      	cmp	r3, #4
  405900:	ddef      	ble.n	4058e2 <init_shelf_n_ledBrd_structs+0x7e>
	{
		ledBrd[i].present = 0;
	}
	
	ledBrd[0].uSideIdx = 0xFF;
  405902:	4b59      	ldr	r3, [pc, #356]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  405904:	22ff      	movs	r2, #255	; 0xff
  405906:	729a      	strb	r2, [r3, #10]
	ledBrd[0].lSideIdx = 0;
  405908:	4b57      	ldr	r3, [pc, #348]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  40590a:	2200      	movs	r2, #0
  40590c:	72da      	strb	r2, [r3, #11]
	ledBrd[1].uSideIdx = 1;
  40590e:	4b56      	ldr	r3, [pc, #344]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  405910:	2201      	movs	r2, #1
  405912:	761a      	strb	r2, [r3, #24]
	ledBrd[1].lSideIdx = 2;
  405914:	4b54      	ldr	r3, [pc, #336]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  405916:	2202      	movs	r2, #2
  405918:	765a      	strb	r2, [r3, #25]
	ledBrd[2].uSideIdx = 3;
  40591a:	4b53      	ldr	r3, [pc, #332]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  40591c:	2203      	movs	r2, #3
  40591e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	ledBrd[2].lSideIdx = 4;
  405922:	4b51      	ldr	r3, [pc, #324]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  405924:	2204      	movs	r2, #4
  405926:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	ledBrd[3].uSideIdx = 5;
  40592a:	4b4f      	ldr	r3, [pc, #316]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  40592c:	2205      	movs	r2, #5
  40592e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	ledBrd[3].lSideIdx = 6;
  405932:	4b4d      	ldr	r3, [pc, #308]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  405934:	2206      	movs	r2, #6
  405936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	ledBrd[4].uSideIdx = 7;
  40593a:	4b4b      	ldr	r3, [pc, #300]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  40593c:	2207      	movs	r2, #7
  40593e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	ledBrd[4].lSideIdx = 0xFF;
  405942:	4b49      	ldr	r3, [pc, #292]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  405944:	22ff      	movs	r2, #255	; 0xff
  405946:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	ledBrd[0].uSideShelfIdx = 0xFF;
  40594a:	4b47      	ldr	r3, [pc, #284]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  40594c:	22ff      	movs	r2, #255	; 0xff
  40594e:	731a      	strb	r2, [r3, #12]
	ledBrd[1].uSideShelfIdx = 0;
  405950:	4b45      	ldr	r3, [pc, #276]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  405952:	2200      	movs	r2, #0
  405954:	769a      	strb	r2, [r3, #26]
	ledBrd[2].uSideShelfIdx = 1;
  405956:	4b44      	ldr	r3, [pc, #272]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  405958:	2201      	movs	r2, #1
  40595a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	ledBrd[3].uSideShelfIdx = 2;
  40595e:	4b42      	ldr	r3, [pc, #264]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  405960:	2202      	movs	r2, #2
  405962:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	ledBrd[4].uSideShelfIdx = 3;
  405966:	4b40      	ldr	r3, [pc, #256]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  405968:	2203      	movs	r2, #3
  40596a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 
	ledBrd[0].lSideShelfIdx = 0;
  40596e:	4b3e      	ldr	r3, [pc, #248]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  405970:	2200      	movs	r2, #0
  405972:	735a      	strb	r2, [r3, #13]
	ledBrd[1].lSideShelfIdx = 1;
  405974:	4b3c      	ldr	r3, [pc, #240]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  405976:	2201      	movs	r2, #1
  405978:	76da      	strb	r2, [r3, #27]
	ledBrd[2].lSideShelfIdx = 2;
  40597a:	4b3b      	ldr	r3, [pc, #236]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  40597c:	2202      	movs	r2, #2
  40597e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	ledBrd[3].lSideShelfIdx = 3;
  405982:	4b39      	ldr	r3, [pc, #228]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  405984:	2203      	movs	r2, #3
  405986:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	ledBrd[4].lSideShelfIdx = 0xFF;
  40598a:	4b37      	ldr	r3, [pc, #220]	; (405a68 <init_shelf_n_ledBrd_structs+0x204>)
  40598c:	22ff      	movs	r2, #255	; 0xff
  40598e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	

	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  405992:	2300      	movs	r3, #0
  405994:	607b      	str	r3, [r7, #4]
  405996:	e01a      	b.n	4059ce <init_shelf_n_ledBrd_structs+0x16a>
	{
		ledBrdSide[i].maxUsageReached = 0;
  405998:	4934      	ldr	r1, [pc, #208]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  40599a:	687a      	ldr	r2, [r7, #4]
  40599c:	4613      	mov	r3, r2
  40599e:	009b      	lsls	r3, r3, #2
  4059a0:	4413      	add	r3, r2
  4059a2:	440b      	add	r3, r1
  4059a4:	2200      	movs	r2, #0
  4059a6:	709a      	strb	r2, [r3, #2]
		ledBrdSide[i].sanitizeMinutes = 0;
  4059a8:	4930      	ldr	r1, [pc, #192]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  4059aa:	687a      	ldr	r2, [r7, #4]
  4059ac:	4613      	mov	r3, r2
  4059ae:	009b      	lsls	r3, r3, #2
  4059b0:	4413      	add	r3, r2
  4059b2:	440b      	add	r3, r1
  4059b4:	2200      	movs	r2, #0
  4059b6:	701a      	strb	r2, [r3, #0]
		ledBrdSide[i].ushdwIdx = 0xFF;
  4059b8:	492c      	ldr	r1, [pc, #176]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  4059ba:	687a      	ldr	r2, [r7, #4]
  4059bc:	4613      	mov	r3, r2
  4059be:	009b      	lsls	r3, r3, #2
  4059c0:	4413      	add	r3, r2
  4059c2:	440b      	add	r3, r1
  4059c4:	22ff      	movs	r2, #255	; 0xff
  4059c6:	705a      	strb	r2, [r3, #1]
	ledBrd[2].lSideShelfIdx = 2;
	ledBrd[3].lSideShelfIdx = 3;
	ledBrd[4].lSideShelfIdx = 0xFF;
	

	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  4059c8:	687b      	ldr	r3, [r7, #4]
  4059ca:	3301      	adds	r3, #1
  4059cc:	607b      	str	r3, [r7, #4]
  4059ce:	687b      	ldr	r3, [r7, #4]
  4059d0:	2b07      	cmp	r3, #7
  4059d2:	dde1      	ble.n	405998 <init_shelf_n_ledBrd_structs+0x134>
		ledBrdSide[i].maxUsageReached = 0;
		ledBrdSide[i].sanitizeMinutes = 0;
		ledBrdSide[i].ushdwIdx = 0xFF;
	}
	
	ledBrdSide[0].boardIdx = 0;
  4059d4:	4b25      	ldr	r3, [pc, #148]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  4059d6:	2200      	movs	r2, #0
  4059d8:	711a      	strb	r2, [r3, #4]
	ledBrdSide[1].boardIdx = 1;
  4059da:	4b24      	ldr	r3, [pc, #144]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  4059dc:	2201      	movs	r2, #1
  4059de:	725a      	strb	r2, [r3, #9]
	ledBrdSide[2].boardIdx = 1;
  4059e0:	4b22      	ldr	r3, [pc, #136]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  4059e2:	2201      	movs	r2, #1
  4059e4:	739a      	strb	r2, [r3, #14]
	ledBrdSide[3].boardIdx = 2;
  4059e6:	4b21      	ldr	r3, [pc, #132]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  4059e8:	2202      	movs	r2, #2
  4059ea:	74da      	strb	r2, [r3, #19]
	ledBrdSide[4].boardIdx = 2;
  4059ec:	4b1f      	ldr	r3, [pc, #124]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  4059ee:	2202      	movs	r2, #2
  4059f0:	761a      	strb	r2, [r3, #24]
	ledBrdSide[5].boardIdx = 3;
  4059f2:	4b1e      	ldr	r3, [pc, #120]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  4059f4:	2203      	movs	r2, #3
  4059f6:	775a      	strb	r2, [r3, #29]
	ledBrdSide[6].boardIdx = 3;
  4059f8:	4b1c      	ldr	r3, [pc, #112]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  4059fa:	2203      	movs	r2, #3
  4059fc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	ledBrdSide[7].boardIdx = 4;
  405a00:	4b1a      	ldr	r3, [pc, #104]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  405a02:	2204      	movs	r2, #4
  405a04:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	

	ledBrdSide[0].shelfIdx = 0;
  405a08:	4b18      	ldr	r3, [pc, #96]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  405a0a:	2200      	movs	r2, #0
  405a0c:	70da      	strb	r2, [r3, #3]
	ledBrdSide[1].shelfIdx = 0;
  405a0e:	4b17      	ldr	r3, [pc, #92]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  405a10:	2200      	movs	r2, #0
  405a12:	721a      	strb	r2, [r3, #8]
	ledBrdSide[2].shelfIdx = 1;
  405a14:	4b15      	ldr	r3, [pc, #84]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  405a16:	2201      	movs	r2, #1
  405a18:	735a      	strb	r2, [r3, #13]
	ledBrdSide[3].shelfIdx = 1;
  405a1a:	4b14      	ldr	r3, [pc, #80]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  405a1c:	2201      	movs	r2, #1
  405a1e:	749a      	strb	r2, [r3, #18]
	ledBrdSide[4].shelfIdx = 2;
  405a20:	4b12      	ldr	r3, [pc, #72]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  405a22:	2202      	movs	r2, #2
  405a24:	75da      	strb	r2, [r3, #23]
	ledBrdSide[5].shelfIdx = 2;
  405a26:	4b11      	ldr	r3, [pc, #68]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  405a28:	2202      	movs	r2, #2
  405a2a:	771a      	strb	r2, [r3, #28]
	ledBrdSide[6].shelfIdx = 3;
  405a2c:	4b0f      	ldr	r3, [pc, #60]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  405a2e:	2203      	movs	r2, #3
  405a30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	ledBrdSide[7].shelfIdx = 3;
  405a34:	4b0d      	ldr	r3, [pc, #52]	; (405a6c <init_shelf_n_ledBrd_structs+0x208>)
  405a36:	2203      	movs	r2, #3
  405a38:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	
	for (int j=0; j<NUM_LED_BOARD_SIDES; j++)
  405a3c:	2300      	movs	r3, #0
  405a3e:	603b      	str	r3, [r7, #0]
  405a40:	e007      	b.n	405a52 <init_shelf_n_ledBrd_structs+0x1ee>
	{
		usageIdx[j] = NO_LED_BOARD_PRESENT;
  405a42:	4a0b      	ldr	r2, [pc, #44]	; (405a70 <init_shelf_n_ledBrd_structs+0x20c>)
  405a44:	683b      	ldr	r3, [r7, #0]
  405a46:	4413      	add	r3, r2
  405a48:	22ff      	movs	r2, #255	; 0xff
  405a4a:	701a      	strb	r2, [r3, #0]
	ledBrdSide[4].shelfIdx = 2;
	ledBrdSide[5].shelfIdx = 2;
	ledBrdSide[6].shelfIdx = 3;
	ledBrdSide[7].shelfIdx = 3;
	
	for (int j=0; j<NUM_LED_BOARD_SIDES; j++)
  405a4c:	683b      	ldr	r3, [r7, #0]
  405a4e:	3301      	adds	r3, #1
  405a50:	603b      	str	r3, [r7, #0]
  405a52:	683b      	ldr	r3, [r7, #0]
  405a54:	2b07      	cmp	r3, #7
  405a56:	ddf4      	ble.n	405a42 <init_shelf_n_ledBrd_structs+0x1de>
	{
		usageIdx[j] = NO_LED_BOARD_PRESENT;
	}

}
  405a58:	3714      	adds	r7, #20
  405a5a:	46bd      	mov	sp, r7
  405a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405a60:	4770      	bx	lr
  405a62:	bf00      	nop
  405a64:	204016a4 	.word	0x204016a4
  405a68:	2040165c 	.word	0x2040165c
  405a6c:	204016e0 	.word	0x204016e0
  405a70:	204016c4 	.word	0x204016c4

00405a74 <load_usageIdx_to_ledBrdSide>:


void load_usageIdx_to_ledBrdSide(void);
void load_usageIdx_to_ledBrdSide(void)
{
  405a74:	b480      	push	{r7}
  405a76:	b083      	sub	sp, #12
  405a78:	af00      	add	r7, sp, #0
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  405a7a:	2300      	movs	r3, #0
  405a7c:	607b      	str	r3, [r7, #4]
  405a7e:	e00e      	b.n	405a9e <load_usageIdx_to_ledBrdSide+0x2a>
	{
		ledBrdSide[i].ushdwIdx = usageIdx[i];
  405a80:	4a0b      	ldr	r2, [pc, #44]	; (405ab0 <load_usageIdx_to_ledBrdSide+0x3c>)
  405a82:	687b      	ldr	r3, [r7, #4]
  405a84:	4413      	add	r3, r2
  405a86:	7818      	ldrb	r0, [r3, #0]
  405a88:	490a      	ldr	r1, [pc, #40]	; (405ab4 <load_usageIdx_to_ledBrdSide+0x40>)
  405a8a:	687a      	ldr	r2, [r7, #4]
  405a8c:	4613      	mov	r3, r2
  405a8e:	009b      	lsls	r3, r3, #2
  405a90:	4413      	add	r3, r2
  405a92:	440b      	add	r3, r1
  405a94:	4602      	mov	r2, r0
  405a96:	705a      	strb	r2, [r3, #1]


void load_usageIdx_to_ledBrdSide(void);
void load_usageIdx_to_ledBrdSide(void)
{
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  405a98:	687b      	ldr	r3, [r7, #4]
  405a9a:	3301      	adds	r3, #1
  405a9c:	607b      	str	r3, [r7, #4]
  405a9e:	687b      	ldr	r3, [r7, #4]
  405aa0:	2b07      	cmp	r3, #7
  405aa2:	dded      	ble.n	405a80 <load_usageIdx_to_ledBrdSide+0xc>
	{
		ledBrdSide[i].ushdwIdx = usageIdx[i];
	}
}
  405aa4:	370c      	adds	r7, #12
  405aa6:	46bd      	mov	sp, r7
  405aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
  405aac:	4770      	bx	lr
  405aae:	bf00      	nop
  405ab0:	204016c4 	.word	0x204016c4
  405ab4:	204016e0 	.word	0x204016e0

00405ab8 <init_led_board_info>:


void init_led_board_info(void);
void init_led_board_info(void)
{
  405ab8:	b580      	push	{r7, lr}
  405aba:	b084      	sub	sp, #16
  405abc:	af00      	add	r7, sp, #0

	}
	else
	{
#endif //23feb16 force this flash region eval to be bad, we want the defaults loaded in the structures, put this back in later
		memset(&sf, 0x00, sizeof(sf));		//serial id's and flags
  405abe:	481e      	ldr	r0, [pc, #120]	; (405b38 <init_led_board_info+0x80>)
  405ac0:	2100      	movs	r1, #0
  405ac2:	f44f 7240 	mov.w	r2, #768	; 0x300
  405ac6:	4b1d      	ldr	r3, [pc, #116]	; (405b3c <init_led_board_info+0x84>)
  405ac8:	4798      	blx	r3
		memset(&sanc, 0x00, sizeof(sanc));	//total chassis sanitation cycles
  405aca:	481d      	ldr	r0, [pc, #116]	; (405b40 <init_led_board_info+0x88>)
  405acc:	2100      	movs	r1, #0
  405ace:	2204      	movs	r2, #4
  405ad0:	4b1a      	ldr	r3, [pc, #104]	; (405b3c <init_led_board_info+0x84>)
  405ad2:	4798      	blx	r3
		memset(&h, 0x00, sizeof(h));		//usage hours
  405ad4:	481b      	ldr	r0, [pc, #108]	; (405b44 <init_led_board_info+0x8c>)
  405ad6:	2100      	movs	r1, #0
  405ad8:	22c2      	movs	r2, #194	; 0xc2
  405ada:	4b18      	ldr	r3, [pc, #96]	; (405b3c <init_led_board_info+0x84>)
  405adc:	4798      	blx	r3
		memset(&m, 0x00, sizeof(m));		//usage minutes
  405ade:	481a      	ldr	r0, [pc, #104]	; (405b48 <init_led_board_info+0x90>)
  405ae0:	2100      	movs	r1, #0
  405ae2:	2268      	movs	r2, #104	; 0x68
  405ae4:	4b15      	ldr	r3, [pc, #84]	; (405b3c <init_led_board_info+0x84>)
  405ae6:	4798      	blx	r3
		memset(&c, 0x00, sizeof(c));		//configuration
  405ae8:	4818      	ldr	r0, [pc, #96]	; (405b4c <init_led_board_info+0x94>)
  405aea:	2100      	movs	r1, #0
  405aec:	2202      	movs	r2, #2
  405aee:	4b13      	ldr	r3, [pc, #76]	; (405b3c <init_led_board_info+0x84>)
  405af0:	4798      	blx	r3
		c.initialDTE = 30; //changed to 30 minutes for a sanitation test for new LEDs 16jan16
  405af2:	4b16      	ldr	r3, [pc, #88]	; (405b4c <init_led_board_info+0x94>)
  405af4:	221e      	movs	r2, #30
  405af6:	701a      	strb	r2, [r3, #0]

		for (int i=0; i<5; i++)
  405af8:	2300      	movs	r3, #0
  405afa:	60fb      	str	r3, [r7, #12]
  405afc:	e002      	b.n	405b04 <init_led_board_info+0x4c>
  405afe:	68fb      	ldr	r3, [r7, #12]
  405b00:	3301      	adds	r3, #1
  405b02:	60fb      	str	r3, [r7, #12]
  405b04:	68fb      	ldr	r3, [r7, #12]
  405b06:	2b04      	cmp	r3, #4
  405b08:	ddf9      	ble.n	405afe <init_led_board_info+0x46>
				sysErr.flashArea |= BIT(i); //SE_FAIL;
				chassis_error();
			}
#endif
		}
		add_new_led_board_sides_to_usage();
  405b0a:	4b11      	ldr	r3, [pc, #68]	; (405b50 <init_led_board_info+0x98>)
  405b0c:	4798      	blx	r3
		load_usageIdx_to_ledBrdSide();
  405b0e:	4b11      	ldr	r3, [pc, #68]	; (405b54 <init_led_board_info+0x9c>)
  405b10:	4798      	blx	r3

		for (int i=0; i<5; i++)
  405b12:	2300      	movs	r3, #0
  405b14:	60bb      	str	r3, [r7, #8]
  405b16:	e009      	b.n	405b2c <init_led_board_info+0x74>
		{
			unsigned char csum;
			csum = calc_region_checksum(i);
  405b18:	68bb      	ldr	r3, [r7, #8]
  405b1a:	b2db      	uxtb	r3, r3
  405b1c:	4618      	mov	r0, r3
  405b1e:	4b0e      	ldr	r3, [pc, #56]	; (405b58 <init_led_board_info+0xa0>)
  405b20:	4798      	blx	r3
  405b22:	4603      	mov	r3, r0
  405b24:	71fb      	strb	r3, [r7, #7]
#endif
		}
		add_new_led_board_sides_to_usage();
		load_usageIdx_to_ledBrdSide();

		for (int i=0; i<5; i++)
  405b26:	68bb      	ldr	r3, [r7, #8]
  405b28:	3301      	adds	r3, #1
  405b2a:	60bb      	str	r3, [r7, #8]
  405b2c:	68bb      	ldr	r3, [r7, #8]
  405b2e:	2b04      	cmp	r3, #4
  405b30:	ddf2      	ble.n	405b18 <init_led_board_info+0x60>
//skip for now 22feb16			copy_region_to_another_sector(i);
		}
#if 0 //23feb16 force this flash region eval to be bad, we want the defaults loaded in the structures, put this back in later
	} //if-else
#endif //23feb16 force this flash region eval to be bad, we want the defaults loaded in the structures, put this back in later	
}
  405b32:	3710      	adds	r7, #16
  405b34:	46bd      	mov	sp, r7
  405b36:	bd80      	pop	{r7, pc}
  405b38:	2040135c 	.word	0x2040135c
  405b3c:	00407021 	.word	0x00407021
  405b40:	20401708 	.word	0x20401708
  405b44:	2040170c 	.word	0x2040170c
  405b48:	204017d0 	.word	0x204017d0
  405b4c:	204016dc 	.word	0x204016dc
  405b50:	00405539 	.word	0x00405539
  405b54:	00405a75 	.word	0x00405a75
  405b58:	00405331 	.word	0x00405331

00405b5c <show_sw_version>:


void show_sw_version(void);
void show_sw_version(void)
{
  405b5c:	b580      	push	{r7, lr}
  405b5e:	af00      	add	r7, sp, #0
	print_ecdbg("\r\n*---------------------------------------------------*\r\n");
  405b60:	4804      	ldr	r0, [pc, #16]	; (405b74 <show_sw_version+0x18>)
  405b62:	4b05      	ldr	r3, [pc, #20]	; (405b78 <show_sw_version+0x1c>)
  405b64:	4798      	blx	r3
	print_ecdbg(    "ELECTROCLAVE\r\nCopyright (c) 2016 Seal Shield, Inc. \r\n");
  405b66:	4805      	ldr	r0, [pc, #20]	; (405b7c <show_sw_version+0x20>)
  405b68:	4b03      	ldr	r3, [pc, #12]	; (405b78 <show_sw_version+0x1c>)
  405b6a:	4798      	blx	r3
	print_ecdbg(    "Hardware Version: Classic +++ Software Version: 0.078\r\n");
  405b6c:	4804      	ldr	r0, [pc, #16]	; (405b80 <show_sw_version+0x24>)
  405b6e:	4b02      	ldr	r3, [pc, #8]	; (405b78 <show_sw_version+0x1c>)
  405b70:	4798      	blx	r3

}
  405b72:	bd80      	pop	{r7, pc}
  405b74:	0040cb74 	.word	0x0040cb74
  405b78:	004026b1 	.word	0x004026b1
  405b7c:	0040cbb0 	.word	0x0040cbb0
  405b80:	0040cbe8 	.word	0x0040cbe8

00405b84 <show_chassis_status_info>:

void show_chassis_status_info(void);
void show_chassis_status_info(void)
{
  405b84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405b88:	b0a7      	sub	sp, #156	; 0x9c
  405b8a:	af0c      	add	r7, sp, #48	; 0x30
	char pStr[80];
	unsigned char uSideIdx, lSideIdx, uSideUsageIdx, lSideUsageIdx;
	unsigned char sanMinutesMax = 0, sanMinutesMin = 0xFF, sanMinutesUpper, sanMinutesLower, uMins, lMins;
  405b8c:	2300      	movs	r3, #0
  405b8e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  405b92:	23ff      	movs	r3, #255	; 0xff
  405b94:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	unsigned int uHrs, lHrs;
	
	print_ecdbg("\r\n***INSTALLED LED BOARDS***\r\n\r\n");
  405b98:	4856      	ldr	r0, [pc, #344]	; (405cf4 <show_chassis_status_info+0x170>)
  405b9a:	4b57      	ldr	r3, [pc, #348]	; (405cf8 <show_chassis_status_info+0x174>)
  405b9c:	4798      	blx	r3
	
	print_ecdbg(" LED | LED BOARD    |   UPPER SIDE     |   LOWER SIDE    \r\n");
  405b9e:	4857      	ldr	r0, [pc, #348]	; (405cfc <show_chassis_status_info+0x178>)
  405ba0:	4b55      	ldr	r3, [pc, #340]	; (405cf8 <show_chassis_status_info+0x174>)
  405ba2:	4798      	blx	r3
	print_ecdbg("SLOT |    ID        | HRS:MIN    DTE   | HRS:MIN    DTE   \r\n");
  405ba4:	4856      	ldr	r0, [pc, #344]	; (405d00 <show_chassis_status_info+0x17c>)
  405ba6:	4b54      	ldr	r3, [pc, #336]	; (405cf8 <show_chassis_status_info+0x174>)
  405ba8:	4798      	blx	r3
	print_ecdbg("----------------------------------------------------------\r\n");
  405baa:	4856      	ldr	r0, [pc, #344]	; (405d04 <show_chassis_status_info+0x180>)
  405bac:	4b52      	ldr	r3, [pc, #328]	; (405cf8 <show_chassis_status_info+0x174>)
  405bae:	4798      	blx	r3
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  405bb0:	2300      	movs	r3, #0
  405bb2:	657b      	str	r3, [r7, #84]	; 0x54
  405bb4:	e153      	b.n	405e5e <show_chassis_status_info+0x2da>
	{
		if (ledBrd[i].present)
  405bb6:	4954      	ldr	r1, [pc, #336]	; (405d08 <show_chassis_status_info+0x184>)
  405bb8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405bba:	4613      	mov	r3, r2
  405bbc:	00db      	lsls	r3, r3, #3
  405bbe:	1a9b      	subs	r3, r3, r2
  405bc0:	005b      	lsls	r3, r3, #1
  405bc2:	440b      	add	r3, r1
  405bc4:	3308      	adds	r3, #8
  405bc6:	781b      	ldrb	r3, [r3, #0]
  405bc8:	2b00      	cmp	r3, #0
  405bca:	f000 8145 	beq.w	405e58 <show_chassis_status_info+0x2d4>
		{
			uSideIdx = ledBrd[i].uSideIdx;
  405bce:	494e      	ldr	r1, [pc, #312]	; (405d08 <show_chassis_status_info+0x184>)
  405bd0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405bd2:	4613      	mov	r3, r2
  405bd4:	00db      	lsls	r3, r3, #3
  405bd6:	1a9b      	subs	r3, r3, r2
  405bd8:	005b      	lsls	r3, r3, #1
  405bda:	440b      	add	r3, r1
  405bdc:	3308      	adds	r3, #8
  405bde:	789b      	ldrb	r3, [r3, #2]
  405be0:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			lSideIdx = ledBrd[i].lSideIdx;
  405be4:	4948      	ldr	r1, [pc, #288]	; (405d08 <show_chassis_status_info+0x184>)
  405be6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405be8:	4613      	mov	r3, r2
  405bea:	00db      	lsls	r3, r3, #3
  405bec:	1a9b      	subs	r3, r3, r2
  405bee:	005b      	lsls	r3, r3, #1
  405bf0:	440b      	add	r3, r1
  405bf2:	3308      	adds	r3, #8
  405bf4:	78db      	ldrb	r3, [r3, #3]
  405bf6:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
			
			if (uSideIdx != NO_LED_BOARD_PRESENT)
  405bfa:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
  405bfe:	2bff      	cmp	r3, #255	; 0xff
  405c00:	d035      	beq.n	405c6e <show_chassis_status_info+0xea>
			{
				uSideUsageIdx = ledBrdSide[uSideIdx].ushdwIdx;	
  405c02:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
  405c06:	4941      	ldr	r1, [pc, #260]	; (405d0c <show_chassis_status_info+0x188>)
  405c08:	4613      	mov	r3, r2
  405c0a:	009b      	lsls	r3, r3, #2
  405c0c:	4413      	add	r3, r2
  405c0e:	440b      	add	r3, r1
  405c10:	785b      	ldrb	r3, [r3, #1]
  405c12:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
				ledBrdSide[uSideIdx].maxUsageReached = !check_led_brd_side_lifetime(uSideIdx);
  405c16:	f897 4053 	ldrb.w	r4, [r7, #83]	; 0x53
  405c1a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
  405c1e:	4618      	mov	r0, r3
  405c20:	4b3b      	ldr	r3, [pc, #236]	; (405d10 <show_chassis_status_info+0x18c>)
  405c22:	4798      	blx	r3
  405c24:	4603      	mov	r3, r0
  405c26:	2b00      	cmp	r3, #0
  405c28:	bf0c      	ite	eq
  405c2a:	2301      	moveq	r3, #1
  405c2c:	2300      	movne	r3, #0
  405c2e:	b2db      	uxtb	r3, r3
  405c30:	4619      	mov	r1, r3
  405c32:	4a36      	ldr	r2, [pc, #216]	; (405d0c <show_chassis_status_info+0x188>)
  405c34:	4623      	mov	r3, r4
  405c36:	009b      	lsls	r3, r3, #2
  405c38:	4423      	add	r3, r4
  405c3a:	4413      	add	r3, r2
  405c3c:	460a      	mov	r2, r1
  405c3e:	709a      	strb	r2, [r3, #2]
				sanMinutesUpper = ledBrdSide[uSideIdx].sanitizeMinutes;
  405c40:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
  405c44:	4931      	ldr	r1, [pc, #196]	; (405d0c <show_chassis_status_info+0x188>)
  405c46:	4613      	mov	r3, r2
  405c48:	009b      	lsls	r3, r3, #2
  405c4a:	4413      	add	r3, r2
  405c4c:	440b      	add	r3, r1
  405c4e:	781b      	ldrb	r3, [r3, #0]
  405c50:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
				uHrs = h.hrs[uSideUsageIdx];
  405c54:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
  405c58:	4a2e      	ldr	r2, [pc, #184]	; (405d14 <show_chassis_status_info+0x190>)
  405c5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  405c5e:	65fb      	str	r3, [r7, #92]	; 0x5c
				uMins = m.mins[uSideUsageIdx];
  405c60:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
  405c64:	4a2c      	ldr	r2, [pc, #176]	; (405d18 <show_chassis_status_info+0x194>)
  405c66:	5cd3      	ldrb	r3, [r2, r3]
  405c68:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
  405c6c:	e007      	b.n	405c7e <show_chassis_status_info+0xfa>
			}
			else
			{
				uHrs = 0;
  405c6e:	2300      	movs	r3, #0
  405c70:	65fb      	str	r3, [r7, #92]	; 0x5c
				uMins = 0;
  405c72:	2300      	movs	r3, #0
  405c74:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
				sanMinutesUpper = 0;
  405c78:	2300      	movs	r3, #0
  405c7a:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
			}
			
			if (lSideIdx != NO_LED_BOARD_PRESENT)
  405c7e:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
  405c82:	2bff      	cmp	r3, #255	; 0xff
  405c84:	d04a      	beq.n	405d1c <show_chassis_status_info+0x198>
			{
				lSideUsageIdx = ledBrdSide[lSideIdx].ushdwIdx;	
  405c86:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
  405c8a:	4920      	ldr	r1, [pc, #128]	; (405d0c <show_chassis_status_info+0x188>)
  405c8c:	4613      	mov	r3, r2
  405c8e:	009b      	lsls	r3, r3, #2
  405c90:	4413      	add	r3, r2
  405c92:	440b      	add	r3, r1
  405c94:	785b      	ldrb	r3, [r3, #1]
  405c96:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
				ledBrdSide[lSideIdx].maxUsageReached = !check_led_brd_side_lifetime(lSideIdx);
  405c9a:	f897 4052 	ldrb.w	r4, [r7, #82]	; 0x52
  405c9e:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
  405ca2:	4618      	mov	r0, r3
  405ca4:	4b1a      	ldr	r3, [pc, #104]	; (405d10 <show_chassis_status_info+0x18c>)
  405ca6:	4798      	blx	r3
  405ca8:	4603      	mov	r3, r0
  405caa:	2b00      	cmp	r3, #0
  405cac:	bf0c      	ite	eq
  405cae:	2301      	moveq	r3, #1
  405cb0:	2300      	movne	r3, #0
  405cb2:	b2db      	uxtb	r3, r3
  405cb4:	4619      	mov	r1, r3
  405cb6:	4a15      	ldr	r2, [pc, #84]	; (405d0c <show_chassis_status_info+0x188>)
  405cb8:	4623      	mov	r3, r4
  405cba:	009b      	lsls	r3, r3, #2
  405cbc:	4423      	add	r3, r4
  405cbe:	4413      	add	r3, r2
  405cc0:	460a      	mov	r2, r1
  405cc2:	709a      	strb	r2, [r3, #2]
				sanMinutesLower = ledBrdSide[lSideIdx].sanitizeMinutes;
  405cc4:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
  405cc8:	4910      	ldr	r1, [pc, #64]	; (405d0c <show_chassis_status_info+0x188>)
  405cca:	4613      	mov	r3, r2
  405ccc:	009b      	lsls	r3, r3, #2
  405cce:	4413      	add	r3, r2
  405cd0:	440b      	add	r3, r1
  405cd2:	781b      	ldrb	r3, [r3, #0]
  405cd4:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
				lHrs = h.hrs[lSideUsageIdx];
  405cd8:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
  405cdc:	4a0d      	ldr	r2, [pc, #52]	; (405d14 <show_chassis_status_info+0x190>)
  405cde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  405ce2:	65bb      	str	r3, [r7, #88]	; 0x58
				lMins = m.mins[lSideUsageIdx];
  405ce4:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
  405ce8:	4a0b      	ldr	r2, [pc, #44]	; (405d18 <show_chassis_status_info+0x194>)
  405cea:	5cd3      	ldrb	r3, [r2, r3]
  405cec:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
  405cf0:	e01c      	b.n	405d2c <show_chassis_status_info+0x1a8>
  405cf2:	bf00      	nop
  405cf4:	0040cc20 	.word	0x0040cc20
  405cf8:	004026b1 	.word	0x004026b1
  405cfc:	0040cc44 	.word	0x0040cc44
  405d00:	0040cc80 	.word	0x0040cc80
  405d04:	0040ccc0 	.word	0x0040ccc0
  405d08:	2040165c 	.word	0x2040165c
  405d0c:	204016e0 	.word	0x204016e0
  405d10:	0040498d 	.word	0x0040498d
  405d14:	2040170c 	.word	0x2040170c
  405d18:	204017d0 	.word	0x204017d0
			}
			else
			{
				lHrs = 0;
  405d1c:	2300      	movs	r3, #0
  405d1e:	65bb      	str	r3, [r7, #88]	; 0x58
				lMins = 0;
  405d20:	2300      	movs	r3, #0
  405d22:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
				sanMinutesLower = 0;
  405d26:	2300      	movs	r3, #0
  405d28:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
  405d2c:	497a      	ldr	r1, [pc, #488]	; (405f18 <show_chassis_status_info+0x394>)
  405d2e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405d30:	4613      	mov	r3, r2
  405d32:	00db      	lsls	r3, r3, #3
  405d34:	1a9b      	subs	r3, r3, r2
  405d36:	005b      	lsls	r3, r3, #1
  405d38:	440b      	add	r3, r1
  405d3a:	785b      	ldrb	r3, [r3, #1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
  405d3c:	4699      	mov	r9, r3
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
  405d3e:	4976      	ldr	r1, [pc, #472]	; (405f18 <show_chassis_status_info+0x394>)
  405d40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405d42:	4613      	mov	r3, r2
  405d44:	00db      	lsls	r3, r3, #3
  405d46:	1a9b      	subs	r3, r3, r2
  405d48:	005b      	lsls	r3, r3, #1
  405d4a:	440b      	add	r3, r1
  405d4c:	3301      	adds	r3, #1
  405d4e:	785b      	ldrb	r3, [r3, #1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
  405d50:	4698      	mov	r8, r3
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
  405d52:	4971      	ldr	r1, [pc, #452]	; (405f18 <show_chassis_status_info+0x394>)
  405d54:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405d56:	4613      	mov	r3, r2
  405d58:	00db      	lsls	r3, r3, #3
  405d5a:	1a9b      	subs	r3, r3, r2
  405d5c:	005b      	lsls	r3, r3, #1
  405d5e:	440b      	add	r3, r1
  405d60:	3302      	adds	r3, #2
  405d62:	785b      	ldrb	r3, [r3, #1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
  405d64:	469c      	mov	ip, r3
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
  405d66:	496c      	ldr	r1, [pc, #432]	; (405f18 <show_chassis_status_info+0x394>)
  405d68:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405d6a:	4613      	mov	r3, r2
  405d6c:	00db      	lsls	r3, r3, #3
  405d6e:	1a9b      	subs	r3, r3, r2
  405d70:	005b      	lsls	r3, r3, #1
  405d72:	440b      	add	r3, r1
  405d74:	3303      	adds	r3, #3
  405d76:	785b      	ldrb	r3, [r3, #1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
  405d78:	469e      	mov	lr, r3
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
  405d7a:	4967      	ldr	r1, [pc, #412]	; (405f18 <show_chassis_status_info+0x394>)
  405d7c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405d7e:	4613      	mov	r3, r2
  405d80:	00db      	lsls	r3, r3, #3
  405d82:	1a9b      	subs	r3, r3, r2
  405d84:	005b      	lsls	r3, r3, #1
  405d86:	440b      	add	r3, r1
  405d88:	3304      	adds	r3, #4
  405d8a:	785b      	ldrb	r3, [r3, #1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
  405d8c:	461e      	mov	r6, r3
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
  405d8e:	4962      	ldr	r1, [pc, #392]	; (405f18 <show_chassis_status_info+0x394>)
  405d90:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405d92:	4613      	mov	r3, r2
  405d94:	00db      	lsls	r3, r3, #3
  405d96:	1a9b      	subs	r3, r3, r2
  405d98:	005b      	lsls	r3, r3, #1
  405d9a:	440b      	add	r3, r1
  405d9c:	3305      	adds	r3, #5
  405d9e:	785b      	ldrb	r3, [r3, #1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
  405da0:	461c      	mov	r4, r3
  405da2:	f897 0063 	ldrb.w	r0, [r7, #99]	; 0x63
  405da6:	f897 1065 	ldrb.w	r1, [r7, #101]	; 0x65
  405daa:	f897 2062 	ldrb.w	r2, [r7, #98]	; 0x62
  405dae:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405db2:	463d      	mov	r5, r7
  405db4:	f8cd 8000 	str.w	r8, [sp]
  405db8:	f8cd c004 	str.w	ip, [sp, #4]
  405dbc:	f8cd e008 	str.w	lr, [sp, #8]
  405dc0:	9603      	str	r6, [sp, #12]
  405dc2:	9404      	str	r4, [sp, #16]
  405dc4:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
  405dc6:	9405      	str	r4, [sp, #20]
  405dc8:	9006      	str	r0, [sp, #24]
  405dca:	9107      	str	r1, [sp, #28]
  405dcc:	6db9      	ldr	r1, [r7, #88]	; 0x58
  405dce:	9108      	str	r1, [sp, #32]
  405dd0:	9209      	str	r2, [sp, #36]	; 0x24
  405dd2:	930a      	str	r3, [sp, #40]	; 0x28
  405dd4:	4628      	mov	r0, r5
  405dd6:	4951      	ldr	r1, [pc, #324]	; (405f1c <show_chassis_status_info+0x398>)
  405dd8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  405dda:	464b      	mov	r3, r9
  405ddc:	4c50      	ldr	r4, [pc, #320]	; (405f20 <show_chassis_status_info+0x39c>)
  405dde:	47a0      	blx	r4
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
				uHrs, uMins,
				sanMinutesUpper,
				lHrs, lMins,
				sanMinutesLower);
			print_ecdbg(pStr);
  405de0:	463b      	mov	r3, r7
  405de2:	4618      	mov	r0, r3
  405de4:	4b4f      	ldr	r3, [pc, #316]	; (405f24 <show_chassis_status_info+0x3a0>)
  405de6:	4798      	blx	r3
			

			/* 
			 * Determine the min and max sanitize times for the LED boards that are currently installed
			 */
			if ((sanMinutesMax < sanMinutesUpper) && (sanMinutesUpper != 0))
  405de8:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
  405dec:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
  405df0:	429a      	cmp	r2, r3
  405df2:	d207      	bcs.n	405e04 <show_chassis_status_info+0x280>
  405df4:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
  405df8:	2b00      	cmp	r3, #0
  405dfa:	d003      	beq.n	405e04 <show_chassis_status_info+0x280>
			{
				sanMinutesMax = sanMinutesUpper;
  405dfc:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
  405e00:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
			if ((sanMinutesMax < sanMinutesLower) && (sanMinutesLower != 0))
  405e04:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
  405e08:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405e0c:	429a      	cmp	r2, r3
  405e0e:	d207      	bcs.n	405e20 <show_chassis_status_info+0x29c>
  405e10:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405e14:	2b00      	cmp	r3, #0
  405e16:	d003      	beq.n	405e20 <show_chassis_status_info+0x29c>
			{
				sanMinutesMax = sanMinutesLower;
  405e18:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405e1c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
			if ((sanMinutesMin > sanMinutesUpper) && (sanMinutesUpper != 0))
  405e20:	f897 2066 	ldrb.w	r2, [r7, #102]	; 0x66
  405e24:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
  405e28:	429a      	cmp	r2, r3
  405e2a:	d907      	bls.n	405e3c <show_chassis_status_info+0x2b8>
  405e2c:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
  405e30:	2b00      	cmp	r3, #0
  405e32:	d003      	beq.n	405e3c <show_chassis_status_info+0x2b8>
			{
				sanMinutesMin = sanMinutesUpper;
  405e34:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
  405e38:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
			}
			if ((sanMinutesMin > sanMinutesLower) && (sanMinutesLower != 0))
  405e3c:	f897 2066 	ldrb.w	r2, [r7, #102]	; 0x66
  405e40:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405e44:	429a      	cmp	r2, r3
  405e46:	d907      	bls.n	405e58 <show_chassis_status_info+0x2d4>
  405e48:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405e4c:	2b00      	cmp	r3, #0
  405e4e:	d003      	beq.n	405e58 <show_chassis_status_info+0x2d4>
			{
				sanMinutesMin = sanMinutesLower;
  405e50:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
  405e54:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	
	print_ecdbg(" LED | LED BOARD    |   UPPER SIDE     |   LOWER SIDE    \r\n");
	print_ecdbg("SLOT |    ID        | HRS:MIN    DTE   | HRS:MIN    DTE   \r\n");
	print_ecdbg("----------------------------------------------------------\r\n");
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  405e58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  405e5a:	3301      	adds	r3, #1
  405e5c:	657b      	str	r3, [r7, #84]	; 0x54
  405e5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  405e60:	2b04      	cmp	r3, #4
  405e62:	f77f aea8 	ble.w	405bb6 <show_chassis_status_info+0x32>
				sanMinutesMin = sanMinutesLower;
			}
		}
	}
	
	print_ecdbg("MAX DTE: ");
  405e66:	4830      	ldr	r0, [pc, #192]	; (405f28 <show_chassis_status_info+0x3a4>)
  405e68:	4b2e      	ldr	r3, [pc, #184]	; (405f24 <show_chassis_status_info+0x3a0>)
  405e6a:	4798      	blx	r3
	print_ecdbg_num(sanMinutesMax);
  405e6c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
  405e70:	4618      	mov	r0, r3
  405e72:	4b2e      	ldr	r3, [pc, #184]	; (405f2c <show_chassis_status_info+0x3a8>)
  405e74:	4798      	blx	r3
	print_ecdbg(" MIN DTE: ");
  405e76:	482e      	ldr	r0, [pc, #184]	; (405f30 <show_chassis_status_info+0x3ac>)
  405e78:	4b2a      	ldr	r3, [pc, #168]	; (405f24 <show_chassis_status_info+0x3a0>)
  405e7a:	4798      	blx	r3
	print_ecdbg_num(sanMinutesMin);
  405e7c:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
  405e80:	4618      	mov	r0, r3
  405e82:	4b2a      	ldr	r3, [pc, #168]	; (405f2c <show_chassis_status_info+0x3a8>)
  405e84:	4798      	blx	r3
	print_ecdbg("\r\n");
  405e86:	482b      	ldr	r0, [pc, #172]	; (405f34 <show_chassis_status_info+0x3b0>)
  405e88:	4b26      	ldr	r3, [pc, #152]	; (405f24 <show_chassis_status_info+0x3a0>)
  405e8a:	4798      	blx	r3
	
	print_ecdbg("TOTAL SANITIZE TIME: ");
  405e8c:	482a      	ldr	r0, [pc, #168]	; (405f38 <show_chassis_status_info+0x3b4>)
  405e8e:	4b25      	ldr	r3, [pc, #148]	; (405f24 <show_chassis_status_info+0x3a0>)
  405e90:	4798      	blx	r3
	if ((m.sanMins/60) < 10)
  405e92:	4b2a      	ldr	r3, [pc, #168]	; (405f3c <show_chassis_status_info+0x3b8>)
  405e94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  405e96:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
  405e9a:	d202      	bcs.n	405ea2 <show_chassis_status_info+0x31e>
	{
		print_ecdbg("0"); //print leading 0 if we need it
  405e9c:	4828      	ldr	r0, [pc, #160]	; (405f40 <show_chassis_status_info+0x3bc>)
  405e9e:	4b21      	ldr	r3, [pc, #132]	; (405f24 <show_chassis_status_info+0x3a0>)
  405ea0:	4798      	blx	r3
	}
	print_ecdbg_num((m.sanMins/60));
  405ea2:	4b26      	ldr	r3, [pc, #152]	; (405f3c <show_chassis_status_info+0x3b8>)
  405ea4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  405ea6:	4a27      	ldr	r2, [pc, #156]	; (405f44 <show_chassis_status_info+0x3c0>)
  405ea8:	fba2 2303 	umull	r2, r3, r2, r3
  405eac:	095b      	lsrs	r3, r3, #5
  405eae:	4618      	mov	r0, r3
  405eb0:	4b1e      	ldr	r3, [pc, #120]	; (405f2c <show_chassis_status_info+0x3a8>)
  405eb2:	4798      	blx	r3
	print_ecdbg(":");
  405eb4:	4824      	ldr	r0, [pc, #144]	; (405f48 <show_chassis_status_info+0x3c4>)
  405eb6:	4b1b      	ldr	r3, [pc, #108]	; (405f24 <show_chassis_status_info+0x3a0>)
  405eb8:	4798      	blx	r3

	if ((m.sanMins%60) < 10)
  405eba:	4b20      	ldr	r3, [pc, #128]	; (405f3c <show_chassis_status_info+0x3b8>)
  405ebc:	6e19      	ldr	r1, [r3, #96]	; 0x60
  405ebe:	4b21      	ldr	r3, [pc, #132]	; (405f44 <show_chassis_status_info+0x3c0>)
  405ec0:	fba3 2301 	umull	r2, r3, r3, r1
  405ec4:	095a      	lsrs	r2, r3, #5
  405ec6:	4613      	mov	r3, r2
  405ec8:	011b      	lsls	r3, r3, #4
  405eca:	1a9b      	subs	r3, r3, r2
  405ecc:	009b      	lsls	r3, r3, #2
  405ece:	1aca      	subs	r2, r1, r3
  405ed0:	2a09      	cmp	r2, #9
  405ed2:	d802      	bhi.n	405eda <show_chassis_status_info+0x356>
	{
		print_ecdbg("0"); //print leading 0 if we need it
  405ed4:	481a      	ldr	r0, [pc, #104]	; (405f40 <show_chassis_status_info+0x3bc>)
  405ed6:	4b13      	ldr	r3, [pc, #76]	; (405f24 <show_chassis_status_info+0x3a0>)
  405ed8:	4798      	blx	r3
	}
	print_ecdbg_num((m.sanMins%60));
  405eda:	4b18      	ldr	r3, [pc, #96]	; (405f3c <show_chassis_status_info+0x3b8>)
  405edc:	6e19      	ldr	r1, [r3, #96]	; 0x60
  405ede:	4b19      	ldr	r3, [pc, #100]	; (405f44 <show_chassis_status_info+0x3c0>)
  405ee0:	fba3 2301 	umull	r2, r3, r3, r1
  405ee4:	095a      	lsrs	r2, r3, #5
  405ee6:	4613      	mov	r3, r2
  405ee8:	011b      	lsls	r3, r3, #4
  405eea:	1a9b      	subs	r3, r3, r2
  405eec:	009b      	lsls	r3, r3, #2
  405eee:	1aca      	subs	r2, r1, r3
  405ef0:	4610      	mov	r0, r2
  405ef2:	4b0e      	ldr	r3, [pc, #56]	; (405f2c <show_chassis_status_info+0x3a8>)
  405ef4:	4798      	blx	r3

	print_ecdbg("  TOTAL SANITIZE CYCLES: ");
  405ef6:	4815      	ldr	r0, [pc, #84]	; (405f4c <show_chassis_status_info+0x3c8>)
  405ef8:	4b0a      	ldr	r3, [pc, #40]	; (405f24 <show_chassis_status_info+0x3a0>)
  405efa:	4798      	blx	r3
	print_ecdbg_num(sanc.cycles);
  405efc:	4b14      	ldr	r3, [pc, #80]	; (405f50 <show_chassis_status_info+0x3cc>)
  405efe:	681b      	ldr	r3, [r3, #0]
  405f00:	f3c3 0313 	ubfx	r3, r3, #0, #20
  405f04:	4618      	mov	r0, r3
  405f06:	4b09      	ldr	r3, [pc, #36]	; (405f2c <show_chassis_status_info+0x3a8>)
  405f08:	4798      	blx	r3

	print_ecdbg("\r\n");
  405f0a:	480a      	ldr	r0, [pc, #40]	; (405f34 <show_chassis_status_info+0x3b0>)
  405f0c:	4b05      	ldr	r3, [pc, #20]	; (405f24 <show_chassis_status_info+0x3a0>)
  405f0e:	4798      	blx	r3
	
}
  405f10:	376c      	adds	r7, #108	; 0x6c
  405f12:	46bd      	mov	sp, r7
  405f14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405f18:	2040165c 	.word	0x2040165c
  405f1c:	0040cd00 	.word	0x0040cd00
  405f20:	0040723d 	.word	0x0040723d
  405f24:	004026b1 	.word	0x004026b1
  405f28:	0040cd50 	.word	0x0040cd50
  405f2c:	004046d9 	.word	0x004046d9
  405f30:	0040cd5c 	.word	0x0040cd5c
  405f34:	0040c930 	.word	0x0040c930
  405f38:	0040cd68 	.word	0x0040cd68
  405f3c:	204017d0 	.word	0x204017d0
  405f40:	0040cd80 	.word	0x0040cd80
  405f44:	88888889 	.word	0x88888889
  405f48:	0040cd84 	.word	0x0040cd84
  405f4c:	0040cd88 	.word	0x0040cd88
  405f50:	20401708 	.word	0x20401708

00405f54 <show_chassis_sysErr>:


void show_chassis_sysErr(void);
void show_chassis_sysErr(void)
{
  405f54:	b5b0      	push	{r4, r5, r7, lr}
  405f56:	b09a      	sub	sp, #104	; 0x68
  405f58:	af00      	add	r7, sp, #0
	char str[80];
	

	print_ecdbg("\r\n***SYSTEM TESTS***\r\n\r\n");
  405f5a:	4898      	ldr	r0, [pc, #608]	; (4061bc <show_chassis_sysErr+0x268>)
  405f5c:	4b98      	ldr	r3, [pc, #608]	; (4061c0 <show_chassis_sysErr+0x26c>)
  405f5e:	4798      	blx	r3


/*
 *	LED Driver: Top
 */
	sprintf(str, "LED Driver: TOP (0..7)                 ");
  405f60:	1d3b      	adds	r3, r7, #4
  405f62:	4a98      	ldr	r2, [pc, #608]	; (4061c4 <show_chassis_sysErr+0x270>)
  405f64:	461c      	mov	r4, r3
  405f66:	4615      	mov	r5, r2
  405f68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  405f6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  405f6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  405f6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  405f70:	e895 0003 	ldmia.w	r5, {r0, r1}
  405f74:	e884 0003 	stmia.w	r4, {r0, r1}
	
	for (int i=0; i<8; i++)
  405f78:	2300      	movs	r3, #0
  405f7a:	667b      	str	r3, [r7, #100]	; 0x64
  405f7c:	e027      	b.n	405fce <show_chassis_sysErr+0x7a>
	{
		if ((sysErr.topdrive & BIT(i)))
  405f7e:	4b92      	ldr	r3, [pc, #584]	; (4061c8 <show_chassis_sysErr+0x274>)
  405f80:	781b      	ldrb	r3, [r3, #0]
  405f82:	461a      	mov	r2, r3
  405f84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  405f86:	fa42 f303 	asr.w	r3, r2, r3
  405f8a:	f003 0301 	and.w	r3, r3, #1
  405f8e:	2b00      	cmp	r3, #0
  405f90:	d00d      	beq.n	405fae <show_chassis_sysErr+0x5a>
		{
			strcat(str,"F ");			
  405f92:	1d3b      	adds	r3, r7, #4
  405f94:	4618      	mov	r0, r3
  405f96:	4b8d      	ldr	r3, [pc, #564]	; (4061cc <show_chassis_sysErr+0x278>)
  405f98:	4798      	blx	r3
  405f9a:	4603      	mov	r3, r0
  405f9c:	461a      	mov	r2, r3
  405f9e:	1d3b      	adds	r3, r7, #4
  405fa0:	4413      	add	r3, r2
  405fa2:	4a8b      	ldr	r2, [pc, #556]	; (4061d0 <show_chassis_sysErr+0x27c>)
  405fa4:	8811      	ldrh	r1, [r2, #0]
  405fa6:	7892      	ldrb	r2, [r2, #2]
  405fa8:	8019      	strh	r1, [r3, #0]
  405faa:	709a      	strb	r2, [r3, #2]
  405fac:	e00c      	b.n	405fc8 <show_chassis_sysErr+0x74>
//DEBUG 24jun15 need to function even with these errors for demo purposes			electroclaveState = STATE_CHASSIS_ERROR;
		}
		else
		{
			strcat(str,"P ");
  405fae:	1d3b      	adds	r3, r7, #4
  405fb0:	4618      	mov	r0, r3
  405fb2:	4b86      	ldr	r3, [pc, #536]	; (4061cc <show_chassis_sysErr+0x278>)
  405fb4:	4798      	blx	r3
  405fb6:	4603      	mov	r3, r0
  405fb8:	461a      	mov	r2, r3
  405fba:	1d3b      	adds	r3, r7, #4
  405fbc:	4413      	add	r3, r2
  405fbe:	4a85      	ldr	r2, [pc, #532]	; (4061d4 <show_chassis_sysErr+0x280>)
  405fc0:	8811      	ldrh	r1, [r2, #0]
  405fc2:	7892      	ldrb	r2, [r2, #2]
  405fc4:	8019      	strh	r1, [r3, #0]
  405fc6:	709a      	strb	r2, [r3, #2]
/*
 *	LED Driver: Top
 */
	sprintf(str, "LED Driver: TOP (0..7)                 ");
	
	for (int i=0; i<8; i++)
  405fc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  405fca:	3301      	adds	r3, #1
  405fcc:	667b      	str	r3, [r7, #100]	; 0x64
  405fce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  405fd0:	2b07      	cmp	r3, #7
  405fd2:	ddd4      	ble.n	405f7e <show_chassis_sysErr+0x2a>
		{
			strcat(str,"P ");
		}
	}
	
	print_ecdbg(str);
  405fd4:	1d3b      	adds	r3, r7, #4
  405fd6:	4618      	mov	r0, r3
  405fd8:	4b79      	ldr	r3, [pc, #484]	; (4061c0 <show_chassis_sysErr+0x26c>)
  405fda:	4798      	blx	r3
	print_ecdbg("\r\n");
  405fdc:	487e      	ldr	r0, [pc, #504]	; (4061d8 <show_chassis_sysErr+0x284>)
  405fde:	4b78      	ldr	r3, [pc, #480]	; (4061c0 <show_chassis_sysErr+0x26c>)
  405fe0:	4798      	blx	r3
	
/*
 *	LED Driver: Bottom
 */
	sprintf(str, "LED Driver: BOTTOM (0..11)             ");
  405fe2:	1d3b      	adds	r3, r7, #4
  405fe4:	4a7d      	ldr	r2, [pc, #500]	; (4061dc <show_chassis_sysErr+0x288>)
  405fe6:	461c      	mov	r4, r3
  405fe8:	4615      	mov	r5, r2
  405fea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  405fec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  405fee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  405ff0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  405ff2:	e895 0003 	ldmia.w	r5, {r0, r1}
  405ff6:	e884 0003 	stmia.w	r4, {r0, r1}
	
	for (int i=0; i<12; i++)
  405ffa:	2300      	movs	r3, #0
  405ffc:	663b      	str	r3, [r7, #96]	; 0x60
  405ffe:	e026      	b.n	40604e <show_chassis_sysErr+0xfa>
	{
		if ((sysErr.botdrive & BIT(i)))
  406000:	4b71      	ldr	r3, [pc, #452]	; (4061c8 <show_chassis_sysErr+0x274>)
  406002:	685b      	ldr	r3, [r3, #4]
  406004:	2101      	movs	r1, #1
  406006:	6e3a      	ldr	r2, [r7, #96]	; 0x60
  406008:	fa01 f202 	lsl.w	r2, r1, r2
  40600c:	4013      	ands	r3, r2
  40600e:	2b00      	cmp	r3, #0
  406010:	d00d      	beq.n	40602e <show_chassis_sysErr+0xda>
		{
			strcat(str,"F ");			
  406012:	1d3b      	adds	r3, r7, #4
  406014:	4618      	mov	r0, r3
  406016:	4b6d      	ldr	r3, [pc, #436]	; (4061cc <show_chassis_sysErr+0x278>)
  406018:	4798      	blx	r3
  40601a:	4603      	mov	r3, r0
  40601c:	461a      	mov	r2, r3
  40601e:	1d3b      	adds	r3, r7, #4
  406020:	4413      	add	r3, r2
  406022:	4a6b      	ldr	r2, [pc, #428]	; (4061d0 <show_chassis_sysErr+0x27c>)
  406024:	8811      	ldrh	r1, [r2, #0]
  406026:	7892      	ldrb	r2, [r2, #2]
  406028:	8019      	strh	r1, [r3, #0]
  40602a:	709a      	strb	r2, [r3, #2]
  40602c:	e00c      	b.n	406048 <show_chassis_sysErr+0xf4>
//DEBUG 24jun15 need to function even with these errors for demo purposes			electroclaveState = STATE_CHASSIS_ERROR;
		}
		else
		{
			strcat(str,"P ");
  40602e:	1d3b      	adds	r3, r7, #4
  406030:	4618      	mov	r0, r3
  406032:	4b66      	ldr	r3, [pc, #408]	; (4061cc <show_chassis_sysErr+0x278>)
  406034:	4798      	blx	r3
  406036:	4603      	mov	r3, r0
  406038:	461a      	mov	r2, r3
  40603a:	1d3b      	adds	r3, r7, #4
  40603c:	4413      	add	r3, r2
  40603e:	4a65      	ldr	r2, [pc, #404]	; (4061d4 <show_chassis_sysErr+0x280>)
  406040:	8811      	ldrh	r1, [r2, #0]
  406042:	7892      	ldrb	r2, [r2, #2]
  406044:	8019      	strh	r1, [r3, #0]
  406046:	709a      	strb	r2, [r3, #2]
/*
 *	LED Driver: Bottom
 */
	sprintf(str, "LED Driver: BOTTOM (0..11)             ");
	
	for (int i=0; i<12; i++)
  406048:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  40604a:	3301      	adds	r3, #1
  40604c:	663b      	str	r3, [r7, #96]	; 0x60
  40604e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  406050:	2b0b      	cmp	r3, #11
  406052:	ddd5      	ble.n	406000 <show_chassis_sysErr+0xac>
		{
			strcat(str,"P ");
		}
	}
	
	print_ecdbg(str);
  406054:	1d3b      	adds	r3, r7, #4
  406056:	4618      	mov	r0, r3
  406058:	4b59      	ldr	r3, [pc, #356]	; (4061c0 <show_chassis_sysErr+0x26c>)
  40605a:	4798      	blx	r3
	print_ecdbg("\r\n");
  40605c:	485e      	ldr	r0, [pc, #376]	; (4061d8 <show_chassis_sysErr+0x284>)
  40605e:	4b58      	ldr	r3, [pc, #352]	; (4061c0 <show_chassis_sysErr+0x26c>)
  406060:	4798      	blx	r3
	
/*
 *	Flash
 */

	sprintf(str, "Flash (0..4)                           ");
  406062:	1d3b      	adds	r3, r7, #4
  406064:	4a5e      	ldr	r2, [pc, #376]	; (4061e0 <show_chassis_sysErr+0x28c>)
  406066:	461c      	mov	r4, r3
  406068:	4615      	mov	r5, r2
  40606a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40606c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40606e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  406070:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406072:	e895 0003 	ldmia.w	r5, {r0, r1}
  406076:	e884 0003 	stmia.w	r4, {r0, r1}
	
	for (int i=0; i<5; i++)
  40607a:	2300      	movs	r3, #0
  40607c:	65fb      	str	r3, [r7, #92]	; 0x5c
  40607e:	e029      	b.n	4060d4 <show_chassis_sysErr+0x180>
	{
		if ((sysErr.flashArea & BIT(i)) == SE_FAIL)
  406080:	4b51      	ldr	r3, [pc, #324]	; (4061c8 <show_chassis_sysErr+0x274>)
  406082:	689b      	ldr	r3, [r3, #8]
  406084:	2101      	movs	r1, #1
  406086:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
  406088:	fa01 f202 	lsl.w	r2, r1, r2
  40608c:	4013      	ands	r3, r2
  40608e:	2b01      	cmp	r3, #1
  406090:	d110      	bne.n	4060b4 <show_chassis_sysErr+0x160>
		{
			strcat(str, "F ");
  406092:	1d3b      	adds	r3, r7, #4
  406094:	4618      	mov	r0, r3
  406096:	4b4d      	ldr	r3, [pc, #308]	; (4061cc <show_chassis_sysErr+0x278>)
  406098:	4798      	blx	r3
  40609a:	4603      	mov	r3, r0
  40609c:	461a      	mov	r2, r3
  40609e:	1d3b      	adds	r3, r7, #4
  4060a0:	4413      	add	r3, r2
  4060a2:	4a4b      	ldr	r2, [pc, #300]	; (4061d0 <show_chassis_sysErr+0x27c>)
  4060a4:	8811      	ldrh	r1, [r2, #0]
  4060a6:	7892      	ldrb	r2, [r2, #2]
  4060a8:	8019      	strh	r1, [r3, #0]
  4060aa:	709a      	strb	r2, [r3, #2]
			electroclaveState = STATE_CHASSIS_ERROR;
  4060ac:	4b4d      	ldr	r3, [pc, #308]	; (4061e4 <show_chassis_sysErr+0x290>)
  4060ae:	2208      	movs	r2, #8
  4060b0:	701a      	strb	r2, [r3, #0]
  4060b2:	e00c      	b.n	4060ce <show_chassis_sysErr+0x17a>
		}
		else
		{
			strcat(str, "P ");
  4060b4:	1d3b      	adds	r3, r7, #4
  4060b6:	4618      	mov	r0, r3
  4060b8:	4b44      	ldr	r3, [pc, #272]	; (4061cc <show_chassis_sysErr+0x278>)
  4060ba:	4798      	blx	r3
  4060bc:	4603      	mov	r3, r0
  4060be:	461a      	mov	r2, r3
  4060c0:	1d3b      	adds	r3, r7, #4
  4060c2:	4413      	add	r3, r2
  4060c4:	4a43      	ldr	r2, [pc, #268]	; (4061d4 <show_chassis_sysErr+0x280>)
  4060c6:	8811      	ldrh	r1, [r2, #0]
  4060c8:	7892      	ldrb	r2, [r2, #2]
  4060ca:	8019      	strh	r1, [r3, #0]
  4060cc:	709a      	strb	r2, [r3, #2]
 *	Flash
 */

	sprintf(str, "Flash (0..4)                           ");
	
	for (int i=0; i<5; i++)
  4060ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4060d0:	3301      	adds	r3, #1
  4060d2:	65fb      	str	r3, [r7, #92]	; 0x5c
  4060d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4060d6:	2b04      	cmp	r3, #4
  4060d8:	ddd2      	ble.n	406080 <show_chassis_sysErr+0x12c>
		{
			strcat(str, "P ");
		}
	}
	
	print_ecdbg(str);
  4060da:	1d3b      	adds	r3, r7, #4
  4060dc:	4618      	mov	r0, r3
  4060de:	4b38      	ldr	r3, [pc, #224]	; (4061c0 <show_chassis_sysErr+0x26c>)
  4060e0:	4798      	blx	r3
	print_ecdbg("\r\n");
  4060e2:	483d      	ldr	r0, [pc, #244]	; (4061d8 <show_chassis_sysErr+0x284>)
  4060e4:	4b36      	ldr	r3, [pc, #216]	; (4061c0 <show_chassis_sysErr+0x26c>)
  4060e6:	4798      	blx	r3
	
/*
 * LED board serial ID checksums
 */	
	sprintf(str, "LED Board Serial ID Checksums (0..4)   ");
  4060e8:	1d3b      	adds	r3, r7, #4
  4060ea:	4a3f      	ldr	r2, [pc, #252]	; (4061e8 <show_chassis_sysErr+0x294>)
  4060ec:	461c      	mov	r4, r3
  4060ee:	4615      	mov	r5, r2
  4060f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4060f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4060f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4060f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4060f8:	e895 0003 	ldmia.w	r5, {r0, r1}
  4060fc:	e884 0003 	stmia.w	r4, {r0, r1}
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  406100:	2300      	movs	r3, #0
  406102:	65bb      	str	r3, [r7, #88]	; 0x58
  406104:	e02a      	b.n	40615c <show_chassis_sysErr+0x208>
	{
		if ((sysErr.ledBrdSerialIdCsum & BIT(i)) == SE_FAIL)
  406106:	4b30      	ldr	r3, [pc, #192]	; (4061c8 <show_chassis_sysErr+0x274>)
  406108:	7b1b      	ldrb	r3, [r3, #12]
  40610a:	4619      	mov	r1, r3
  40610c:	2201      	movs	r2, #1
  40610e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  406110:	fa02 f303 	lsl.w	r3, r2, r3
  406114:	400b      	ands	r3, r1
  406116:	2b01      	cmp	r3, #1
  406118:	d110      	bne.n	40613c <show_chassis_sysErr+0x1e8>
		{
			strcat(str, "F ");
  40611a:	1d3b      	adds	r3, r7, #4
  40611c:	4618      	mov	r0, r3
  40611e:	4b2b      	ldr	r3, [pc, #172]	; (4061cc <show_chassis_sysErr+0x278>)
  406120:	4798      	blx	r3
  406122:	4603      	mov	r3, r0
  406124:	461a      	mov	r2, r3
  406126:	1d3b      	adds	r3, r7, #4
  406128:	4413      	add	r3, r2
  40612a:	4a29      	ldr	r2, [pc, #164]	; (4061d0 <show_chassis_sysErr+0x27c>)
  40612c:	8811      	ldrh	r1, [r2, #0]
  40612e:	7892      	ldrb	r2, [r2, #2]
  406130:	8019      	strh	r1, [r3, #0]
  406132:	709a      	strb	r2, [r3, #2]
			electroclaveState = STATE_CHASSIS_ERROR;
  406134:	4b2b      	ldr	r3, [pc, #172]	; (4061e4 <show_chassis_sysErr+0x290>)
  406136:	2208      	movs	r2, #8
  406138:	701a      	strb	r2, [r3, #0]
  40613a:	e00c      	b.n	406156 <show_chassis_sysErr+0x202>
		}
		else
		{
			strcat(str, "P ");
  40613c:	1d3b      	adds	r3, r7, #4
  40613e:	4618      	mov	r0, r3
  406140:	4b22      	ldr	r3, [pc, #136]	; (4061cc <show_chassis_sysErr+0x278>)
  406142:	4798      	blx	r3
  406144:	4603      	mov	r3, r0
  406146:	461a      	mov	r2, r3
  406148:	1d3b      	adds	r3, r7, #4
  40614a:	4413      	add	r3, r2
  40614c:	4a21      	ldr	r2, [pc, #132]	; (4061d4 <show_chassis_sysErr+0x280>)
  40614e:	8811      	ldrh	r1, [r2, #0]
  406150:	7892      	ldrb	r2, [r2, #2]
  406152:	8019      	strh	r1, [r3, #0]
  406154:	709a      	strb	r2, [r3, #2]
/*
 * LED board serial ID checksums
 */	
	sprintf(str, "LED Board Serial ID Checksums (0..4)   ");
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
  406156:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  406158:	3301      	adds	r3, #1
  40615a:	65bb      	str	r3, [r7, #88]	; 0x58
  40615c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  40615e:	2b04      	cmp	r3, #4
  406160:	ddd1      	ble.n	406106 <show_chassis_sysErr+0x1b2>
		{
			strcat(str, "P ");
		}
	}

	print_ecdbg(str);
  406162:	1d3b      	adds	r3, r7, #4
  406164:	4618      	mov	r0, r3
  406166:	4b16      	ldr	r3, [pc, #88]	; (4061c0 <show_chassis_sysErr+0x26c>)
  406168:	4798      	blx	r3
	print_ecdbg("\r\n");
  40616a:	481b      	ldr	r0, [pc, #108]	; (4061d8 <show_chassis_sysErr+0x284>)
  40616c:	4b14      	ldr	r3, [pc, #80]	; (4061c0 <show_chassis_sysErr+0x26c>)
  40616e:	4798      	blx	r3
	

/*
 * LED Board Side Max Usage Reached
 */
	sprintf(str, "LED Board Side Max Usage (0..7)        ");
  406170:	1d3b      	adds	r3, r7, #4
  406172:	4a1e      	ldr	r2, [pc, #120]	; (4061ec <show_chassis_sysErr+0x298>)
  406174:	461c      	mov	r4, r3
  406176:	4615      	mov	r5, r2
  406178:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40617a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40617c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40617e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406180:	e895 0003 	ldmia.w	r5, {r0, r1}
  406184:	e884 0003 	stmia.w	r4, {r0, r1}
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  406188:	2300      	movs	r3, #0
  40618a:	657b      	str	r3, [r7, #84]	; 0x54
  40618c:	e042      	b.n	406214 <show_chassis_sysErr+0x2c0>
	{
		if (ledBrdSide[i].maxUsageReached)
  40618e:	4918      	ldr	r1, [pc, #96]	; (4061f0 <show_chassis_sysErr+0x29c>)
  406190:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  406192:	4613      	mov	r3, r2
  406194:	009b      	lsls	r3, r3, #2
  406196:	4413      	add	r3, r2
  406198:	440b      	add	r3, r1
  40619a:	789b      	ldrb	r3, [r3, #2]
  40619c:	2b00      	cmp	r3, #0
  40619e:	d029      	beq.n	4061f4 <show_chassis_sysErr+0x2a0>
		{
			strcat(str, "F ");
  4061a0:	1d3b      	adds	r3, r7, #4
  4061a2:	4618      	mov	r0, r3
  4061a4:	4b09      	ldr	r3, [pc, #36]	; (4061cc <show_chassis_sysErr+0x278>)
  4061a6:	4798      	blx	r3
  4061a8:	4603      	mov	r3, r0
  4061aa:	461a      	mov	r2, r3
  4061ac:	1d3b      	adds	r3, r7, #4
  4061ae:	4413      	add	r3, r2
  4061b0:	4a07      	ldr	r2, [pc, #28]	; (4061d0 <show_chassis_sysErr+0x27c>)
  4061b2:	8811      	ldrh	r1, [r2, #0]
  4061b4:	7892      	ldrb	r2, [r2, #2]
  4061b6:	8019      	strh	r1, [r3, #0]
  4061b8:	709a      	strb	r2, [r3, #2]
  4061ba:	e028      	b.n	40620e <show_chassis_sysErr+0x2ba>
  4061bc:	0040cda4 	.word	0x0040cda4
  4061c0:	004026b1 	.word	0x004026b1
  4061c4:	0040cdc0 	.word	0x0040cdc0
  4061c8:	204016cc 	.word	0x204016cc
  4061cc:	00407289 	.word	0x00407289
  4061d0:	0040cde8 	.word	0x0040cde8
  4061d4:	0040cdec 	.word	0x0040cdec
  4061d8:	0040c930 	.word	0x0040c930
  4061dc:	0040cdf0 	.word	0x0040cdf0
  4061e0:	0040ce18 	.word	0x0040ce18
  4061e4:	204009c2 	.word	0x204009c2
  4061e8:	0040ce40 	.word	0x0040ce40
  4061ec:	0040ce68 	.word	0x0040ce68
  4061f0:	204016e0 	.word	0x204016e0
//DEBUG 24jun15 need to function even with these errors for demo purposes			electroclaveState = STATE_CHASSIS_ERROR;
		}
		else
		{
			strcat(str, "P ");
  4061f4:	1d3b      	adds	r3, r7, #4
  4061f6:	4618      	mov	r0, r3
  4061f8:	4b27      	ldr	r3, [pc, #156]	; (406298 <show_chassis_sysErr+0x344>)
  4061fa:	4798      	blx	r3
  4061fc:	4603      	mov	r3, r0
  4061fe:	461a      	mov	r2, r3
  406200:	1d3b      	adds	r3, r7, #4
  406202:	4413      	add	r3, r2
  406204:	4a25      	ldr	r2, [pc, #148]	; (40629c <show_chassis_sysErr+0x348>)
  406206:	8811      	ldrh	r1, [r2, #0]
  406208:	7892      	ldrb	r2, [r2, #2]
  40620a:	8019      	strh	r1, [r3, #0]
  40620c:	709a      	strb	r2, [r3, #2]
/*
 * LED Board Side Max Usage Reached
 */
	sprintf(str, "LED Board Side Max Usage (0..7)        ");
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
  40620e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  406210:	3301      	adds	r3, #1
  406212:	657b      	str	r3, [r7, #84]	; 0x54
  406214:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  406216:	2b07      	cmp	r3, #7
  406218:	ddb9      	ble.n	40618e <show_chassis_sysErr+0x23a>
		{
			strcat(str, "P ");
		}
	}

	print_ecdbg(str);
  40621a:	1d3b      	adds	r3, r7, #4
  40621c:	4618      	mov	r0, r3
  40621e:	4b20      	ldr	r3, [pc, #128]	; (4062a0 <show_chassis_sysErr+0x34c>)
  406220:	4798      	blx	r3
	print_ecdbg("\r\n");
  406222:	4820      	ldr	r0, [pc, #128]	; (4062a4 <show_chassis_sysErr+0x350>)
  406224:	4b1e      	ldr	r3, [pc, #120]	; (4062a0 <show_chassis_sysErr+0x34c>)
  406226:	4798      	blx	r3

/*
 * Usage Struct Full
 */

	sprintf(str, "Usage Struct Open Slots                ");
  406228:	1d3b      	adds	r3, r7, #4
  40622a:	4a1f      	ldr	r2, [pc, #124]	; (4062a8 <show_chassis_sysErr+0x354>)
  40622c:	461c      	mov	r4, r3
  40622e:	4615      	mov	r5, r2
  406230:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  406232:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406234:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  406236:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  406238:	e895 0003 	ldmia.w	r5, {r0, r1}
  40623c:	e884 0003 	stmia.w	r4, {r0, r1}
	if (sysErr.usageStructsFull == SE_FAIL)
  406240:	4b1a      	ldr	r3, [pc, #104]	; (4062ac <show_chassis_sysErr+0x358>)
  406242:	7b9b      	ldrb	r3, [r3, #14]
  406244:	2b01      	cmp	r3, #1
  406246:	d110      	bne.n	40626a <show_chassis_sysErr+0x316>
	{
		strcat(str, "F \r\n");
  406248:	1d3b      	adds	r3, r7, #4
  40624a:	4618      	mov	r0, r3
  40624c:	4b12      	ldr	r3, [pc, #72]	; (406298 <show_chassis_sysErr+0x344>)
  40624e:	4798      	blx	r3
  406250:	4603      	mov	r3, r0
  406252:	461a      	mov	r2, r3
  406254:	1d3b      	adds	r3, r7, #4
  406256:	4413      	add	r3, r2
  406258:	4a15      	ldr	r2, [pc, #84]	; (4062b0 <show_chassis_sysErr+0x35c>)
  40625a:	6810      	ldr	r0, [r2, #0]
  40625c:	6018      	str	r0, [r3, #0]
  40625e:	7912      	ldrb	r2, [r2, #4]
  406260:	711a      	strb	r2, [r3, #4]
		electroclaveState = STATE_CHASSIS_ERROR;
  406262:	4b14      	ldr	r3, [pc, #80]	; (4062b4 <show_chassis_sysErr+0x360>)
  406264:	2208      	movs	r2, #8
  406266:	701a      	strb	r2, [r3, #0]
  406268:	e00c      	b.n	406284 <show_chassis_sysErr+0x330>
	}
	else
	{
		strcat(str, "P \r\n");
  40626a:	1d3b      	adds	r3, r7, #4
  40626c:	4618      	mov	r0, r3
  40626e:	4b0a      	ldr	r3, [pc, #40]	; (406298 <show_chassis_sysErr+0x344>)
  406270:	4798      	blx	r3
  406272:	4603      	mov	r3, r0
  406274:	461a      	mov	r2, r3
  406276:	1d3b      	adds	r3, r7, #4
  406278:	4413      	add	r3, r2
  40627a:	4a0f      	ldr	r2, [pc, #60]	; (4062b8 <show_chassis_sysErr+0x364>)
  40627c:	6810      	ldr	r0, [r2, #0]
  40627e:	6018      	str	r0, [r3, #0]
  406280:	7912      	ldrb	r2, [r2, #4]
  406282:	711a      	strb	r2, [r3, #4]
	}
	
	print_ecdbg(str);
  406284:	1d3b      	adds	r3, r7, #4
  406286:	4618      	mov	r0, r3
  406288:	4b05      	ldr	r3, [pc, #20]	; (4062a0 <show_chassis_sysErr+0x34c>)
  40628a:	4798      	blx	r3
	print_ecdbg("\r\n");
  40628c:	4805      	ldr	r0, [pc, #20]	; (4062a4 <show_chassis_sysErr+0x350>)
  40628e:	4b04      	ldr	r3, [pc, #16]	; (4062a0 <show_chassis_sysErr+0x34c>)
  406290:	4798      	blx	r3

}
  406292:	3768      	adds	r7, #104	; 0x68
  406294:	46bd      	mov	sp, r7
  406296:	bdb0      	pop	{r4, r5, r7, pc}
  406298:	00407289 	.word	0x00407289
  40629c:	0040cdec 	.word	0x0040cdec
  4062a0:	004026b1 	.word	0x004026b1
  4062a4:	0040c930 	.word	0x0040c930
  4062a8:	0040ce90 	.word	0x0040ce90
  4062ac:	204016cc 	.word	0x204016cc
  4062b0:	0040ceb8 	.word	0x0040ceb8
  4062b4:	204009c2 	.word	0x204009c2
  4062b8:	0040cec0 	.word	0x0040cec0

004062bc <show_chassis_all_LED_boards>:

void show_chassis_all_LED_boards(void);
void show_chassis_all_LED_boards(void)
{
  4062bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4062be:	b09d      	sub	sp, #116	; 0x74
  4062c0:	af06      	add	r7, sp, #24
	char str[80];
	int i = 0;
  4062c2:	2300      	movs	r3, #0
  4062c4:	657b      	str	r3, [r7, #84]	; 0x54

	print_ecdbg("\r\n***LED BOARDS MASTER LIST***\r\n\r\n");
  4062c6:	483a      	ldr	r0, [pc, #232]	; (4063b0 <show_chassis_all_LED_boards+0xf4>)
  4062c8:	4b3a      	ldr	r3, [pc, #232]	; (4063b4 <show_chassis_all_LED_boards+0xf8>)
  4062ca:	4798      	blx	r3
	
	while(1)
	{
		if (sf[i].slotFilled)
  4062cc:	4a3a      	ldr	r2, [pc, #232]	; (4063b8 <show_chassis_all_LED_boards+0xfc>)
  4062ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  4062d0:	00db      	lsls	r3, r3, #3
  4062d2:	4413      	add	r3, r2
  4062d4:	799b      	ldrb	r3, [r3, #6]
  4062d6:	f3c3 0380 	ubfx	r3, r3, #2, #1
  4062da:	b2db      	uxtb	r3, r3
  4062dc:	2b00      	cmp	r3, #0
  4062de:	d05c      	beq.n	40639a <show_chassis_all_LED_boards+0xde>
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
  4062e0:	4a35      	ldr	r2, [pc, #212]	; (4063b8 <show_chassis_all_LED_boards+0xfc>)
  4062e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  4062e4:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
	
	while(1)
	{
		if (sf[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
  4062e8:	461e      	mov	r6, r3
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
  4062ea:	4a33      	ldr	r2, [pc, #204]	; (4063b8 <show_chassis_all_LED_boards+0xfc>)
  4062ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  4062ee:	00db      	lsls	r3, r3, #3
  4062f0:	4413      	add	r3, r2
  4062f2:	785b      	ldrb	r3, [r3, #1]
	
	while(1)
	{
		if (sf[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
  4062f4:	461d      	mov	r5, r3
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
  4062f6:	4a30      	ldr	r2, [pc, #192]	; (4063b8 <show_chassis_all_LED_boards+0xfc>)
  4062f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  4062fa:	00db      	lsls	r3, r3, #3
  4062fc:	4413      	add	r3, r2
  4062fe:	789b      	ldrb	r3, [r3, #2]
	
	while(1)
	{
		if (sf[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
  406300:	461c      	mov	r4, r3
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
  406302:	4a2d      	ldr	r2, [pc, #180]	; (4063b8 <show_chassis_all_LED_boards+0xfc>)
  406304:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  406306:	00db      	lsls	r3, r3, #3
  406308:	4413      	add	r3, r2
  40630a:	78db      	ldrb	r3, [r3, #3]
	
	while(1)
	{
		if (sf[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
  40630c:	4618      	mov	r0, r3
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
  40630e:	4a2a      	ldr	r2, [pc, #168]	; (4063b8 <show_chassis_all_LED_boards+0xfc>)
  406310:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  406312:	00db      	lsls	r3, r3, #3
  406314:	4413      	add	r3, r2
  406316:	791b      	ldrb	r3, [r3, #4]
	
	while(1)
	{
		if (sf[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
  406318:	4619      	mov	r1, r3
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
  40631a:	4a27      	ldr	r2, [pc, #156]	; (4063b8 <show_chassis_all_LED_boards+0xfc>)
  40631c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  40631e:	00db      	lsls	r3, r3, #3
  406320:	4413      	add	r3, r2
  406322:	795b      	ldrb	r3, [r3, #5]
	
	while(1)
	{
		if (sf[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
  406324:	461a      	mov	r2, r3
  406326:	1d3b      	adds	r3, r7, #4
  406328:	9500      	str	r5, [sp, #0]
  40632a:	9401      	str	r4, [sp, #4]
  40632c:	9002      	str	r0, [sp, #8]
  40632e:	9103      	str	r1, [sp, #12]
  406330:	9204      	str	r2, [sp, #16]
  406332:	4618      	mov	r0, r3
  406334:	4921      	ldr	r1, [pc, #132]	; (4063bc <show_chassis_all_LED_boards+0x100>)
  406336:	6d7a      	ldr	r2, [r7, #84]	; 0x54
  406338:	4633      	mov	r3, r6
  40633a:	4c21      	ldr	r4, [pc, #132]	; (4063c0 <show_chassis_all_LED_boards+0x104>)
  40633c:	47a0      	blx	r4
			sf[i].id[0],sf[i].id[1],sf[i].id[2],sf[i].id[3],sf[i].id[4],sf[i].id[5]);
			
			if (sf[i].top_botn)
  40633e:	4a1e      	ldr	r2, [pc, #120]	; (4063b8 <show_chassis_all_LED_boards+0xfc>)
  406340:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  406342:	00db      	lsls	r3, r3, #3
  406344:	4413      	add	r3, r2
  406346:	799b      	ldrb	r3, [r3, #6]
  406348:	f3c3 0300 	ubfx	r3, r3, #0, #1
  40634c:	b2db      	uxtb	r3, r3
  40634e:	2b00      	cmp	r3, #0
  406350:	d00f      	beq.n	406372 <show_chassis_all_LED_boards+0xb6>
			{
				strcat(str, " TOP\r\n");
  406352:	1d3b      	adds	r3, r7, #4
  406354:	4618      	mov	r0, r3
  406356:	4b1b      	ldr	r3, [pc, #108]	; (4063c4 <show_chassis_all_LED_boards+0x108>)
  406358:	4798      	blx	r3
  40635a:	4603      	mov	r3, r0
  40635c:	461a      	mov	r2, r3
  40635e:	1d3b      	adds	r3, r7, #4
  406360:	4413      	add	r3, r2
  406362:	4a19      	ldr	r2, [pc, #100]	; (4063c8 <show_chassis_all_LED_boards+0x10c>)
  406364:	6810      	ldr	r0, [r2, #0]
  406366:	6018      	str	r0, [r3, #0]
  406368:	8891      	ldrh	r1, [r2, #4]
  40636a:	7992      	ldrb	r2, [r2, #6]
  40636c:	8099      	strh	r1, [r3, #4]
  40636e:	719a      	strb	r2, [r3, #6]
  406370:	e00e      	b.n	406390 <show_chassis_all_LED_boards+0xd4>
			}
			else
			{
				strcat(str, " BOT\r\n");
  406372:	1d3b      	adds	r3, r7, #4
  406374:	4618      	mov	r0, r3
  406376:	4b13      	ldr	r3, [pc, #76]	; (4063c4 <show_chassis_all_LED_boards+0x108>)
  406378:	4798      	blx	r3
  40637a:	4603      	mov	r3, r0
  40637c:	461a      	mov	r2, r3
  40637e:	1d3b      	adds	r3, r7, #4
  406380:	4413      	add	r3, r2
  406382:	4a12      	ldr	r2, [pc, #72]	; (4063cc <show_chassis_all_LED_boards+0x110>)
  406384:	6810      	ldr	r0, [r2, #0]
  406386:	6018      	str	r0, [r3, #0]
  406388:	8891      	ldrh	r1, [r2, #4]
  40638a:	7992      	ldrb	r2, [r2, #6]
  40638c:	8099      	strh	r1, [r3, #4]
  40638e:	719a      	strb	r2, [r3, #6]
			}
			
			print_ecdbg(str);
  406390:	1d3b      	adds	r3, r7, #4
  406392:	4618      	mov	r0, r3
  406394:	4b07      	ldr	r3, [pc, #28]	; (4063b4 <show_chassis_all_LED_boards+0xf8>)
  406396:	4798      	blx	r3
  406398:	e000      	b.n	40639c <show_chassis_all_LED_boards+0xe0>
		}
		else
		{
			break; //LED boards are stored contiguously, so if we hit a blank spot we are done with the entries in the list
  40639a:	e003      	b.n	4063a4 <show_chassis_all_LED_boards+0xe8>
		}
		i++;
  40639c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  40639e:	3301      	adds	r3, #1
  4063a0:	657b      	str	r3, [r7, #84]	; 0x54
		
	}
  4063a2:	e793      	b.n	4062cc <show_chassis_all_LED_boards+0x10>
	
	print_ecdbg("\r\n\r\n");
  4063a4:	480a      	ldr	r0, [pc, #40]	; (4063d0 <show_chassis_all_LED_boards+0x114>)
  4063a6:	4b03      	ldr	r3, [pc, #12]	; (4063b4 <show_chassis_all_LED_boards+0xf8>)
  4063a8:	4798      	blx	r3

}
  4063aa:	375c      	adds	r7, #92	; 0x5c
  4063ac:	46bd      	mov	sp, r7
  4063ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4063b0:	0040cec8 	.word	0x0040cec8
  4063b4:	004026b1 	.word	0x004026b1
  4063b8:	2040135c 	.word	0x2040135c
  4063bc:	0040ceec 	.word	0x0040ceec
  4063c0:	0040723d 	.word	0x0040723d
  4063c4:	00407289 	.word	0x00407289
  4063c8:	0040cf0c 	.word	0x0040cf0c
  4063cc:	0040cf14 	.word	0x0040cf14
  4063d0:	0040cf1c 	.word	0x0040cf1c

004063d4 <show_help_and_prompt>:

void show_help_and_prompt(void);
void show_help_and_prompt(void)
{
  4063d4:	b580      	push	{r7, lr}
  4063d6:	af00      	add	r7, sp, #0
	print_ecdbg("Type 'H' for help.\r\n\r\n");
  4063d8:	4801      	ldr	r0, [pc, #4]	; (4063e0 <show_help_and_prompt+0xc>)
  4063da:	4b02      	ldr	r3, [pc, #8]	; (4063e4 <show_help_and_prompt+0x10>)
  4063dc:	4798      	blx	r3
}
  4063de:	bd80      	pop	{r7, pc}
  4063e0:	0040cf24 	.word	0x0040cf24
  4063e4:	004026b1 	.word	0x004026b1

004063e8 <service_ecdbg_input>:
char cmd[20];
unsigned char cmdIdx = 0;

void service_ecdbg_input(void);
void service_ecdbg_input(void)
{
  4063e8:	b580      	push	{r7, lr}
  4063ea:	b084      	sub	sp, #16
  4063ec:	af00      	add	r7, sp, #0
	int rx_char;
	unsigned int tmpNewDte;
	unsigned char tryToChangeDte = 0;
  4063ee:	2300      	movs	r3, #0
  4063f0:	72fb      	strb	r3, [r7, #11]
	
	
	if (usart_is_rx_ready(BOARD_USART)) {
  4063f2:	4894      	ldr	r0, [pc, #592]	; (406644 <service_ecdbg_input+0x25c>)
  4063f4:	4b94      	ldr	r3, [pc, #592]	; (406648 <service_ecdbg_input+0x260>)
  4063f6:	4798      	blx	r3
  4063f8:	4603      	mov	r3, r0
  4063fa:	2b00      	cmp	r3, #0
  4063fc:	d009      	beq.n	406412 <service_ecdbg_input+0x2a>
		usart_read(BOARD_USART, (uint32_t *)&rx_char);
  4063fe:	1d3b      	adds	r3, r7, #4
  406400:	4890      	ldr	r0, [pc, #576]	; (406644 <service_ecdbg_input+0x25c>)
  406402:	4619      	mov	r1, r3
  406404:	4b91      	ldr	r3, [pc, #580]	; (40664c <service_ecdbg_input+0x264>)
  406406:	4798      	blx	r3
	{
		return;
	}


	if (rx_char == USART_FAILURE)
  406408:	687b      	ldr	r3, [r7, #4]
  40640a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40640e:	d102      	bne.n	406416 <service_ecdbg_input+0x2e>
  406410:	e000      	b.n	406414 <service_ecdbg_input+0x2c>
	if (usart_is_rx_ready(BOARD_USART)) {
		usart_read(BOARD_USART, (uint32_t *)&rx_char);
	}
	else
	{
		return;
  406412:	e1a3      	b.n	40675c <service_ecdbg_input+0x374>


	if (rx_char == USART_FAILURE)
	{
//26may15 why are we getting this? ignore for now		usart_write_line(ECDBG_USART, "UART error\r\n");
		return;
  406414:	e1a2      	b.n	40675c <service_ecdbg_input+0x374>
	}
	if (rx_char == '\x03')
  406416:	687b      	ldr	r3, [r7, #4]
  406418:	2b03      	cmp	r3, #3
  40641a:	d100      	bne.n	40641e <service_ecdbg_input+0x36>
	{
		return;
  40641c:	e19e      	b.n	40675c <service_ecdbg_input+0x374>
	}
	
	if ((rx_char < 0x0a) || (rx_char > 0x7a))
  40641e:	687b      	ldr	r3, [r7, #4]
  406420:	2b09      	cmp	r3, #9
  406422:	dd02      	ble.n	40642a <service_ecdbg_input+0x42>
  406424:	687b      	ldr	r3, [r7, #4]
  406426:	2b7a      	cmp	r3, #122	; 0x7a
  406428:	dd00      	ble.n	40642c <service_ecdbg_input+0x44>
	{
		return; //completely out of range, ignore
  40642a:	e197      	b.n	40675c <service_ecdbg_input+0x374>
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
  40642c:	687b      	ldr	r3, [r7, #4]
  40642e:	2b0d      	cmp	r3, #13
  406430:	d017      	beq.n	406462 <service_ecdbg_input+0x7a>
		(rx_char == 0x0a) ||							//line feed
  406432:	687b      	ldr	r3, [r7, #4]
	{
		return; //completely out of range, ignore
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
  406434:	2b0a      	cmp	r3, #10
  406436:	d014      	beq.n	406462 <service_ecdbg_input+0x7a>
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
  406438:	687b      	ldr	r3, [r7, #4]
		return; //completely out of range, ignore
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
		(rx_char == 0x0a) ||							//line feed
  40643a:	2b20      	cmp	r3, #32
  40643c:	d011      	beq.n	406462 <service_ecdbg_input+0x7a>
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
  40643e:	687b      	ldr	r3, [r7, #4]
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
  406440:	2b2f      	cmp	r3, #47	; 0x2f
  406442:	dd02      	ble.n	40644a <service_ecdbg_input+0x62>
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
  406444:	687b      	ldr	r3, [r7, #4]
  406446:	2b39      	cmp	r3, #57	; 0x39
  406448:	dd0b      	ble.n	406462 <service_ecdbg_input+0x7a>
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
  40644a:	687b      	ldr	r3, [r7, #4]
	
	
	if ((rx_char == 0x0d) ||							//carriage return
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
  40644c:	2b40      	cmp	r3, #64	; 0x40
  40644e:	dd02      	ble.n	406456 <service_ecdbg_input+0x6e>
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
  406450:	687b      	ldr	r3, [r7, #4]
  406452:	2b5a      	cmp	r3, #90	; 0x5a
  406454:	dd05      	ble.n	406462 <service_ecdbg_input+0x7a>
		((rx_char >= 0x61) && (rx_char <= 0x7a)))		//lower case alpha
  406456:	687b      	ldr	r3, [r7, #4]
	
	if ((rx_char == 0x0d) ||							//carriage return
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
  406458:	2b60      	cmp	r3, #96	; 0x60
  40645a:	dd1b      	ble.n	406494 <service_ecdbg_input+0xac>
		((rx_char >= 0x61) && (rx_char <= 0x7a)))		//lower case alpha
  40645c:	687b      	ldr	r3, [r7, #4]
  40645e:	2b7a      	cmp	r3, #122	; 0x7a
  406460:	dc18      	bgt.n	406494 <service_ecdbg_input+0xac>
	{
		if (rx_char == 0x50)
  406462:	687b      	ldr	r3, [r7, #4]
  406464:	2b50      	cmp	r3, #80	; 0x50
  406466:	d100      	bne.n	40646a <service_ecdbg_input+0x82>
		{
			return; //TODO: this is kludgey...whenever we print to the debug port we rx a 'P' (0x50), just ignore them for now.
  406468:	e178      	b.n	40675c <service_ecdbg_input+0x374>
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
		((rx_char >= 0x61) && (rx_char <= 0x7a)))		//lower case alpha
	{
		if (rx_char == 0x50)
  40646a:	bf00      	nop
	{
		return;
	}


	cmd[cmdIdx++] = rx_char;
  40646c:	4b78      	ldr	r3, [pc, #480]	; (406650 <service_ecdbg_input+0x268>)
  40646e:	781b      	ldrb	r3, [r3, #0]
  406470:	1c5a      	adds	r2, r3, #1
  406472:	b2d1      	uxtb	r1, r2
  406474:	4a76      	ldr	r2, [pc, #472]	; (406650 <service_ecdbg_input+0x268>)
  406476:	7011      	strb	r1, [r2, #0]
  406478:	461a      	mov	r2, r3
  40647a:	687b      	ldr	r3, [r7, #4]
  40647c:	b2d9      	uxtb	r1, r3
  40647e:	4b75      	ldr	r3, [pc, #468]	; (406654 <service_ecdbg_input+0x26c>)
  406480:	5499      	strb	r1, [r3, r2]
	
	print_ecdbg(&rx_char);
  406482:	1d3b      	adds	r3, r7, #4
  406484:	4618      	mov	r0, r3
  406486:	4b74      	ldr	r3, [pc, #464]	; (406658 <service_ecdbg_input+0x270>)
  406488:	4798      	blx	r3
	if (rx_char == '\r')
  40648a:	687b      	ldr	r3, [r7, #4]
  40648c:	2b0d      	cmp	r3, #13
  40648e:	f040 8165 	bne.w	40675c <service_ecdbg_input+0x374>
  406492:	e000      	b.n	406496 <service_ecdbg_input+0xae>
			return; //TODO: this is kludgey...whenever we print to the debug port we rx a 'P' (0x50), just ignore them for now.
		}
	}
	else
	{
		return;
  406494:	e162      	b.n	40675c <service_ecdbg_input+0x374>
	cmd[cmdIdx++] = rx_char;
	
	print_ecdbg(&rx_char);
	if (rx_char == '\r')
	{ 
		if (cmdIdx == 2)
  406496:	4b6e      	ldr	r3, [pc, #440]	; (406650 <service_ecdbg_input+0x268>)
  406498:	781b      	ldrb	r3, [r3, #0]
  40649a:	2b02      	cmp	r3, #2
  40649c:	f040 80ae 	bne.w	4065fc <service_ecdbg_input+0x214>
		{
			switch(cmd[0])
  4064a0:	4b6c      	ldr	r3, [pc, #432]	; (406654 <service_ecdbg_input+0x26c>)
  4064a2:	781b      	ldrb	r3, [r3, #0]
  4064a4:	3b44      	subs	r3, #68	; 0x44
  4064a6:	2b30      	cmp	r3, #48	; 0x30
  4064a8:	f200 8151 	bhi.w	40674e <service_ecdbg_input+0x366>
  4064ac:	a201      	add	r2, pc, #4	; (adr r2, 4064b4 <service_ecdbg_input+0xcc>)
  4064ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4064b2:	bf00      	nop
  4064b4:	004065b1 	.word	0x004065b1
  4064b8:	0040674f 	.word	0x0040674f
  4064bc:	0040674f 	.word	0x0040674f
  4064c0:	0040674f 	.word	0x0040674f
  4064c4:	00406579 	.word	0x00406579
  4064c8:	0040674f 	.word	0x0040674f
  4064cc:	0040674f 	.word	0x0040674f
  4064d0:	004065df 	.word	0x004065df
  4064d4:	0040674f 	.word	0x0040674f
  4064d8:	0040674f 	.word	0x0040674f
  4064dc:	0040674f 	.word	0x0040674f
  4064e0:	0040674f 	.word	0x0040674f
  4064e4:	0040674f 	.word	0x0040674f
  4064e8:	0040674f 	.word	0x0040674f
  4064ec:	0040674f 	.word	0x0040674f
  4064f0:	004065c9 	.word	0x004065c9
  4064f4:	004065ed 	.word	0x004065ed
  4064f8:	0040674f 	.word	0x0040674f
  4064fc:	0040674f 	.word	0x0040674f
  406500:	0040674f 	.word	0x0040674f
  406504:	0040674f 	.word	0x0040674f
  406508:	0040674f 	.word	0x0040674f
  40650c:	0040674f 	.word	0x0040674f
  406510:	0040674f 	.word	0x0040674f
  406514:	0040674f 	.word	0x0040674f
  406518:	0040674f 	.word	0x0040674f
  40651c:	0040674f 	.word	0x0040674f
  406520:	0040674f 	.word	0x0040674f
  406524:	0040674f 	.word	0x0040674f
  406528:	0040674f 	.word	0x0040674f
  40652c:	0040674f 	.word	0x0040674f
  406530:	0040674f 	.word	0x0040674f
  406534:	004065b1 	.word	0x004065b1
  406538:	0040674f 	.word	0x0040674f
  40653c:	0040674f 	.word	0x0040674f
  406540:	0040674f 	.word	0x0040674f
  406544:	00406579 	.word	0x00406579
  406548:	0040674f 	.word	0x0040674f
  40654c:	0040674f 	.word	0x0040674f
  406550:	004065df 	.word	0x004065df
  406554:	0040674f 	.word	0x0040674f
  406558:	0040674f 	.word	0x0040674f
  40655c:	0040674f 	.word	0x0040674f
  406560:	0040674f 	.word	0x0040674f
  406564:	0040674f 	.word	0x0040674f
  406568:	0040674f 	.word	0x0040674f
  40656c:	0040674f 	.word	0x0040674f
  406570:	004065c9 	.word	0x004065c9
  406574:	004065ed 	.word	0x004065ed
			{
				case 'H':
				case 'h':
					print_ecdbg("\r\n**-----------------**\r\n");
  406578:	4838      	ldr	r0, [pc, #224]	; (40665c <service_ecdbg_input+0x274>)
  40657a:	4b37      	ldr	r3, [pc, #220]	; (406658 <service_ecdbg_input+0x270>)
  40657c:	4798      	blx	r3
					print_ecdbg("  Electroclave HELP\r\n");
  40657e:	4838      	ldr	r0, [pc, #224]	; (406660 <service_ecdbg_input+0x278>)
  406580:	4b35      	ldr	r3, [pc, #212]	; (406658 <service_ecdbg_input+0x270>)
  406582:	4798      	blx	r3
					print_ecdbg("**-----------------**\r\n");
  406584:	4837      	ldr	r0, [pc, #220]	; (406664 <service_ecdbg_input+0x27c>)
  406586:	4b34      	ldr	r3, [pc, #208]	; (406658 <service_ecdbg_input+0x270>)
  406588:	4798      	blx	r3
					print_ecdbg("    H        - This help menu\r\n");
  40658a:	4837      	ldr	r0, [pc, #220]	; (406668 <service_ecdbg_input+0x280>)
  40658c:	4b32      	ldr	r3, [pc, #200]	; (406658 <service_ecdbg_input+0x270>)
  40658e:	4798      	blx	r3
					print_ecdbg("    D        - Show current DTE setting\r\n");
  406590:	4836      	ldr	r0, [pc, #216]	; (40666c <service_ecdbg_input+0x284>)
  406592:	4b31      	ldr	r3, [pc, #196]	; (406658 <service_ecdbg_input+0x270>)
  406594:	4798      	blx	r3
					print_ecdbg("    D  xx    - Change initial DTE to xx minutes where 2 >= xx >= 59.\r\n");
  406596:	4836      	ldr	r0, [pc, #216]	; (406670 <service_ecdbg_input+0x288>)
  406598:	4b2f      	ldr	r3, [pc, #188]	; (406658 <service_ecdbg_input+0x270>)
  40659a:	4798      	blx	r3
					print_ecdbg("    S        - System status\r\n");
  40659c:	4835      	ldr	r0, [pc, #212]	; (406674 <service_ecdbg_input+0x28c>)
  40659e:	4b2e      	ldr	r3, [pc, #184]	; (406658 <service_ecdbg_input+0x270>)
  4065a0:	4798      	blx	r3
					print_ecdbg("**-----------------**\r\n");
  4065a2:	4830      	ldr	r0, [pc, #192]	; (406664 <service_ecdbg_input+0x27c>)
  4065a4:	4b2c      	ldr	r3, [pc, #176]	; (406658 <service_ecdbg_input+0x270>)
  4065a6:	4798      	blx	r3
					print_ecdbg(">");
  4065a8:	4833      	ldr	r0, [pc, #204]	; (406678 <service_ecdbg_input+0x290>)
  4065aa:	4b2b      	ldr	r3, [pc, #172]	; (406658 <service_ecdbg_input+0x270>)
  4065ac:	4798      	blx	r3
					break;
  4065ae:	e024      	b.n	4065fa <service_ecdbg_input+0x212>
				case 'D':
				case 'd':
					print_ecdbg("Initial DTE set to: ");
  4065b0:	4832      	ldr	r0, [pc, #200]	; (40667c <service_ecdbg_input+0x294>)
  4065b2:	4b29      	ldr	r3, [pc, #164]	; (406658 <service_ecdbg_input+0x270>)
  4065b4:	4798      	blx	r3
					print_ecdbg_num(c.initialDTE);
  4065b6:	4b32      	ldr	r3, [pc, #200]	; (406680 <service_ecdbg_input+0x298>)
  4065b8:	781b      	ldrb	r3, [r3, #0]
  4065ba:	4618      	mov	r0, r3
  4065bc:	4b31      	ldr	r3, [pc, #196]	; (406684 <service_ecdbg_input+0x29c>)
  4065be:	4798      	blx	r3
					print_ecdbg(" minutes.\r\n>");
  4065c0:	4831      	ldr	r0, [pc, #196]	; (406688 <service_ecdbg_input+0x2a0>)
  4065c2:	4b25      	ldr	r3, [pc, #148]	; (406658 <service_ecdbg_input+0x270>)
  4065c4:	4798      	blx	r3
					break;
  4065c6:	e018      	b.n	4065fa <service_ecdbg_input+0x212>
				case 'S':
				case 's':
					show_sw_version();
  4065c8:	4b30      	ldr	r3, [pc, #192]	; (40668c <service_ecdbg_input+0x2a4>)
  4065ca:	4798      	blx	r3
					show_chassis_status_info();
  4065cc:	4b30      	ldr	r3, [pc, #192]	; (406690 <service_ecdbg_input+0x2a8>)
  4065ce:	4798      	blx	r3
					show_chassis_sysErr();
  4065d0:	4b30      	ldr	r3, [pc, #192]	; (406694 <service_ecdbg_input+0x2ac>)
  4065d2:	4798      	blx	r3
					show_chassis_all_LED_boards();
  4065d4:	4b30      	ldr	r3, [pc, #192]	; (406698 <service_ecdbg_input+0x2b0>)
  4065d6:	4798      	blx	r3
					show_help_and_prompt();
  4065d8:	4b30      	ldr	r3, [pc, #192]	; (40669c <service_ecdbg_input+0x2b4>)
  4065da:	4798      	blx	r3
					break;
  4065dc:	e00d      	b.n	4065fa <service_ecdbg_input+0x212>
				case 'K':
				case 'k':
					print_ecdbg("Valid Keypad Code\r\n");
  4065de:	4830      	ldr	r0, [pc, #192]	; (4066a0 <service_ecdbg_input+0x2b8>)
  4065e0:	4b1d      	ldr	r3, [pc, #116]	; (406658 <service_ecdbg_input+0x270>)
  4065e2:	4798      	blx	r3
					validKeypadCode = 1;
  4065e4:	4b2f      	ldr	r3, [pc, #188]	; (4066a4 <service_ecdbg_input+0x2bc>)
  4065e6:	2201      	movs	r2, #1
  4065e8:	701a      	strb	r2, [r3, #0]
					break;
  4065ea:	e006      	b.n	4065fa <service_ecdbg_input+0x212>
				case 'T':
				case 't':
					print_ecdbg("Start button pressed\r\n");
  4065ec:	482e      	ldr	r0, [pc, #184]	; (4066a8 <service_ecdbg_input+0x2c0>)
  4065ee:	4b1a      	ldr	r3, [pc, #104]	; (406658 <service_ecdbg_input+0x270>)
  4065f0:	4798      	blx	r3
					startButtonPressed = 1;
  4065f2:	4b2e      	ldr	r3, [pc, #184]	; (4066ac <service_ecdbg_input+0x2c4>)
  4065f4:	2201      	movs	r2, #1
  4065f6:	701a      	strb	r2, [r3, #0]
					break;
  4065f8:	bf00      	nop
  4065fa:	e0a8      	b.n	40674e <service_ecdbg_input+0x366>
			}
		}
		else if (cmd[1] == ' ')
  4065fc:	4b15      	ldr	r3, [pc, #84]	; (406654 <service_ecdbg_input+0x26c>)
  4065fe:	785b      	ldrb	r3, [r3, #1]
  406600:	2b20      	cmp	r3, #32
  406602:	f040 80a4 	bne.w	40674e <service_ecdbg_input+0x366>
		{
			if ((cmd[0] == 'D') || (cmd[0] == 'd'))
  406606:	4b13      	ldr	r3, [pc, #76]	; (406654 <service_ecdbg_input+0x26c>)
  406608:	781b      	ldrb	r3, [r3, #0]
  40660a:	2b44      	cmp	r3, #68	; 0x44
  40660c:	d004      	beq.n	406618 <service_ecdbg_input+0x230>
  40660e:	4b11      	ldr	r3, [pc, #68]	; (406654 <service_ecdbg_input+0x26c>)
  406610:	781b      	ldrb	r3, [r3, #0]
  406612:	2b64      	cmp	r3, #100	; 0x64
  406614:	f040 809b 	bne.w	40674e <service_ecdbg_input+0x366>
			{
				if (cmdIdx == 4)
  406618:	4b0d      	ldr	r3, [pc, #52]	; (406650 <service_ecdbg_input+0x268>)
  40661a:	781b      	ldrb	r3, [r3, #0]
  40661c:	2b04      	cmp	r3, #4
  40661e:	d149      	bne.n	4066b4 <service_ecdbg_input+0x2cc>
				{
					if (isdigit(cmd[2]))
  406620:	4b23      	ldr	r3, [pc, #140]	; (4066b0 <service_ecdbg_input+0x2c8>)
  406622:	681a      	ldr	r2, [r3, #0]
  406624:	4b0b      	ldr	r3, [pc, #44]	; (406654 <service_ecdbg_input+0x26c>)
  406626:	789b      	ldrb	r3, [r3, #2]
  406628:	3301      	adds	r3, #1
  40662a:	4413      	add	r3, r2
  40662c:	781b      	ldrb	r3, [r3, #0]
  40662e:	f003 0304 	and.w	r3, r3, #4
  406632:	2b00      	cmp	r3, #0
  406634:	d06a      	beq.n	40670c <service_ecdbg_input+0x324>
					{
						tmpNewDte = cmd[2] - 0x30;
  406636:	4b07      	ldr	r3, [pc, #28]	; (406654 <service_ecdbg_input+0x26c>)
  406638:	789b      	ldrb	r3, [r3, #2]
  40663a:	3b30      	subs	r3, #48	; 0x30
  40663c:	60fb      	str	r3, [r7, #12]
						tryToChangeDte = 1;
  40663e:	2301      	movs	r3, #1
  406640:	72fb      	strb	r3, [r7, #11]
  406642:	e063      	b.n	40670c <service_ecdbg_input+0x324>
  406644:	40024000 	.word	0x40024000
  406648:	004022b5 	.word	0x004022b5
  40664c:	00402311 	.word	0x00402311
  406650:	204009de 	.word	0x204009de
  406654:	2040183c 	.word	0x2040183c
  406658:	004026b1 	.word	0x004026b1
  40665c:	0040cf3c 	.word	0x0040cf3c
  406660:	0040cf58 	.word	0x0040cf58
  406664:	0040cf70 	.word	0x0040cf70
  406668:	0040cf88 	.word	0x0040cf88
  40666c:	0040cfa8 	.word	0x0040cfa8
  406670:	0040cfd4 	.word	0x0040cfd4
  406674:	0040d01c 	.word	0x0040d01c
  406678:	0040d03c 	.word	0x0040d03c
  40667c:	0040d040 	.word	0x0040d040
  406680:	204016dc 	.word	0x204016dc
  406684:	004046d9 	.word	0x004046d9
  406688:	0040d058 	.word	0x0040d058
  40668c:	00405b5d 	.word	0x00405b5d
  406690:	00405b85 	.word	0x00405b85
  406694:	00405f55 	.word	0x00405f55
  406698:	004062bd 	.word	0x004062bd
  40669c:	004063d5 	.word	0x004063d5
  4066a0:	0040d068 	.word	0x0040d068
  4066a4:	204009d8 	.word	0x204009d8
  4066a8:	0040d07c 	.word	0x0040d07c
  4066ac:	204009d9 	.word	0x204009d9
  4066b0:	20400098 	.word	0x20400098
					}					
				}
				else if (cmdIdx == 5)
  4066b4:	4b2b      	ldr	r3, [pc, #172]	; (406764 <service_ecdbg_input+0x37c>)
  4066b6:	781b      	ldrb	r3, [r3, #0]
  4066b8:	2b05      	cmp	r3, #5
  4066ba:	d127      	bne.n	40670c <service_ecdbg_input+0x324>
				{
					if (isdigit(cmd[2]) && (isdigit(cmd[3])))
  4066bc:	4b2a      	ldr	r3, [pc, #168]	; (406768 <service_ecdbg_input+0x380>)
  4066be:	681a      	ldr	r2, [r3, #0]
  4066c0:	4b2a      	ldr	r3, [pc, #168]	; (40676c <service_ecdbg_input+0x384>)
  4066c2:	789b      	ldrb	r3, [r3, #2]
  4066c4:	3301      	adds	r3, #1
  4066c6:	4413      	add	r3, r2
  4066c8:	781b      	ldrb	r3, [r3, #0]
  4066ca:	f003 0304 	and.w	r3, r3, #4
  4066ce:	2b00      	cmp	r3, #0
  4066d0:	d01c      	beq.n	40670c <service_ecdbg_input+0x324>
  4066d2:	4b25      	ldr	r3, [pc, #148]	; (406768 <service_ecdbg_input+0x380>)
  4066d4:	681a      	ldr	r2, [r3, #0]
  4066d6:	4b25      	ldr	r3, [pc, #148]	; (40676c <service_ecdbg_input+0x384>)
  4066d8:	78db      	ldrb	r3, [r3, #3]
  4066da:	3301      	adds	r3, #1
  4066dc:	4413      	add	r3, r2
  4066de:	781b      	ldrb	r3, [r3, #0]
  4066e0:	f003 0304 	and.w	r3, r3, #4
  4066e4:	2b00      	cmp	r3, #0
  4066e6:	d011      	beq.n	40670c <service_ecdbg_input+0x324>
					{
						tmpNewDte = (cmd[2]-0x30) * 10;
  4066e8:	4b20      	ldr	r3, [pc, #128]	; (40676c <service_ecdbg_input+0x384>)
  4066ea:	789b      	ldrb	r3, [r3, #2]
  4066ec:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4066f0:	4613      	mov	r3, r2
  4066f2:	009b      	lsls	r3, r3, #2
  4066f4:	4413      	add	r3, r2
  4066f6:	005b      	lsls	r3, r3, #1
  4066f8:	60fb      	str	r3, [r7, #12]
						tmpNewDte += (cmd[3] - 0x30);
  4066fa:	4b1c      	ldr	r3, [pc, #112]	; (40676c <service_ecdbg_input+0x384>)
  4066fc:	78db      	ldrb	r3, [r3, #3]
  4066fe:	461a      	mov	r2, r3
  406700:	68fb      	ldr	r3, [r7, #12]
  406702:	4413      	add	r3, r2
  406704:	3b30      	subs	r3, #48	; 0x30
  406706:	60fb      	str	r3, [r7, #12]
						tryToChangeDte = 1;
  406708:	2301      	movs	r3, #1
  40670a:	72fb      	strb	r3, [r7, #11]
					}
				}
				if (tryToChangeDte)
  40670c:	7afb      	ldrb	r3, [r7, #11]
  40670e:	2b00      	cmp	r3, #0
  406710:	d01d      	beq.n	40674e <service_ecdbg_input+0x366>
				{
					if ((tmpNewDte < 60) && (tmpNewDte > 1))
  406712:	68fb      	ldr	r3, [r7, #12]
  406714:	2b3b      	cmp	r3, #59	; 0x3b
  406716:	d814      	bhi.n	406742 <service_ecdbg_input+0x35a>
  406718:	68fb      	ldr	r3, [r7, #12]
  40671a:	2b01      	cmp	r3, #1
  40671c:	d911      	bls.n	406742 <service_ecdbg_input+0x35a>
					{
						print_ecdbg("Initial DTE now set to: ");
  40671e:	4814      	ldr	r0, [pc, #80]	; (406770 <service_ecdbg_input+0x388>)
  406720:	4b14      	ldr	r3, [pc, #80]	; (406774 <service_ecdbg_input+0x38c>)
  406722:	4798      	blx	r3
						print_ecdbg_num(tmpNewDte);
  406724:	68f8      	ldr	r0, [r7, #12]
  406726:	4b14      	ldr	r3, [pc, #80]	; (406778 <service_ecdbg_input+0x390>)
  406728:	4798      	blx	r3
						print_ecdbg("\r\n>");
  40672a:	4814      	ldr	r0, [pc, #80]	; (40677c <service_ecdbg_input+0x394>)
  40672c:	4b11      	ldr	r3, [pc, #68]	; (406774 <service_ecdbg_input+0x38c>)
  40672e:	4798      	blx	r3
						
						c.initialDTE = tmpNewDte;
  406730:	68fb      	ldr	r3, [r7, #12]
  406732:	b2da      	uxtb	r2, r3
  406734:	4b12      	ldr	r3, [pc, #72]	; (406780 <service_ecdbg_input+0x398>)
  406736:	701a      	strb	r2, [r3, #0]
						
						store_config();
  406738:	4b12      	ldr	r3, [pc, #72]	; (406784 <service_ecdbg_input+0x39c>)
  40673a:	4798      	blx	r3
						store_config(); //do this twice to store it in both buffers to make extra sure we got it
  40673c:	4b11      	ldr	r3, [pc, #68]	; (406784 <service_ecdbg_input+0x39c>)
  40673e:	4798      	blx	r3
  406740:	e005      	b.n	40674e <service_ecdbg_input+0x366>
						
					}
					else
					{
						print_ecdbg("Error. Initial DTE not modified. \r\n");
  406742:	4811      	ldr	r0, [pc, #68]	; (406788 <service_ecdbg_input+0x3a0>)
  406744:	4b0b      	ldr	r3, [pc, #44]	; (406774 <service_ecdbg_input+0x38c>)
  406746:	4798      	blx	r3
						print_ecdbg("Must be a value between 2 and 59.\r\n>");
  406748:	4810      	ldr	r0, [pc, #64]	; (40678c <service_ecdbg_input+0x3a4>)
  40674a:	4b0a      	ldr	r3, [pc, #40]	; (406774 <service_ecdbg_input+0x38c>)
  40674c:	4798      	blx	r3
				}
			}
		}
		
		// Add a LF and consider this as the end of the line.
		print_ecdbg("\r\n>");
  40674e:	480b      	ldr	r0, [pc, #44]	; (40677c <service_ecdbg_input+0x394>)
  406750:	4b08      	ldr	r3, [pc, #32]	; (406774 <service_ecdbg_input+0x38c>)
  406752:	4798      	blx	r3
		cmdIdx = 0;
  406754:	4b03      	ldr	r3, [pc, #12]	; (406764 <service_ecdbg_input+0x37c>)
  406756:	2200      	movs	r2, #0
  406758:	701a      	strb	r2, [r3, #0]
		return;
  40675a:	bf00      	nop
	}
}
  40675c:	3710      	adds	r7, #16
  40675e:	46bd      	mov	sp, r7
  406760:	bd80      	pop	{r7, pc}
  406762:	bf00      	nop
  406764:	204009de 	.word	0x204009de
  406768:	20400098 	.word	0x20400098
  40676c:	2040183c 	.word	0x2040183c
  406770:	0040d094 	.word	0x0040d094
  406774:	004026b1 	.word	0x004026b1
  406778:	004046d9 	.word	0x004046d9
  40677c:	0040d0b0 	.word	0x0040d0b0
  406780:	204016dc 	.word	0x204016dc
  406784:	00405689 	.word	0x00405689
  406788:	0040d0b4 	.word	0x0040d0b4
  40678c:	0040d0d8 	.word	0x0040d0d8

00406790 <main>:


/*! \brief Main File Section:
 *          - Initialization (CPU, TWI, Usart,...)
 */
int main(void){
  406790:	b590      	push	{r4, r7, lr}
  406792:	b09b      	sub	sp, #108	; 0x6c
  406794:	af00      	add	r7, sp, #0
	static unsigned char displayIdx = 0;
	char mainStr[80];
	uint8_t kpbResult;
	
	/* Initialize the SAM system. */
	sysclk_init();
  406796:	4b92      	ldr	r3, [pc, #584]	; (4069e0 <main+0x250>)
  406798:	4798      	blx	r3
	board_init();
  40679a:	4b92      	ldr	r3, [pc, #584]	; (4069e4 <main+0x254>)
  40679c:	4798      	blx	r3

	init_io();
  40679e:	4b92      	ldr	r3, [pc, #584]	; (4069e8 <main+0x258>)
  4067a0:	4798      	blx	r3
	
	/* 1ms tick. */
	configure_systick();
  4067a2:	4b92      	ldr	r3, [pc, #584]	; (4069ec <main+0x25c>)
  4067a4:	4798      	blx	r3

	/* Configure UART for blue scrolling display */
	configure_console();
  4067a6:	4b92      	ldr	r3, [pc, #584]	; (4069f0 <main+0x260>)
  4067a8:	4798      	blx	r3

	/* Configure USART. */
	configure_usart();
  4067aa:	4b92      	ldr	r3, [pc, #584]	; (4069f4 <main+0x264>)
  4067ac:	4798      	blx	r3

	init_sysErr();
  4067ae:	4b92      	ldr	r3, [pc, #584]	; (4069f8 <main+0x268>)
  4067b0:	4798      	blx	r3
	
	init_shelf_n_ledBrd_structs();
  4067b2:	4b92      	ldr	r3, [pc, #584]	; (4069fc <main+0x26c>)
  4067b4:	4798      	blx	r3
	read_led_board_serial_ids();
  4067b6:	4b92      	ldr	r3, [pc, #584]	; (406a00 <main+0x270>)
  4067b8:	4798      	blx	r3

	/*
	 * Enable transmitter here, and disable receiver first, to avoid receiving
	 * characters sent by itself. It's necessary for half duplex RS485.
	 */
	usart_enable_tx(BOARD_USART);
  4067ba:	4892      	ldr	r0, [pc, #584]	; (406a04 <main+0x274>)
  4067bc:	4b92      	ldr	r3, [pc, #584]	; (406a08 <main+0x278>)
  4067be:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
  4067c0:	4890      	ldr	r0, [pc, #576]	; (406a04 <main+0x274>)
  4067c2:	4b92      	ldr	r3, [pc, #584]	; (406a0c <main+0x27c>)
  4067c4:	4798      	blx	r3

	show_sw_version();
  4067c6:	4b92      	ldr	r3, [pc, #584]	; (406a10 <main+0x280>)
  4067c8:	4798      	blx	r3

	// Print Startup Message
	display_text(IDX_READY);
  4067ca:	2000      	movs	r0, #0
  4067cc:	4b91      	ldr	r3, [pc, #580]	; (406a14 <main+0x284>)
  4067ce:	4798      	blx	r3
	
	ioport_set_pin_level(ECLAVE_LED_OEn, IOPORT_PIN_LEVEL_HIGH); //make sure outputs are disabled at the chip level
  4067d0:	2001      	movs	r0, #1
  4067d2:	2101      	movs	r1, #1
  4067d4:	4b90      	ldr	r3, [pc, #576]	; (406a18 <main+0x288>)
  4067d6:	4798      	blx	r3

	
	init_led_board_info();
  4067d8:	4b90      	ldr	r3, [pc, #576]	; (406a1c <main+0x28c>)
  4067da:	4798      	blx	r3

	twi_init();
  4067dc:	4b90      	ldr	r3, [pc, #576]	; (406a20 <main+0x290>)
  4067de:	4798      	blx	r3
	PCA9952_init();
  4067e0:	4b90      	ldr	r3, [pc, #576]	; (406a24 <main+0x294>)
  4067e2:	4798      	blx	r3
	test_led_driver_channels();
  4067e4:	4b90      	ldr	r3, [pc, #576]	; (406a28 <main+0x298>)
  4067e6:	4798      	blx	r3


	show_chassis_status_info();
  4067e8:	4b90      	ldr	r3, [pc, #576]	; (406a2c <main+0x29c>)
  4067ea:	4798      	blx	r3
	show_chassis_sysErr();
  4067ec:	4b90      	ldr	r3, [pc, #576]	; (406a30 <main+0x2a0>)
  4067ee:	4798      	blx	r3
	show_chassis_all_LED_boards();
  4067f0:	4b90      	ldr	r3, [pc, #576]	; (406a34 <main+0x2a4>)
  4067f2:	4798      	blx	r3
	show_help_and_prompt();
  4067f4:	4b90      	ldr	r3, [pc, #576]	; (406a38 <main+0x2a8>)
  4067f6:	4798      	blx	r3
	
	ioport_set_pin_level(ECLAVE_LED_OEn, IOPORT_PIN_LEVEL_LOW); //...and we are live!
  4067f8:	2001      	movs	r0, #1
  4067fa:	2100      	movs	r1, #0
  4067fc:	4b86      	ldr	r3, [pc, #536]	; (406a18 <main+0x288>)
  4067fe:	4798      	blx	r3
	ioport_set_pin_level(ECLAVE_PSUPPLY_ONn, IOPORT_PIN_LEVEL_LOW);
  406800:	2002      	movs	r0, #2
  406802:	2100      	movs	r1, #0
  406804:	4b84      	ldr	r3, [pc, #528]	; (406a18 <main+0x288>)
  406806:	4798      	blx	r3


	init_pwm();
  406808:	4b8c      	ldr	r3, [pc, #560]	; (406a3c <main+0x2ac>)
  40680a:	4798      	blx	r3
	
	init_adc();
  40680c:	4b8c      	ldr	r3, [pc, #560]	; (406a40 <main+0x2b0>)
  40680e:	4798      	blx	r3
	
	controls.buzzer_enable = 0;
  406810:	4b8c      	ldr	r3, [pc, #560]	; (406a44 <main+0x2b4>)
  406812:	2200      	movs	r2, #0
  406814:	70da      	strb	r2, [r3, #3]
	pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL); //for the love of christ turn this off
  406816:	488c      	ldr	r0, [pc, #560]	; (406a48 <main+0x2b8>)
  406818:	2100      	movs	r1, #0
  40681a:	4b8c      	ldr	r3, [pc, #560]	; (406a4c <main+0x2bc>)
  40681c:	4798      	blx	r3

	start_timer(TMR_DEBUG, ((1*SECONDS)/2));
  40681e:	2000      	movs	r0, #0
  406820:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
  406824:	4b8a      	ldr	r3, [pc, #552]	; (406a50 <main+0x2c0>)
  406826:	4798      	blx	r3


	// Main loop
	while (true) 
	{
		switch(electroclaveState)
  406828:	4b8a      	ldr	r3, [pc, #552]	; (406a54 <main+0x2c4>)
  40682a:	781b      	ldrb	r3, [r3, #0]
  40682c:	2b09      	cmp	r3, #9
  40682e:	f200 839f 	bhi.w	406f70 <main+0x7e0>
  406832:	a201      	add	r2, pc, #4	; (adr r2, 406838 <main+0xa8>)
  406834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406838:	00406861 	.word	0x00406861
  40683c:	0040689f 	.word	0x0040689f
  406840:	0040690f 	.word	0x0040690f
  406844:	00406951 	.word	0x00406951
  406848:	004069cd 	.word	0x004069cd
  40684c:	00406b63 	.word	0x00406b63
  406850:	00406c65 	.word	0x00406c65
  406854:	00406c83 	.word	0x00406c83
  406858:	00406ca5 	.word	0x00406ca5
  40685c:	00406f45 	.word	0x00406f45
					display_text(IDX_READY);
					electroclaveState = STATE_DOOR_LATCHED;
					firstDoorOpenSinceIdle = 1;
				}
#endif //EC1 25feb16
				if ((kpbResult = process_kpb()) == KPB_VALID)
  406860:	4b7d      	ldr	r3, [pc, #500]	; (406a58 <main+0x2c8>)
  406862:	4798      	blx	r3
  406864:	4603      	mov	r3, r0
  406866:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  40686a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  40686e:	2b01      	cmp	r3, #1
  406870:	d114      	bne.n	40689c <main+0x10c>
//jsi debug 25feb16 temporarily leave this out to debug the rest of the state machine				if (validKeypadCode)
				{
					controls.solenoid_enable = true;
  406872:	4b74      	ldr	r3, [pc, #464]	; (406a44 <main+0x2b4>)
  406874:	2201      	movs	r2, #1
  406876:	721a      	strb	r2, [r3, #8]
					start_timer(TMR_DOOR_OPEN, (15 * SECONDS)); //TODO: change to 2 minutes for real product
  406878:	2007      	movs	r0, #7
  40687a:	f643 2198 	movw	r1, #15000	; 0x3a98
  40687e:	4b74      	ldr	r3, [pc, #464]	; (406a50 <main+0x2c0>)
  406880:	4798      	blx	r3
					electroclaveState = STATE_DOOR_OPEN;
  406882:	4b74      	ldr	r3, [pc, #464]	; (406a54 <main+0x2c4>)
  406884:	2201      	movs	r2, #1
  406886:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_DOOR_OPEN\r\n");
  406888:	4874      	ldr	r0, [pc, #464]	; (406a5c <main+0x2cc>)
  40688a:	4b75      	ldr	r3, [pc, #468]	; (406a60 <main+0x2d0>)
  40688c:	4798      	blx	r3
					validKeypadCode = 0; //jsi 25feb16 debug
  40688e:	4b75      	ldr	r3, [pc, #468]	; (406a64 <main+0x2d4>)
  406890:	2200      	movs	r2, #0
  406892:	701a      	strb	r2, [r3, #0]
					firstTimeSinceDoorLatched = 1;
  406894:	4b74      	ldr	r3, [pc, #464]	; (406a68 <main+0x2d8>)
  406896:	2201      	movs	r2, #1
  406898:	701a      	strb	r2, [r3, #0]
				}
				break;
  40689a:	e369      	b.n	406f70 <main+0x7e0>
  40689c:	e368      	b.n	406f70 <main+0x7e0>
				
			case STATE_DOOR_OPEN:
				if (timer_done(TMR_DOOR_OPEN))
  40689e:	2007      	movs	r0, #7
  4068a0:	4b72      	ldr	r3, [pc, #456]	; (406a6c <main+0x2dc>)
  4068a2:	4798      	blx	r3
  4068a4:	4603      	mov	r3, r0
  4068a6:	2b00      	cmp	r3, #0
  4068a8:	d008      	beq.n	4068bc <main+0x12c>
				{
					controls.buzzer_enable = true;
  4068aa:	4b66      	ldr	r3, [pc, #408]	; (406a44 <main+0x2b4>)
  4068ac:	2201      	movs	r2, #1
  4068ae:	70da      	strb	r2, [r3, #3]
					electroclaveState = STATE_DOOR_AJAR;
  4068b0:	4b68      	ldr	r3, [pc, #416]	; (406a54 <main+0x2c4>)
  4068b2:	2202      	movs	r2, #2
  4068b4:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_DOOR_AJAR\r\n");
  4068b6:	486e      	ldr	r0, [pc, #440]	; (406a70 <main+0x2e0>)
  4068b8:	4b69      	ldr	r3, [pc, #420]	; (406a60 <main+0x2d0>)
  4068ba:	4798      	blx	r3

				}
				if (((kpbResult = scan_keypad()) == KEYPAD_START) && EC_DOOR_LATCHED)
  4068bc:	4b6d      	ldr	r3, [pc, #436]	; (406a74 <main+0x2e4>)
  4068be:	4798      	blx	r3
  4068c0:	4603      	mov	r3, r0
  4068c2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  4068c6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  4068ca:	2b1d      	cmp	r3, #29
  4068cc:	d11e      	bne.n	40690c <main+0x17c>
  4068ce:	204d      	movs	r0, #77	; 0x4d
  4068d0:	4b69      	ldr	r3, [pc, #420]	; (406a78 <main+0x2e8>)
  4068d2:	4798      	blx	r3
  4068d4:	4603      	mov	r3, r0
  4068d6:	f083 0301 	eor.w	r3, r3, #1
  4068da:	b2db      	uxtb	r3, r3
  4068dc:	2b00      	cmp	r3, #0
  4068de:	d015      	beq.n	40690c <main+0x17c>
  4068e0:	204e      	movs	r0, #78	; 0x4e
  4068e2:	4b65      	ldr	r3, [pc, #404]	; (406a78 <main+0x2e8>)
  4068e4:	4798      	blx	r3
  4068e6:	4603      	mov	r3, r0
  4068e8:	f083 0301 	eor.w	r3, r3, #1
  4068ec:	b2db      	uxtb	r3, r3
  4068ee:	2b00      	cmp	r3, #0
  4068f0:	d00c      	beq.n	40690c <main+0x17c>
//jsi 25feb16 debug				if (startButtonPressed)
				{
					end_timer(TMR_DOOR_OPEN);
  4068f2:	2007      	movs	r0, #7
  4068f4:	4b61      	ldr	r3, [pc, #388]	; (406a7c <main+0x2ec>)
  4068f6:	4798      	blx	r3
					electroclaveState = STATE_DOOR_LATCHED;
  4068f8:	4b56      	ldr	r3, [pc, #344]	; (406a54 <main+0x2c4>)
  4068fa:	2203      	movs	r2, #3
  4068fc:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_DOOR_LATCHED\r\n");
  4068fe:	4860      	ldr	r0, [pc, #384]	; (406a80 <main+0x2f0>)
  406900:	4b57      	ldr	r3, [pc, #348]	; (406a60 <main+0x2d0>)
  406902:	4798      	blx	r3
					startButtonPressed = 0; //jsi 25feb16 debug
  406904:	4b5f      	ldr	r3, [pc, #380]	; (406a84 <main+0x2f4>)
  406906:	2200      	movs	r2, #0
  406908:	701a      	strb	r2, [r3, #0]
				}
				break;
  40690a:	e331      	b.n	406f70 <main+0x7e0>
  40690c:	e330      	b.n	406f70 <main+0x7e0>
			
			case STATE_DOOR_AJAR:
				if (EC_DOOR_LATCHED)
  40690e:	204d      	movs	r0, #77	; 0x4d
  406910:	4b59      	ldr	r3, [pc, #356]	; (406a78 <main+0x2e8>)
  406912:	4798      	blx	r3
  406914:	4603      	mov	r3, r0
  406916:	f083 0301 	eor.w	r3, r3, #1
  40691a:	b2db      	uxtb	r3, r3
  40691c:	2b00      	cmp	r3, #0
  40691e:	d016      	beq.n	40694e <main+0x1be>
  406920:	204e      	movs	r0, #78	; 0x4e
  406922:	4b55      	ldr	r3, [pc, #340]	; (406a78 <main+0x2e8>)
  406924:	4798      	blx	r3
  406926:	4603      	mov	r3, r0
  406928:	f083 0301 	eor.w	r3, r3, #1
  40692c:	b2db      	uxtb	r3, r3
  40692e:	2b00      	cmp	r3, #0
  406930:	d00d      	beq.n	40694e <main+0x1be>
				{
					controls.buzzer_enable = false;
  406932:	4b44      	ldr	r3, [pc, #272]	; (406a44 <main+0x2b4>)
  406934:	2200      	movs	r2, #0
  406936:	70da      	strb	r2, [r3, #3]
					pwm_channel_disable(PWM0, PIN_PWM_LED0_CHANNEL);
  406938:	4843      	ldr	r0, [pc, #268]	; (406a48 <main+0x2b8>)
  40693a:	2100      	movs	r1, #0
  40693c:	4b43      	ldr	r3, [pc, #268]	; (406a4c <main+0x2bc>)
  40693e:	4798      	blx	r3
					electroclaveState = STATE_EC_IDLE;
  406940:	4b44      	ldr	r3, [pc, #272]	; (406a54 <main+0x2c4>)
  406942:	2200      	movs	r2, #0
  406944:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_EC_IDLE\r\n");
  406946:	4850      	ldr	r0, [pc, #320]	; (406a88 <main+0x2f8>)
  406948:	4b45      	ldr	r3, [pc, #276]	; (406a60 <main+0x2d0>)
  40694a:	4798      	blx	r3
				}
				break;				
  40694c:	e310      	b.n	406f70 <main+0x7e0>
  40694e:	e30f      	b.n	406f70 <main+0x7e0>
					print_ecdbg("Valid keypad code detected\r\n");
					electroclaveState = STATE_VALID_KEYPAD_CODE;
					validKeypadCode = 0; //reset
				}
#endif //EC1 25feb16
				if (firstTimeSinceDoorLatched)
  406950:	4b45      	ldr	r3, [pc, #276]	; (406a68 <main+0x2d8>)
  406952:	781b      	ldrb	r3, [r3, #0]
  406954:	2b00      	cmp	r3, #0
  406956:	d008      	beq.n	40696a <main+0x1da>
				{
					check_led_brd_side_lifetimes();
  406958:	4b4c      	ldr	r3, [pc, #304]	; (406a8c <main+0x2fc>)
  40695a:	4798      	blx	r3
					check_shelves_for_devices();
  40695c:	4b4c      	ldr	r3, [pc, #304]	; (406a90 <main+0x300>)
  40695e:	4798      	blx	r3
					set_shelves_active_inactive();
  406960:	4b4c      	ldr	r3, [pc, #304]	; (406a94 <main+0x304>)
  406962:	4798      	blx	r3
				
					firstTimeSinceDoorLatched = 0;
  406964:	4b40      	ldr	r3, [pc, #256]	; (406a68 <main+0x2d8>)
  406966:	2200      	movs	r2, #0
  406968:	701a      	strb	r2, [r3, #0]
				}

				if (num_active_shelves() != 0) {
  40696a:	4b4b      	ldr	r3, [pc, #300]	; (406a98 <main+0x308>)
  40696c:	4798      	blx	r3
  40696e:	4603      	mov	r3, r0
  406970:	2b00      	cmp	r3, #0
  406972:	d011      	beq.n	406998 <main+0x208>
					electroclaveState = STATE_START_SANITIZE;
  406974:	4b37      	ldr	r3, [pc, #220]	; (406a54 <main+0x2c4>)
  406976:	2204      	movs	r2, #4
  406978:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_START_SANITIZE\r\n");
  40697a:	4848      	ldr	r0, [pc, #288]	; (406a9c <main+0x30c>)
  40697c:	4b38      	ldr	r3, [pc, #224]	; (406a60 <main+0x2d0>)
  40697e:	4798      	blx	r3
					print_ecdbg("Sanitizing\r\n");
  406980:	4847      	ldr	r0, [pc, #284]	; (406aa0 <main+0x310>)
  406982:	4b37      	ldr	r3, [pc, #220]	; (406a60 <main+0x2d0>)
  406984:	4798      	blx	r3
					//13jun15					display_text(IDX_CLEAR);
					//13jun15					cpu_delay_ms(500, EC_CPU_CLOCK_FREQ);
					display_text(IDX_CLEANING);
  406986:	2002      	movs	r0, #2
  406988:	4b22      	ldr	r3, [pc, #136]	; (406a14 <main+0x284>)
  40698a:	4798      	blx	r3
					start_timer(TMR_DISPLAY, (8 * SECONDS));
  40698c:	2001      	movs	r0, #1
  40698e:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  406992:	4b2f      	ldr	r3, [pc, #188]	; (406a50 <main+0x2c0>)
  406994:	4798      	blx	r3
  406996:	e018      	b.n	4069ca <main+0x23a>
				}
				else if (num_present_shelves() != 0){
  406998:	4b42      	ldr	r3, [pc, #264]	; (406aa4 <main+0x314>)
  40699a:	4798      	blx	r3
  40699c:	4603      	mov	r3, r0
  40699e:	2b00      	cmp	r3, #0
  4069a0:	d00c      	beq.n	4069bc <main+0x22c>
					electroclaveState = STATE_EC_IDLE;
  4069a2:	4b2c      	ldr	r3, [pc, #176]	; (406a54 <main+0x2c4>)
  4069a4:	2200      	movs	r2, #0
  4069a6:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_EC_IDLE\r\n");
  4069a8:	4837      	ldr	r0, [pc, #220]	; (406a88 <main+0x2f8>)
  4069aa:	4b2d      	ldr	r3, [pc, #180]	; (406a60 <main+0x2d0>)
  4069ac:	4798      	blx	r3
					print_ecdbg("At least one shelf is present, but no devices to be cleaned.\r\n");
  4069ae:	483e      	ldr	r0, [pc, #248]	; (406aa8 <main+0x318>)
  4069b0:	4b2b      	ldr	r3, [pc, #172]	; (406a60 <main+0x2d0>)
  4069b2:	4798      	blx	r3
					display_text(IDX_READY);
  4069b4:	2000      	movs	r0, #0
  4069b6:	4b17      	ldr	r3, [pc, #92]	; (406a14 <main+0x284>)
  4069b8:	4798      	blx	r3
  4069ba:	e006      	b.n	4069ca <main+0x23a>
				}
				else
				{
					//DEBUG 24jun15 need to function even with these errors for demo purposes					electroclaveState = STATE_CHASSIS_ERROR;
					print_ecdbg("No shelves, or shelves are past lifetime\r\n");
  4069bc:	483b      	ldr	r0, [pc, #236]	; (406aac <main+0x31c>)
  4069be:	4b28      	ldr	r3, [pc, #160]	; (406a60 <main+0x2d0>)
  4069c0:	4798      	blx	r3
					display_text(IDX_ERROR);
  4069c2:	2004      	movs	r0, #4
  4069c4:	4b13      	ldr	r3, [pc, #76]	; (406a14 <main+0x284>)
  4069c6:	4798      	blx	r3
				}
				break;
  4069c8:	e2d2      	b.n	406f70 <main+0x7e0>
  4069ca:	e2d1      	b.n	406f70 <main+0x7e0>
				
			case STATE_START_SANITIZE:
//13jun15				display_text(IDX_CLEAR);
//13jun15				cpu_delay_ms(500, EC_CPU_CLOCK_FREQ); //half second TODO: figure out why this is here and get rid of it, don't like to just hang for no reason, especially when we need to be monitoring the door latch
				
				displayIdx = 0xFF; //this means not assigned yet
  4069cc:	4b38      	ldr	r3, [pc, #224]	; (406ab0 <main+0x320>)
  4069ce:	22ff      	movs	r2, #255	; 0xff
  4069d0:	701a      	strb	r2, [r3, #0]
				sanitizeMinutes = 0;
  4069d2:	4b38      	ldr	r3, [pc, #224]	; (406ab4 <main+0x324>)
  4069d4:	2200      	movs	r2, #0
  4069d6:	601a      	str	r2, [r3, #0]
				for (int i = 0; i<NUM_SHELVES; i++) {
  4069d8:	2300      	movs	r3, #0
  4069da:	667b      	str	r3, [r7, #100]	; 0x64
  4069dc:	e099      	b.n	406b12 <main+0x382>
  4069de:	bf00      	nop
  4069e0:	00400491 	.word	0x00400491
  4069e4:	00400a6d 	.word	0x00400a6d
  4069e8:	00404679 	.word	0x00404679
  4069ec:	00403cc9 	.word	0x00403cc9
  4069f0:	00403d0d 	.word	0x00403d0d
  4069f4:	00403c49 	.word	0x00403c49
  4069f8:	00404579 	.word	0x00404579
  4069fc:	00405865 	.word	0x00405865
  406a00:	0040470d 	.word	0x0040470d
  406a04:	40024000 	.word	0x40024000
  406a08:	00402189 	.word	0x00402189
  406a0c:	004021d5 	.word	0x004021d5
  406a10:	00405b5d 	.word	0x00405b5d
  406a14:	00404591 	.word	0x00404591
  406a18:	004041f9 	.word	0x004041f9
  406a1c:	00405ab9 	.word	0x00405ab9
  406a20:	00403da9 	.word	0x00403da9
  406a24:	004027dd 	.word	0x004027dd
  406a28:	00404f01 	.word	0x00404f01
  406a2c:	00405b85 	.word	0x00405b85
  406a30:	00405f55 	.word	0x00405f55
  406a34:	004062bd 	.word	0x004062bd
  406a38:	004063d5 	.word	0x004063d5
  406a3c:	00403fa9 	.word	0x00403fa9
  406a40:	00403e3d 	.word	0x00403e3d
  406a44:	20400b54 	.word	0x20400b54
  406a48:	40020000 	.word	0x40020000
  406a4c:	00401ba5 	.word	0x00401ba5
  406a50:	0040320d 	.word	0x0040320d
  406a54:	204009c2 	.word	0x204009c2
  406a58:	00404491 	.word	0x00404491
  406a5c:	0040d100 	.word	0x0040d100
  406a60:	004026b1 	.word	0x004026b1
  406a64:	204009d8 	.word	0x204009d8
  406a68:	204009c0 	.word	0x204009c0
  406a6c:	00403315 	.word	0x00403315
  406a70:	0040d114 	.word	0x0040d114
  406a74:	00404321 	.word	0x00404321
  406a78:	00404265 	.word	0x00404265
  406a7c:	00403351 	.word	0x00403351
  406a80:	0040d128 	.word	0x0040d128
  406a84:	204009d9 	.word	0x204009d9
  406a88:	0040d140 	.word	0x0040d140
  406a8c:	004049f1 	.word	0x004049f1
  406a90:	00404cfd 	.word	0x00404cfd
  406a94:	004050ed 	.word	0x004050ed
  406a98:	00405269 	.word	0x00405269
  406a9c:	0040d150 	.word	0x0040d150
  406aa0:	0040d168 	.word	0x0040d168
  406aa4:	00405281 	.word	0x00405281
  406aa8:	0040d178 	.word	0x0040d178
  406aac:	0040d1b8 	.word	0x0040d1b8
  406ab0:	204009df 	.word	0x204009df
  406ab4:	204016b8 	.word	0x204016b8
					if (shelf[i].active == SHELF_ACTIVE) {
  406ab8:	4998      	ldr	r1, [pc, #608]	; (406d1c <main+0x58c>)
  406aba:	6e7a      	ldr	r2, [r7, #100]	; 0x64
  406abc:	4613      	mov	r3, r2
  406abe:	009b      	lsls	r3, r3, #2
  406ac0:	4413      	add	r3, r2
  406ac2:	440b      	add	r3, r1
  406ac4:	781b      	ldrb	r3, [r3, #0]
  406ac6:	2b01      	cmp	r3, #1
  406ac8:	d120      	bne.n	406b0c <main+0x37c>
						tmpSanitizeMinutes = calc_sanitize_time(i);
  406aca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  406acc:	b2db      	uxtb	r3, r3
  406ace:	4618      	mov	r0, r3
  406ad0:	4b93      	ldr	r3, [pc, #588]	; (406d20 <main+0x590>)
  406ad2:	4798      	blx	r3
  406ad4:	4603      	mov	r3, r0
  406ad6:	461a      	mov	r2, r3
  406ad8:	4b92      	ldr	r3, [pc, #584]	; (406d24 <main+0x594>)
  406ada:	601a      	str	r2, [r3, #0]
						
						if (tmpSanitizeMinutes > sanitizeMinutes)
  406adc:	4b91      	ldr	r3, [pc, #580]	; (406d24 <main+0x594>)
  406ade:	681a      	ldr	r2, [r3, #0]
  406ae0:	4b91      	ldr	r3, [pc, #580]	; (406d28 <main+0x598>)
  406ae2:	681b      	ldr	r3, [r3, #0]
  406ae4:	429a      	cmp	r2, r3
  406ae6:	d903      	bls.n	406af0 <main+0x360>
						{
							sanitizeMinutes = tmpSanitizeMinutes;
  406ae8:	4b8e      	ldr	r3, [pc, #568]	; (406d24 <main+0x594>)
  406aea:	681b      	ldr	r3, [r3, #0]
  406aec:	4a8e      	ldr	r2, [pc, #568]	; (406d28 <main+0x598>)
  406aee:	6013      	str	r3, [r2, #0]
						}
						
						led_shelf(i, LED_ON);
  406af0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  406af2:	b2db      	uxtb	r3, r3
  406af4:	4618      	mov	r0, r3
  406af6:	2101      	movs	r1, #1
  406af8:	4b8c      	ldr	r3, [pc, #560]	; (406d2c <main+0x59c>)
  406afa:	4798      	blx	r3
						
						if (displayIdx == 0xFF)
  406afc:	4b8c      	ldr	r3, [pc, #560]	; (406d30 <main+0x5a0>)
  406afe:	781b      	ldrb	r3, [r3, #0]
  406b00:	2bff      	cmp	r3, #255	; 0xff
  406b02:	d103      	bne.n	406b0c <main+0x37c>
						{
							displayIdx = i; //set this to the first active shelf if this is the first active shelf encountered
  406b04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  406b06:	b2da      	uxtb	r2, r3
  406b08:	4b89      	ldr	r3, [pc, #548]	; (406d30 <main+0x5a0>)
  406b0a:	701a      	strb	r2, [r3, #0]
//13jun15				display_text(IDX_CLEAR);
//13jun15				cpu_delay_ms(500, EC_CPU_CLOCK_FREQ); //half second TODO: figure out why this is here and get rid of it, don't like to just hang for no reason, especially when we need to be monitoring the door latch
				
				displayIdx = 0xFF; //this means not assigned yet
				sanitizeMinutes = 0;
				for (int i = 0; i<NUM_SHELVES; i++) {
  406b0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  406b0e:	3301      	adds	r3, #1
  406b10:	667b      	str	r3, [r7, #100]	; 0x64
  406b12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  406b14:	2b03      	cmp	r3, #3
  406b16:	ddcf      	ble.n	406ab8 <main+0x328>
					}
				}
				
				
//16jan16 #if 0 //DEBUG: set this to seconds not minutes so we can debug this logic faster 11may15
				start_timer(TMR_SANITIZE, (sanitizeMinutes*MINUTES));
  406b18:	4b83      	ldr	r3, [pc, #524]	; (406d28 <main+0x598>)
  406b1a:	681b      	ldr	r3, [r3, #0]
  406b1c:	f64e 2260 	movw	r2, #60000	; 0xea60
  406b20:	fb02 f303 	mul.w	r3, r2, r3
  406b24:	2002      	movs	r0, #2
  406b26:	4619      	mov	r1, r3
  406b28:	4b82      	ldr	r3, [pc, #520]	; (406d34 <main+0x5a4>)
  406b2a:	4798      	blx	r3
//16jan16 #endif
//16jan16 we really want minutes right now				cpu_set_timeout((sanitizeMinutes * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &sanitizeTimer); //DEBUG take this out when done debugging logic, put it back to minutes 11may15
				
				sprintf(mainStr, "sanitizeMinutes: %ld tmpSanitizeMinutes: %ld\r\n", sanitizeMinutes, tmpSanitizeMinutes);
  406b2c:	4b7e      	ldr	r3, [pc, #504]	; (406d28 <main+0x598>)
  406b2e:	681a      	ldr	r2, [r3, #0]
  406b30:	4b7c      	ldr	r3, [pc, #496]	; (406d24 <main+0x594>)
  406b32:	681b      	ldr	r3, [r3, #0]
  406b34:	1d39      	adds	r1, r7, #4
  406b36:	4608      	mov	r0, r1
  406b38:	497f      	ldr	r1, [pc, #508]	; (406d38 <main+0x5a8>)
  406b3a:	4c80      	ldr	r4, [pc, #512]	; (406d3c <main+0x5ac>)
  406b3c:	47a0      	blx	r4
				print_ecdbg(mainStr);
  406b3e:	1d3b      	adds	r3, r7, #4
  406b40:	4618      	mov	r0, r3
  406b42:	4b7f      	ldr	r3, [pc, #508]	; (406d40 <main+0x5b0>)
  406b44:	4798      	blx	r3


				inc_sanCycles();
  406b46:	4b7f      	ldr	r3, [pc, #508]	; (406d44 <main+0x5b4>)
  406b48:	4798      	blx	r3

				
//DEBUG 11may15 do this once per second for debug				cpu_set_timeout((60 * cpu_ms_2_cy(1000,EC_CPU_CLOCK_FREQ)), &oneMinuteTimer); //one minute for the usage statistics
				start_timer(TMR_ONE_MINUTE, (1*SECONDS)); //once per second for debug
  406b4a:	2003      	movs	r0, #3
  406b4c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  406b50:	4b78      	ldr	r3, [pc, #480]	; (406d34 <main+0x5a4>)
  406b52:	4798      	blx	r3
				electroclaveState = STATE_SANITIZE;
  406b54:	4b7c      	ldr	r3, [pc, #496]	; (406d48 <main+0x5b8>)
  406b56:	2205      	movs	r2, #5
  406b58:	701a      	strb	r2, [r3, #0]
				print_ecdbg("STATE_SANITIZE\r\n");
  406b5a:	487c      	ldr	r0, [pc, #496]	; (406d4c <main+0x5bc>)
  406b5c:	4b78      	ldr	r3, [pc, #480]	; (406d40 <main+0x5b0>)
  406b5e:	4798      	blx	r3

				break;
  406b60:	e206      	b.n	406f70 <main+0x7e0>
				
			case STATE_SANITIZE:
				/*
    			 * Manage the display
				 */
				if (timer_done(TMR_DISPLAY))
  406b62:	2001      	movs	r0, #1
  406b64:	4b7a      	ldr	r3, [pc, #488]	; (406d50 <main+0x5c0>)
  406b66:	4798      	blx	r3
  406b68:	4603      	mov	r3, r0
  406b6a:	2b00      	cmp	r3, #0
  406b6c:	d047      	beq.n	406bfe <main+0x46e>
				{
					end_timer(TMR_DISPLAY);
  406b6e:	2001      	movs	r0, #1
  406b70:	4b78      	ldr	r3, [pc, #480]	; (406d54 <main+0x5c4>)
  406b72:	4798      	blx	r3
					switch (displayIdx)
  406b74:	4b6e      	ldr	r3, [pc, #440]	; (406d30 <main+0x5a0>)
  406b76:	781b      	ldrb	r3, [r3, #0]
  406b78:	2b03      	cmp	r3, #3
  406b7a:	d81b      	bhi.n	406bb4 <main+0x424>
  406b7c:	a201      	add	r2, pc, #4	; (adr r2, 406b84 <main+0x3f4>)
  406b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406b82:	bf00      	nop
  406b84:	00406b95 	.word	0x00406b95
  406b88:	00406b9d 	.word	0x00406b9d
  406b8c:	00406ba5 	.word	0x00406ba5
  406b90:	00406bad 	.word	0x00406bad
					{
						case 0:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF1);
  406b94:	2005      	movs	r0, #5
  406b96:	4b70      	ldr	r3, [pc, #448]	; (406d58 <main+0x5c8>)
  406b98:	4798      	blx	r3
							break;
  406b9a:	e00b      	b.n	406bb4 <main+0x424>
						case 1:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF2);
  406b9c:	2006      	movs	r0, #6
  406b9e:	4b6e      	ldr	r3, [pc, #440]	; (406d58 <main+0x5c8>)
  406ba0:	4798      	blx	r3
							break;
  406ba2:	e007      	b.n	406bb4 <main+0x424>
						case 2:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF3);
  406ba4:	2007      	movs	r0, #7
  406ba6:	4b6c      	ldr	r3, [pc, #432]	; (406d58 <main+0x5c8>)
  406ba8:	4798      	blx	r3
							break;
  406baa:	e003      	b.n	406bb4 <main+0x424>
						case 3:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF4);
  406bac:	2008      	movs	r0, #8
  406bae:	4b6a      	ldr	r3, [pc, #424]	; (406d58 <main+0x5c8>)
  406bb0:	4798      	blx	r3
							break;
  406bb2:	bf00      	nop
					}
					
					while (1)
					{
						if (++displayIdx >= NUM_SHELVES)
  406bb4:	4b5e      	ldr	r3, [pc, #376]	; (406d30 <main+0x5a0>)
  406bb6:	781b      	ldrb	r3, [r3, #0]
  406bb8:	3301      	adds	r3, #1
  406bba:	b2da      	uxtb	r2, r3
  406bbc:	4b5c      	ldr	r3, [pc, #368]	; (406d30 <main+0x5a0>)
  406bbe:	701a      	strb	r2, [r3, #0]
  406bc0:	4b5b      	ldr	r3, [pc, #364]	; (406d30 <main+0x5a0>)
  406bc2:	781b      	ldrb	r3, [r3, #0]
  406bc4:	2b03      	cmp	r3, #3
  406bc6:	d902      	bls.n	406bce <main+0x43e>
						{
							displayIdx = 0; //12apr15 wrap around
  406bc8:	4b59      	ldr	r3, [pc, #356]	; (406d30 <main+0x5a0>)
  406bca:	2200      	movs	r2, #0
  406bcc:	701a      	strb	r2, [r3, #0]
						}
						
						if (shelf[displayIdx].active)
  406bce:	4b58      	ldr	r3, [pc, #352]	; (406d30 <main+0x5a0>)
  406bd0:	781b      	ldrb	r3, [r3, #0]
  406bd2:	4619      	mov	r1, r3
  406bd4:	4a51      	ldr	r2, [pc, #324]	; (406d1c <main+0x58c>)
  406bd6:	460b      	mov	r3, r1
  406bd8:	009b      	lsls	r3, r3, #2
  406bda:	440b      	add	r3, r1
  406bdc:	4413      	add	r3, r2
  406bde:	781b      	ldrb	r3, [r3, #0]
  406be0:	2b00      	cmp	r3, #0
  406be2:	d00b      	beq.n	406bfc <main+0x46c>
						{
							break; //this shelf is active, we don't need to look for another one
  406be4:	bf00      	nop
						}
						
					}

					start_timer(TMR_DISPLAY, displayTimerSeconds * SECONDS);
  406be6:	4b5d      	ldr	r3, [pc, #372]	; (406d5c <main+0x5cc>)
  406be8:	681b      	ldr	r3, [r3, #0]
  406bea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  406bee:	fb02 f303 	mul.w	r3, r2, r3
  406bf2:	2001      	movs	r0, #1
  406bf4:	4619      	mov	r1, r3
  406bf6:	4b4f      	ldr	r3, [pc, #316]	; (406d34 <main+0x5a4>)
  406bf8:	4798      	blx	r3
  406bfa:	e000      	b.n	406bfe <main+0x46e>
						if (shelf[displayIdx].active)
						{
							break; //this shelf is active, we don't need to look for another one
						}
						
					}
  406bfc:	e7da      	b.n	406bb4 <main+0x424>
				}

				/*
    			 * Manage storing usage statistics to flash
				 */
				if (timer_done(TMR_ONE_MINUTE))
  406bfe:	2003      	movs	r0, #3
  406c00:	4b53      	ldr	r3, [pc, #332]	; (406d50 <main+0x5c0>)
  406c02:	4798      	blx	r3
  406c04:	4603      	mov	r3, r0
  406c06:	2b00      	cmp	r3, #0
  406c08:	d009      	beq.n	406c1e <main+0x48e>
				{
					end_timer(TMR_ONE_MINUTE);
  406c0a:	2003      	movs	r0, #3
  406c0c:	4b51      	ldr	r3, [pc, #324]	; (406d54 <main+0x5c4>)
  406c0e:	4798      	blx	r3
					
					increment_ledBoard_usage_min(); //increments usage minutes for active shelves only
  406c10:	4b53      	ldr	r3, [pc, #332]	; (406d60 <main+0x5d0>)
  406c12:	4798      	blx	r3
					
//DEBUG 11may15 set to one second for debug					cpu_set_timeout(cpu_ms_2_cy(60000, EC_CPU_CLOCK_FREQ), &oneMinuteTimer); //one minute for the usage statistics
					start_timer(TMR_ONE_MINUTE, (1 * SECONDS));
  406c14:	2003      	movs	r0, #3
  406c16:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  406c1a:	4b46      	ldr	r3, [pc, #280]	; (406d34 <main+0x5a4>)
  406c1c:	4798      	blx	r3
				}
				/*
    			 * Manage the sanitizer timer
				 */
				if (timer_done(TMR_SANITIZE)) {
  406c1e:	2002      	movs	r0, #2
  406c20:	4b4b      	ldr	r3, [pc, #300]	; (406d50 <main+0x5c0>)
  406c22:	4798      	blx	r3
  406c24:	4603      	mov	r3, r0
  406c26:	2b00      	cmp	r3, #0
  406c28:	d01b      	beq.n	406c62 <main+0x4d2>
					
					for (int i=0; i< NUM_SHELVES; i++)
  406c2a:	2300      	movs	r3, #0
  406c2c:	663b      	str	r3, [r7, #96]	; 0x60
  406c2e:	e008      	b.n	406c42 <main+0x4b2>
					{
						led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
  406c30:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  406c32:	b2db      	uxtb	r3, r3
  406c34:	4618      	mov	r0, r3
  406c36:	2100      	movs	r1, #0
  406c38:	4b3c      	ldr	r3, [pc, #240]	; (406d2c <main+0x59c>)
  406c3a:	4798      	blx	r3
				/*
    			 * Manage the sanitizer timer
				 */
				if (timer_done(TMR_SANITIZE)) {
					
					for (int i=0; i< NUM_SHELVES; i++)
  406c3c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  406c3e:	3301      	adds	r3, #1
  406c40:	663b      	str	r3, [r7, #96]	; 0x60
  406c42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  406c44:	2b03      	cmp	r3, #3
  406c46:	ddf3      	ble.n	406c30 <main+0x4a0>
					{
						led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
					}
					end_timer(TMR_SANITIZE);
  406c48:	2002      	movs	r0, #2
  406c4a:	4b42      	ldr	r3, [pc, #264]	; (406d54 <main+0x5c4>)
  406c4c:	4798      	blx	r3
					print_ecdbg("Shelf clean\r\n");
  406c4e:	4845      	ldr	r0, [pc, #276]	; (406d64 <main+0x5d4>)
  406c50:	4b3b      	ldr	r3, [pc, #236]	; (406d40 <main+0x5b0>)
  406c52:	4798      	blx	r3
					electroclaveState = STATE_START_CLEAN;
  406c54:	4b3c      	ldr	r3, [pc, #240]	; (406d48 <main+0x5b8>)
  406c56:	2206      	movs	r2, #6
  406c58:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_START_CLEAN\r\n");
  406c5a:	4843      	ldr	r0, [pc, #268]	; (406d68 <main+0x5d8>)
  406c5c:	4b38      	ldr	r3, [pc, #224]	; (406d40 <main+0x5b0>)
  406c5e:	4798      	blx	r3
				}
				break;
  406c60:	e186      	b.n	406f70 <main+0x7e0>
  406c62:	e185      	b.n	406f70 <main+0x7e0>
				
			case STATE_START_CLEAN:
				display_text(IDX_CLEAN);
  406c64:	2001      	movs	r0, #1
  406c66:	4b3c      	ldr	r3, [pc, #240]	; (406d58 <main+0x5c8>)
  406c68:	4798      	blx	r3
				electroclaveState = STATE_CLEAN;
  406c6a:	4b37      	ldr	r3, [pc, #220]	; (406d48 <main+0x5b8>)
  406c6c:	2207      	movs	r2, #7
  406c6e:	701a      	strb	r2, [r3, #0]
				print_ecdbg("STATE_CLEAN\r\n");
  406c70:	483e      	ldr	r0, [pc, #248]	; (406d6c <main+0x5dc>)
  406c72:	4b33      	ldr	r3, [pc, #204]	; (406d40 <main+0x5b0>)
  406c74:	4798      	blx	r3
				cpu_set_timeout((20 * 60 * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &cleanTimer);
#endif
//DEBUG 24jun15 change to 60 seconds for demo, put this line back in later				cpu_set_timeout((20 * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &cleanTimer); //DEBUG 11may15 

//				cpu_set_timeout((60 * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &cleanTimer); //DEBUG 24jun15 change to 60 seconds for demo, remove later
				start_timer(TMR_CLEAN, (10 * SECONDS));
  406c76:	2004      	movs	r0, #4
  406c78:	f242 7110 	movw	r1, #10000	; 0x2710
  406c7c:	4b2d      	ldr	r3, [pc, #180]	; (406d34 <main+0x5a4>)
  406c7e:	4798      	blx	r3
				break;	
  406c80:	e176      	b.n	406f70 <main+0x7e0>
				
			case STATE_CLEAN:
				if (timer_done(TMR_CLEAN)) {
  406c82:	2004      	movs	r0, #4
  406c84:	4b32      	ldr	r3, [pc, #200]	; (406d50 <main+0x5c0>)
  406c86:	4798      	blx	r3
  406c88:	4603      	mov	r3, r0
  406c8a:	2b00      	cmp	r3, #0
  406c8c:	d009      	beq.n	406ca2 <main+0x512>
					end_timer(TMR_CLEAN);
  406c8e:	2004      	movs	r0, #4
  406c90:	4b30      	ldr	r3, [pc, #192]	; (406d54 <main+0x5c4>)
  406c92:	4798      	blx	r3
					electroclaveState = STATE_EC_IDLE;	
  406c94:	4b2c      	ldr	r3, [pc, #176]	; (406d48 <main+0x5b8>)
  406c96:	2200      	movs	r2, #0
  406c98:	701a      	strb	r2, [r3, #0]
					print_ecdbg("STATE_EC_IDLE\r\n");
  406c9a:	4835      	ldr	r0, [pc, #212]	; (406d70 <main+0x5e0>)
  406c9c:	4b28      	ldr	r3, [pc, #160]	; (406d40 <main+0x5b0>)
  406c9e:	4798      	blx	r3
				}
				break;
  406ca0:	e166      	b.n	406f70 <main+0x7e0>
  406ca2:	e165      	b.n	406f70 <main+0x7e0>
				
			
			case STATE_CHASSIS_ERROR:
				//Shutdown all processes that could harm the user or equipment if the door is open
				for (int i=0; i< NUM_SHELVES; i++)
  406ca4:	2300      	movs	r3, #0
  406ca6:	65fb      	str	r3, [r7, #92]	; 0x5c
  406ca8:	e008      	b.n	406cbc <main+0x52c>
				{
					led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
  406caa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  406cac:	b2db      	uxtb	r3, r3
  406cae:	4618      	mov	r0, r3
  406cb0:	2100      	movs	r1, #0
  406cb2:	4b1e      	ldr	r3, [pc, #120]	; (406d2c <main+0x59c>)
  406cb4:	4798      	blx	r3
				break;
				
			
			case STATE_CHASSIS_ERROR:
				//Shutdown all processes that could harm the user or equipment if the door is open
				for (int i=0; i< NUM_SHELVES; i++)
  406cb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  406cb8:	3301      	adds	r3, #1
  406cba:	65fb      	str	r3, [r7, #92]	; 0x5c
  406cbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  406cbe:	2b03      	cmp	r3, #3
  406cc0:	ddf3      	ble.n	406caa <main+0x51a>
				{
					led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
				}
				
				
				if (timer_done(TMR_ERROR_DISPLAY))
  406cc2:	2005      	movs	r0, #5
  406cc4:	4b22      	ldr	r3, [pc, #136]	; (406d50 <main+0x5c0>)
  406cc6:	4798      	blx	r3
  406cc8:	4603      	mov	r3, r0
  406cca:	2b00      	cmp	r3, #0
  406ccc:	f000 8139 	beq.w	406f42 <main+0x7b2>
				{
					end_timer(TMR_ERROR_DISPLAY);
  406cd0:	2005      	movs	r0, #5
  406cd2:	4b20      	ldr	r3, [pc, #128]	; (406d54 <main+0x5c4>)
  406cd4:	4798      	blx	r3

					while(1)
					{
						switch(errorDisplayState)
  406cd6:	4b27      	ldr	r3, [pc, #156]	; (406d74 <main+0x5e4>)
  406cd8:	781b      	ldrb	r3, [r3, #0]
  406cda:	2b04      	cmp	r3, #4
  406cdc:	f200 8124 	bhi.w	406f28 <main+0x798>
  406ce0:	a201      	add	r2, pc, #4	; (adr r2, 406ce8 <main+0x558>)
  406ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406ce6:	bf00      	nop
  406ce8:	00406cfd 	.word	0x00406cfd
  406cec:	00406d7d 	.word	0x00406d7d
  406cf0:	00406de7 	.word	0x00406de7
  406cf4:	00406e51 	.word	0x00406e51
  406cf8:	00406ebb 	.word	0x00406ebb
						{
							case 0:
								display_text(IDX_ERROR);
  406cfc:	2004      	movs	r0, #4
  406cfe:	4b16      	ldr	r3, [pc, #88]	; (406d58 <main+0x5c8>)
  406d00:	4798      	blx	r3
								displayChanged = 1;
  406d02:	4b1d      	ldr	r3, [pc, #116]	; (406d78 <main+0x5e8>)
  406d04:	2201      	movs	r2, #1
  406d06:	701a      	strb	r2, [r3, #0]
								start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
  406d08:	2005      	movs	r0, #5
  406d0a:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  406d0e:	4b09      	ldr	r3, [pc, #36]	; (406d34 <main+0x5a4>)
  406d10:	4798      	blx	r3
								errorDisplayState = 1;
  406d12:	4b18      	ldr	r3, [pc, #96]	; (406d74 <main+0x5e4>)
  406d14:	2201      	movs	r2, #1
  406d16:	701a      	strb	r2, [r3, #0]
								break;
  406d18:	e10a      	b.n	406f30 <main+0x7a0>
  406d1a:	bf00      	nop
  406d1c:	204016a4 	.word	0x204016a4
  406d20:	00405299 	.word	0x00405299
  406d24:	204016c0 	.word	0x204016c0
  406d28:	204016b8 	.word	0x204016b8
  406d2c:	00402a45 	.word	0x00402a45
  406d30:	204009df 	.word	0x204009df
  406d34:	0040320d 	.word	0x0040320d
  406d38:	0040d1e4 	.word	0x0040d1e4
  406d3c:	0040723d 	.word	0x0040723d
  406d40:	004026b1 	.word	0x004026b1
  406d44:	00405631 	.word	0x00405631
  406d48:	204009c2 	.word	0x204009c2
  406d4c:	0040d214 	.word	0x0040d214
  406d50:	00403315 	.word	0x00403315
  406d54:	00403351 	.word	0x00403351
  406d58:	00404591 	.word	0x00404591
  406d5c:	20400018 	.word	0x20400018
  406d60:	004056c1 	.word	0x004056c1
  406d64:	0040d228 	.word	0x0040d228
  406d68:	0040d238 	.word	0x0040d238
  406d6c:	0040d24c 	.word	0x0040d24c
  406d70:	0040d140 	.word	0x0040d140
  406d74:	204009c3 	.word	0x204009c3
  406d78:	204009c4 	.word	0x204009c4
							case 1:
								if ((ledBrdSide[LED_BRD_0_BOT].maxUsageReached || ledBrdSide[LED_BRD_1_TOP].maxUsageReached) ||
  406d7c:	4b86      	ldr	r3, [pc, #536]	; (406f98 <main+0x808>)
  406d7e:	789b      	ldrb	r3, [r3, #2]
  406d80:	2b00      	cmp	r3, #0
  406d82:	d121      	bne.n	406dc8 <main+0x638>
  406d84:	4b84      	ldr	r3, [pc, #528]	; (406f98 <main+0x808>)
  406d86:	79db      	ldrb	r3, [r3, #7]
  406d88:	2b00      	cmp	r3, #0
  406d8a:	d11d      	bne.n	406dc8 <main+0x638>
									(sysErr.topdrive & BIT(0)) || (sysErr.topdrive & BIT(1)) ||
  406d8c:	4b83      	ldr	r3, [pc, #524]	; (406f9c <main+0x80c>)
  406d8e:	781b      	ldrb	r3, [r3, #0]
  406d90:	f003 0301 	and.w	r3, r3, #1
								displayChanged = 1;
								start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
								errorDisplayState = 1;
								break;
							case 1:
								if ((ledBrdSide[LED_BRD_0_BOT].maxUsageReached || ledBrdSide[LED_BRD_1_TOP].maxUsageReached) ||
  406d94:	2b00      	cmp	r3, #0
  406d96:	d117      	bne.n	406dc8 <main+0x638>
									(sysErr.topdrive & BIT(0)) || (sysErr.topdrive & BIT(1)) ||
  406d98:	4b80      	ldr	r3, [pc, #512]	; (406f9c <main+0x80c>)
  406d9a:	781b      	ldrb	r3, [r3, #0]
  406d9c:	f003 0302 	and.w	r3, r3, #2
  406da0:	2b00      	cmp	r3, #0
  406da2:	d111      	bne.n	406dc8 <main+0x638>
									(sysErr.botdrive & BIT(0)) || (sysErr.botdrive & BIT(1)) || (sysErr.botdrive & BIT(2)))
  406da4:	4b7d      	ldr	r3, [pc, #500]	; (406f9c <main+0x80c>)
  406da6:	685b      	ldr	r3, [r3, #4]
  406da8:	f003 0301 	and.w	r3, r3, #1
								start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
								errorDisplayState = 1;
								break;
							case 1:
								if ((ledBrdSide[LED_BRD_0_BOT].maxUsageReached || ledBrdSide[LED_BRD_1_TOP].maxUsageReached) ||
									(sysErr.topdrive & BIT(0)) || (sysErr.topdrive & BIT(1)) ||
  406dac:	2b00      	cmp	r3, #0
  406dae:	d10b      	bne.n	406dc8 <main+0x638>
									(sysErr.botdrive & BIT(0)) || (sysErr.botdrive & BIT(1)) || (sysErr.botdrive & BIT(2)))
  406db0:	4b7a      	ldr	r3, [pc, #488]	; (406f9c <main+0x80c>)
  406db2:	685b      	ldr	r3, [r3, #4]
  406db4:	f003 0302 	and.w	r3, r3, #2
  406db8:	2b00      	cmp	r3, #0
  406dba:	d105      	bne.n	406dc8 <main+0x638>
  406dbc:	4b77      	ldr	r3, [pc, #476]	; (406f9c <main+0x80c>)
  406dbe:	685b      	ldr	r3, [r3, #4]
  406dc0:	f003 0304 	and.w	r3, r3, #4
  406dc4:	2b00      	cmp	r3, #0
  406dc6:	d00a      	beq.n	406dde <main+0x64e>
								{
									display_text(IDX_SHELF1);
  406dc8:	2005      	movs	r0, #5
  406dca:	4b75      	ldr	r3, [pc, #468]	; (406fa0 <main+0x810>)
  406dcc:	4798      	blx	r3
									displayChanged = 1;
  406dce:	4b75      	ldr	r3, [pc, #468]	; (406fa4 <main+0x814>)
  406dd0:	2201      	movs	r2, #1
  406dd2:	701a      	strb	r2, [r3, #0]
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
  406dd4:	2005      	movs	r0, #5
  406dd6:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  406dda:	4b73      	ldr	r3, [pc, #460]	; (406fa8 <main+0x818>)
  406ddc:	4798      	blx	r3
								}
								errorDisplayState = 2;
  406dde:	4b73      	ldr	r3, [pc, #460]	; (406fac <main+0x81c>)
  406de0:	2202      	movs	r2, #2
  406de2:	701a      	strb	r2, [r3, #0]
								break;
  406de4:	e0a4      	b.n	406f30 <main+0x7a0>
							case 2:
								if ((ledBrdSide[LED_BRD_1_BOT].maxUsageReached || ledBrdSide[LED_BRD_2_TOP].maxUsageReached) ||
  406de6:	4b6c      	ldr	r3, [pc, #432]	; (406f98 <main+0x808>)
  406de8:	7b1b      	ldrb	r3, [r3, #12]
  406dea:	2b00      	cmp	r3, #0
  406dec:	d121      	bne.n	406e32 <main+0x6a2>
  406dee:	4b6a      	ldr	r3, [pc, #424]	; (406f98 <main+0x808>)
  406df0:	7c5b      	ldrb	r3, [r3, #17]
  406df2:	2b00      	cmp	r3, #0
  406df4:	d11d      	bne.n	406e32 <main+0x6a2>
									(sysErr.topdrive & BIT(2)) || (sysErr.topdrive & BIT(3)) ||
  406df6:	4b69      	ldr	r3, [pc, #420]	; (406f9c <main+0x80c>)
  406df8:	781b      	ldrb	r3, [r3, #0]
  406dfa:	f003 0304 	and.w	r3, r3, #4
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
								}
								errorDisplayState = 2;
								break;
							case 2:
								if ((ledBrdSide[LED_BRD_1_BOT].maxUsageReached || ledBrdSide[LED_BRD_2_TOP].maxUsageReached) ||
  406dfe:	2b00      	cmp	r3, #0
  406e00:	d117      	bne.n	406e32 <main+0x6a2>
									(sysErr.topdrive & BIT(2)) || (sysErr.topdrive & BIT(3)) ||
  406e02:	4b66      	ldr	r3, [pc, #408]	; (406f9c <main+0x80c>)
  406e04:	781b      	ldrb	r3, [r3, #0]
  406e06:	f003 0308 	and.w	r3, r3, #8
  406e0a:	2b00      	cmp	r3, #0
  406e0c:	d111      	bne.n	406e32 <main+0x6a2>
									(sysErr.botdrive & BIT(3)) || (sysErr.botdrive & BIT(4)) || (sysErr.botdrive & BIT(5)))
  406e0e:	4b63      	ldr	r3, [pc, #396]	; (406f9c <main+0x80c>)
  406e10:	685b      	ldr	r3, [r3, #4]
  406e12:	f003 0308 	and.w	r3, r3, #8
								}
								errorDisplayState = 2;
								break;
							case 2:
								if ((ledBrdSide[LED_BRD_1_BOT].maxUsageReached || ledBrdSide[LED_BRD_2_TOP].maxUsageReached) ||
									(sysErr.topdrive & BIT(2)) || (sysErr.topdrive & BIT(3)) ||
  406e16:	2b00      	cmp	r3, #0
  406e18:	d10b      	bne.n	406e32 <main+0x6a2>
									(sysErr.botdrive & BIT(3)) || (sysErr.botdrive & BIT(4)) || (sysErr.botdrive & BIT(5)))
  406e1a:	4b60      	ldr	r3, [pc, #384]	; (406f9c <main+0x80c>)
  406e1c:	685b      	ldr	r3, [r3, #4]
  406e1e:	f003 0310 	and.w	r3, r3, #16
  406e22:	2b00      	cmp	r3, #0
  406e24:	d105      	bne.n	406e32 <main+0x6a2>
  406e26:	4b5d      	ldr	r3, [pc, #372]	; (406f9c <main+0x80c>)
  406e28:	685b      	ldr	r3, [r3, #4]
  406e2a:	f003 0320 	and.w	r3, r3, #32
  406e2e:	2b00      	cmp	r3, #0
  406e30:	d00a      	beq.n	406e48 <main+0x6b8>
								{
									display_text(IDX_SHELF2);
  406e32:	2006      	movs	r0, #6
  406e34:	4b5a      	ldr	r3, [pc, #360]	; (406fa0 <main+0x810>)
  406e36:	4798      	blx	r3
									displayChanged = 1;
  406e38:	4b5a      	ldr	r3, [pc, #360]	; (406fa4 <main+0x814>)
  406e3a:	2201      	movs	r2, #1
  406e3c:	701a      	strb	r2, [r3, #0]
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
  406e3e:	2005      	movs	r0, #5
  406e40:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  406e44:	4b58      	ldr	r3, [pc, #352]	; (406fa8 <main+0x818>)
  406e46:	4798      	blx	r3
								}
								errorDisplayState = 3;
  406e48:	4b58      	ldr	r3, [pc, #352]	; (406fac <main+0x81c>)
  406e4a:	2203      	movs	r2, #3
  406e4c:	701a      	strb	r2, [r3, #0]
								break;
  406e4e:	e06f      	b.n	406f30 <main+0x7a0>
							case 3:
								if ((ledBrdSide[LED_BRD_2_BOT].maxUsageReached || ledBrdSide[LED_BRD_3_TOP].maxUsageReached) ||
  406e50:	4b51      	ldr	r3, [pc, #324]	; (406f98 <main+0x808>)
  406e52:	7d9b      	ldrb	r3, [r3, #22]
  406e54:	2b00      	cmp	r3, #0
  406e56:	d121      	bne.n	406e9c <main+0x70c>
  406e58:	4b4f      	ldr	r3, [pc, #316]	; (406f98 <main+0x808>)
  406e5a:	7edb      	ldrb	r3, [r3, #27]
  406e5c:	2b00      	cmp	r3, #0
  406e5e:	d11d      	bne.n	406e9c <main+0x70c>
									(sysErr.topdrive & BIT(4)) || (sysErr.topdrive & BIT(5)) ||
  406e60:	4b4e      	ldr	r3, [pc, #312]	; (406f9c <main+0x80c>)
  406e62:	781b      	ldrb	r3, [r3, #0]
  406e64:	f003 0310 	and.w	r3, r3, #16
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
								}
								errorDisplayState = 3;
								break;
							case 3:
								if ((ledBrdSide[LED_BRD_2_BOT].maxUsageReached || ledBrdSide[LED_BRD_3_TOP].maxUsageReached) ||
  406e68:	2b00      	cmp	r3, #0
  406e6a:	d117      	bne.n	406e9c <main+0x70c>
									(sysErr.topdrive & BIT(4)) || (sysErr.topdrive & BIT(5)) ||
  406e6c:	4b4b      	ldr	r3, [pc, #300]	; (406f9c <main+0x80c>)
  406e6e:	781b      	ldrb	r3, [r3, #0]
  406e70:	f003 0320 	and.w	r3, r3, #32
  406e74:	2b00      	cmp	r3, #0
  406e76:	d111      	bne.n	406e9c <main+0x70c>
									(sysErr.botdrive & BIT(6)) || (sysErr.botdrive & BIT(7)) || (sysErr.botdrive & BIT(8)))
  406e78:	4b48      	ldr	r3, [pc, #288]	; (406f9c <main+0x80c>)
  406e7a:	685b      	ldr	r3, [r3, #4]
  406e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
								}
								errorDisplayState = 3;
								break;
							case 3:
								if ((ledBrdSide[LED_BRD_2_BOT].maxUsageReached || ledBrdSide[LED_BRD_3_TOP].maxUsageReached) ||
									(sysErr.topdrive & BIT(4)) || (sysErr.topdrive & BIT(5)) ||
  406e80:	2b00      	cmp	r3, #0
  406e82:	d10b      	bne.n	406e9c <main+0x70c>
									(sysErr.botdrive & BIT(6)) || (sysErr.botdrive & BIT(7)) || (sysErr.botdrive & BIT(8)))
  406e84:	4b45      	ldr	r3, [pc, #276]	; (406f9c <main+0x80c>)
  406e86:	685b      	ldr	r3, [r3, #4]
  406e88:	f003 0380 	and.w	r3, r3, #128	; 0x80
  406e8c:	2b00      	cmp	r3, #0
  406e8e:	d105      	bne.n	406e9c <main+0x70c>
  406e90:	4b42      	ldr	r3, [pc, #264]	; (406f9c <main+0x80c>)
  406e92:	685b      	ldr	r3, [r3, #4]
  406e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
  406e98:	2b00      	cmp	r3, #0
  406e9a:	d00a      	beq.n	406eb2 <main+0x722>
								{
									display_text(IDX_SHELF3);
  406e9c:	2007      	movs	r0, #7
  406e9e:	4b40      	ldr	r3, [pc, #256]	; (406fa0 <main+0x810>)
  406ea0:	4798      	blx	r3
									displayChanged = 1;
  406ea2:	4b40      	ldr	r3, [pc, #256]	; (406fa4 <main+0x814>)
  406ea4:	2201      	movs	r2, #1
  406ea6:	701a      	strb	r2, [r3, #0]
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
  406ea8:	2005      	movs	r0, #5
  406eaa:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  406eae:	4b3e      	ldr	r3, [pc, #248]	; (406fa8 <main+0x818>)
  406eb0:	4798      	blx	r3
								}
								errorDisplayState = 4;
  406eb2:	4b3e      	ldr	r3, [pc, #248]	; (406fac <main+0x81c>)
  406eb4:	2204      	movs	r2, #4
  406eb6:	701a      	strb	r2, [r3, #0]
								break;
  406eb8:	e03a      	b.n	406f30 <main+0x7a0>
							case 4:
								if ((ledBrdSide[LED_BRD_3_BOT].maxUsageReached || ledBrdSide[LED_BRD_4_TOP].maxUsageReached) ||
  406eba:	4b37      	ldr	r3, [pc, #220]	; (406f98 <main+0x808>)
  406ebc:	f893 3020 	ldrb.w	r3, [r3, #32]
  406ec0:	2b00      	cmp	r3, #0
  406ec2:	d122      	bne.n	406f0a <main+0x77a>
  406ec4:	4b34      	ldr	r3, [pc, #208]	; (406f98 <main+0x808>)
  406ec6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
  406eca:	2b00      	cmp	r3, #0
  406ecc:	d11d      	bne.n	406f0a <main+0x77a>
									(sysErr.topdrive & BIT(6)) || (sysErr.topdrive & BIT(7)) ||
  406ece:	4b33      	ldr	r3, [pc, #204]	; (406f9c <main+0x80c>)
  406ed0:	781b      	ldrb	r3, [r3, #0]
  406ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
								}
								errorDisplayState = 4;
								break;
							case 4:
								if ((ledBrdSide[LED_BRD_3_BOT].maxUsageReached || ledBrdSide[LED_BRD_4_TOP].maxUsageReached) ||
  406ed6:	2b00      	cmp	r3, #0
  406ed8:	d117      	bne.n	406f0a <main+0x77a>
									(sysErr.topdrive & BIT(6)) || (sysErr.topdrive & BIT(7)) ||
  406eda:	4b30      	ldr	r3, [pc, #192]	; (406f9c <main+0x80c>)
  406edc:	781b      	ldrb	r3, [r3, #0]
  406ede:	b2db      	uxtb	r3, r3
  406ee0:	b25b      	sxtb	r3, r3
  406ee2:	2b00      	cmp	r3, #0
  406ee4:	db11      	blt.n	406f0a <main+0x77a>
									(sysErr.botdrive & BIT(9)) || (sysErr.botdrive & BIT(10)) || (sysErr.botdrive & BIT(11)))
  406ee6:	4b2d      	ldr	r3, [pc, #180]	; (406f9c <main+0x80c>)
  406ee8:	685b      	ldr	r3, [r3, #4]
  406eea:	f403 7300 	and.w	r3, r3, #512	; 0x200
								}
								errorDisplayState = 4;
								break;
							case 4:
								if ((ledBrdSide[LED_BRD_3_BOT].maxUsageReached || ledBrdSide[LED_BRD_4_TOP].maxUsageReached) ||
									(sysErr.topdrive & BIT(6)) || (sysErr.topdrive & BIT(7)) ||
  406eee:	2b00      	cmp	r3, #0
  406ef0:	d10b      	bne.n	406f0a <main+0x77a>
									(sysErr.botdrive & BIT(9)) || (sysErr.botdrive & BIT(10)) || (sysErr.botdrive & BIT(11)))
  406ef2:	4b2a      	ldr	r3, [pc, #168]	; (406f9c <main+0x80c>)
  406ef4:	685b      	ldr	r3, [r3, #4]
  406ef6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  406efa:	2b00      	cmp	r3, #0
  406efc:	d105      	bne.n	406f0a <main+0x77a>
  406efe:	4b27      	ldr	r3, [pc, #156]	; (406f9c <main+0x80c>)
  406f00:	685b      	ldr	r3, [r3, #4]
  406f02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  406f06:	2b00      	cmp	r3, #0
  406f08:	d00a      	beq.n	406f20 <main+0x790>
								{
									display_text(IDX_SHELF4);
  406f0a:	2008      	movs	r0, #8
  406f0c:	4b24      	ldr	r3, [pc, #144]	; (406fa0 <main+0x810>)
  406f0e:	4798      	blx	r3
									displayChanged = 1;
  406f10:	4b24      	ldr	r3, [pc, #144]	; (406fa4 <main+0x814>)
  406f12:	2201      	movs	r2, #1
  406f14:	701a      	strb	r2, [r3, #0]
									start_timer(TMR_ERROR_DISPLAY, (8 * SECONDS));
  406f16:	2005      	movs	r0, #5
  406f18:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  406f1c:	4b22      	ldr	r3, [pc, #136]	; (406fa8 <main+0x818>)
  406f1e:	4798      	blx	r3
								}
								errorDisplayState = 0;
  406f20:	4b22      	ldr	r3, [pc, #136]	; (406fac <main+0x81c>)
  406f22:	2200      	movs	r2, #0
  406f24:	701a      	strb	r2, [r3, #0]
								break;
  406f26:	e003      	b.n	406f30 <main+0x7a0>
							default:
								errorDisplayState = 0;
  406f28:	4b20      	ldr	r3, [pc, #128]	; (406fac <main+0x81c>)
  406f2a:	2200      	movs	r2, #0
  406f2c:	701a      	strb	r2, [r3, #0]
								break;
  406f2e:	bf00      	nop
						} //switch(errorDisplayState)
						
						if (displayChanged)
  406f30:	4b1c      	ldr	r3, [pc, #112]	; (406fa4 <main+0x814>)
  406f32:	781b      	ldrb	r3, [r3, #0]
  406f34:	2b00      	cmp	r3, #0
  406f36:	d003      	beq.n	406f40 <main+0x7b0>
						{
							displayChanged = 0;
  406f38:	4b1a      	ldr	r3, [pc, #104]	; (406fa4 <main+0x814>)
  406f3a:	2200      	movs	r2, #0
  406f3c:	701a      	strb	r2, [r3, #0]
							break; //get out of while loop and wait until we need to update the display again
  406f3e:	e000      	b.n	406f42 <main+0x7b2>
						}
						
					} //while(1)
  406f40:	e6c9      	b.n	406cd6 <main+0x546>

				} //if (timer_done(TMR_ERROR_DISPLAY))
				break;
  406f42:	e015      	b.n	406f70 <main+0x7e0>
				
			case STATE_SHUTDOWN_PROCESSES:
				//Shutdown all processes that could harm the user or equipment if the door is open
				for (int i=0; i< NUM_SHELVES; i++)
  406f44:	2300      	movs	r3, #0
  406f46:	65bb      	str	r3, [r7, #88]	; 0x58
  406f48:	e008      	b.n	406f5c <main+0x7cc>
				{
					led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
  406f4a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  406f4c:	b2db      	uxtb	r3, r3
  406f4e:	4618      	mov	r0, r3
  406f50:	2100      	movs	r1, #0
  406f52:	4b17      	ldr	r3, [pc, #92]	; (406fb0 <main+0x820>)
  406f54:	4798      	blx	r3
				} //if (timer_done(TMR_ERROR_DISPLAY))
				break;
				
			case STATE_SHUTDOWN_PROCESSES:
				//Shutdown all processes that could harm the user or equipment if the door is open
				for (int i=0; i< NUM_SHELVES; i++)
  406f56:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  406f58:	3301      	adds	r3, #1
  406f5a:	65bb      	str	r3, [r7, #88]	; 0x58
  406f5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  406f5e:	2b03      	cmp	r3, #3
  406f60:	ddf3      	ble.n	406f4a <main+0x7ba>
				{
					led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
				}
				electroclaveState = STATE_EC_IDLE;
  406f62:	4b14      	ldr	r3, [pc, #80]	; (406fb4 <main+0x824>)
  406f64:	2200      	movs	r2, #0
  406f66:	701a      	strb	r2, [r3, #0]
				print_ecdbg("STATE_EC_IDLE\r\n");
  406f68:	4813      	ldr	r0, [pc, #76]	; (406fb8 <main+0x828>)
  406f6a:	4b14      	ldr	r3, [pc, #80]	; (406fbc <main+0x82c>)
  406f6c:	4798      	blx	r3
				break;
  406f6e:	bf00      	nop
				
			}
		} //if (!EC_DOOR_LATCHED)
#endif //jsi 25feb16 maybe we don't want this any more
		
		if (timer_done(TMR_DEBUG))
  406f70:	2000      	movs	r0, #0
  406f72:	4b13      	ldr	r3, [pc, #76]	; (406fc0 <main+0x830>)
  406f74:	4798      	blx	r3
  406f76:	4603      	mov	r3, r0
  406f78:	2b00      	cmp	r3, #0
  406f7a:	d00a      	beq.n	406f92 <main+0x802>
		{
			end_timer(TMR_DEBUG);
  406f7c:	2000      	movs	r0, #0
  406f7e:	4b11      	ldr	r3, [pc, #68]	; (406fc4 <main+0x834>)
  406f80:	4798      	blx	r3
			start_timer(TMR_DEBUG, ((1 * SECONDS)/2));
  406f82:	2000      	movs	r0, #0
  406f84:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
  406f88:	4b07      	ldr	r3, [pc, #28]	; (406fa8 <main+0x818>)
  406f8a:	4798      	blx	r3
			ioport_toggle_pin_level(EXAMPLE_LED_GPIO);
  406f8c:	2050      	movs	r0, #80	; 0x50
  406f8e:	4b0e      	ldr	r3, [pc, #56]	; (406fc8 <main+0x838>)
  406f90:	4798      	blx	r3
		}
		
		service_ecdbg_input();
  406f92:	4b0e      	ldr	r3, [pc, #56]	; (406fcc <main+0x83c>)
  406f94:	4798      	blx	r3

	} //while(true)
  406f96:	e447      	b.n	406828 <main+0x98>
  406f98:	204016e0 	.word	0x204016e0
  406f9c:	204016cc 	.word	0x204016cc
  406fa0:	00404591 	.word	0x00404591
  406fa4:	204009c4 	.word	0x204009c4
  406fa8:	0040320d 	.word	0x0040320d
  406fac:	204009c3 	.word	0x204009c3
  406fb0:	00402a45 	.word	0x00402a45
  406fb4:	204009c2 	.word	0x204009c2
  406fb8:	0040d140 	.word	0x0040d140
  406fbc:	004026b1 	.word	0x004026b1
  406fc0:	00403315 	.word	0x00403315
  406fc4:	00403351 	.word	0x00403351
  406fc8:	004042b5 	.word	0x004042b5
  406fcc:	004063e9 	.word	0x004063e9

00406fd0 <__libc_init_array>:
  406fd0:	b570      	push	{r4, r5, r6, lr}
  406fd2:	4e0f      	ldr	r6, [pc, #60]	; (407010 <__libc_init_array+0x40>)
  406fd4:	4d0f      	ldr	r5, [pc, #60]	; (407014 <__libc_init_array+0x44>)
  406fd6:	1b76      	subs	r6, r6, r5
  406fd8:	10b6      	asrs	r6, r6, #2
  406fda:	bf18      	it	ne
  406fdc:	2400      	movne	r4, #0
  406fde:	d005      	beq.n	406fec <__libc_init_array+0x1c>
  406fe0:	3401      	adds	r4, #1
  406fe2:	f855 3b04 	ldr.w	r3, [r5], #4
  406fe6:	4798      	blx	r3
  406fe8:	42a6      	cmp	r6, r4
  406fea:	d1f9      	bne.n	406fe0 <__libc_init_array+0x10>
  406fec:	4e0a      	ldr	r6, [pc, #40]	; (407018 <__libc_init_array+0x48>)
  406fee:	f006 fa7f 	bl	40d4f0 <_init>
  406ff2:	4d0a      	ldr	r5, [pc, #40]	; (40701c <__libc_init_array+0x4c>)
  406ff4:	1b76      	subs	r6, r6, r5
  406ff6:	10b6      	asrs	r6, r6, #2
  406ff8:	bf18      	it	ne
  406ffa:	2400      	movne	r4, #0
  406ffc:	d006      	beq.n	40700c <__libc_init_array+0x3c>
  406ffe:	3401      	adds	r4, #1
  407000:	f855 3b04 	ldr.w	r3, [r5], #4
  407004:	4798      	blx	r3
  407006:	42a6      	cmp	r6, r4
  407008:	d1f9      	bne.n	406ffe <__libc_init_array+0x2e>
  40700a:	bd70      	pop	{r4, r5, r6, pc}
  40700c:	bd70      	pop	{r4, r5, r6, pc}
  40700e:	bf00      	nop
  407010:	0040d4fc 	.word	0x0040d4fc
  407014:	0040d4fc 	.word	0x0040d4fc
  407018:	0040d504 	.word	0x0040d504
  40701c:	0040d4fc 	.word	0x0040d4fc

00407020 <memset>:
  407020:	0783      	lsls	r3, r0, #30
  407022:	b470      	push	{r4, r5, r6}
  407024:	d049      	beq.n	4070ba <memset+0x9a>
  407026:	1e54      	subs	r4, r2, #1
  407028:	2a00      	cmp	r2, #0
  40702a:	d044      	beq.n	4070b6 <memset+0x96>
  40702c:	b2cd      	uxtb	r5, r1
  40702e:	4603      	mov	r3, r0
  407030:	e002      	b.n	407038 <memset+0x18>
  407032:	2c00      	cmp	r4, #0
  407034:	d03f      	beq.n	4070b6 <memset+0x96>
  407036:	4614      	mov	r4, r2
  407038:	f803 5b01 	strb.w	r5, [r3], #1
  40703c:	f013 0f03 	tst.w	r3, #3
  407040:	f104 32ff 	add.w	r2, r4, #4294967295
  407044:	d1f5      	bne.n	407032 <memset+0x12>
  407046:	2c03      	cmp	r4, #3
  407048:	d92e      	bls.n	4070a8 <memset+0x88>
  40704a:	b2cd      	uxtb	r5, r1
  40704c:	2c0f      	cmp	r4, #15
  40704e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  407052:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  407056:	d919      	bls.n	40708c <memset+0x6c>
  407058:	f103 0210 	add.w	r2, r3, #16
  40705c:	4626      	mov	r6, r4
  40705e:	3e10      	subs	r6, #16
  407060:	f842 5c10 	str.w	r5, [r2, #-16]
  407064:	f842 5c0c 	str.w	r5, [r2, #-12]
  407068:	3210      	adds	r2, #16
  40706a:	2e0f      	cmp	r6, #15
  40706c:	f842 5c18 	str.w	r5, [r2, #-24]
  407070:	f842 5c14 	str.w	r5, [r2, #-20]
  407074:	d8f3      	bhi.n	40705e <memset+0x3e>
  407076:	f1a4 0210 	sub.w	r2, r4, #16
  40707a:	f004 040f 	and.w	r4, r4, #15
  40707e:	f022 020f 	bic.w	r2, r2, #15
  407082:	2c03      	cmp	r4, #3
  407084:	f102 0210 	add.w	r2, r2, #16
  407088:	4413      	add	r3, r2
  40708a:	d90d      	bls.n	4070a8 <memset+0x88>
  40708c:	461e      	mov	r6, r3
  40708e:	4622      	mov	r2, r4
  407090:	3a04      	subs	r2, #4
  407092:	f846 5b04 	str.w	r5, [r6], #4
  407096:	2a03      	cmp	r2, #3
  407098:	d8fa      	bhi.n	407090 <memset+0x70>
  40709a:	1f22      	subs	r2, r4, #4
  40709c:	f004 0403 	and.w	r4, r4, #3
  4070a0:	f022 0203 	bic.w	r2, r2, #3
  4070a4:	3204      	adds	r2, #4
  4070a6:	4413      	add	r3, r2
  4070a8:	b12c      	cbz	r4, 4070b6 <memset+0x96>
  4070aa:	b2c9      	uxtb	r1, r1
  4070ac:	441c      	add	r4, r3
  4070ae:	f803 1b01 	strb.w	r1, [r3], #1
  4070b2:	42a3      	cmp	r3, r4
  4070b4:	d1fb      	bne.n	4070ae <memset+0x8e>
  4070b6:	bc70      	pop	{r4, r5, r6}
  4070b8:	4770      	bx	lr
  4070ba:	4614      	mov	r4, r2
  4070bc:	4603      	mov	r3, r0
  4070be:	e7c2      	b.n	407046 <memset+0x26>

004070c0 <_puts_r>:
  4070c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4070c2:	4604      	mov	r4, r0
  4070c4:	b089      	sub	sp, #36	; 0x24
  4070c6:	4608      	mov	r0, r1
  4070c8:	460d      	mov	r5, r1
  4070ca:	f000 f8dd 	bl	407288 <strlen>
  4070ce:	68a3      	ldr	r3, [r4, #8]
  4070d0:	2701      	movs	r7, #1
  4070d2:	2102      	movs	r1, #2
  4070d4:	899a      	ldrh	r2, [r3, #12]
  4070d6:	ae04      	add	r6, sp, #16
  4070d8:	eb00 0c07 	add.w	ip, r0, r7
  4070dc:	f8df e03c 	ldr.w	lr, [pc, #60]	; 40711c <_puts_r+0x5c>
  4070e0:	9102      	str	r1, [sp, #8]
  4070e2:	0491      	lsls	r1, r2, #18
  4070e4:	9504      	str	r5, [sp, #16]
  4070e6:	9005      	str	r0, [sp, #20]
  4070e8:	f8cd c00c 	str.w	ip, [sp, #12]
  4070ec:	f8cd e018 	str.w	lr, [sp, #24]
  4070f0:	9707      	str	r7, [sp, #28]
  4070f2:	9601      	str	r6, [sp, #4]
  4070f4:	d406      	bmi.n	407104 <_puts_r+0x44>
  4070f6:	6e59      	ldr	r1, [r3, #100]	; 0x64
  4070f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4070fc:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  407100:	819a      	strh	r2, [r3, #12]
  407102:	6659      	str	r1, [r3, #100]	; 0x64
  407104:	4620      	mov	r0, r4
  407106:	4619      	mov	r1, r3
  407108:	aa01      	add	r2, sp, #4
  40710a:	f002 ff05 	bl	409f18 <__sfvwrite_r>
  40710e:	2800      	cmp	r0, #0
  407110:	bf14      	ite	ne
  407112:	f04f 30ff 	movne.w	r0, #4294967295
  407116:	200a      	moveq	r0, #10
  407118:	b009      	add	sp, #36	; 0x24
  40711a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40711c:	0040d368 	.word	0x0040d368

00407120 <puts>:
  407120:	4b02      	ldr	r3, [pc, #8]	; (40712c <puts+0xc>)
  407122:	4601      	mov	r1, r0
  407124:	6818      	ldr	r0, [r3, #0]
  407126:	f7ff bfcb 	b.w	4070c0 <_puts_r>
  40712a:	bf00      	nop
  40712c:	204004c8 	.word	0x204004c8

00407130 <setbuf>:
  407130:	2900      	cmp	r1, #0
  407132:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407136:	bf0c      	ite	eq
  407138:	2202      	moveq	r2, #2
  40713a:	2200      	movne	r2, #0
  40713c:	f000 b800 	b.w	407140 <setvbuf>

00407140 <setvbuf>:
  407140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407144:	4e3b      	ldr	r6, [pc, #236]	; (407234 <setvbuf+0xf4>)
  407146:	4604      	mov	r4, r0
  407148:	460d      	mov	r5, r1
  40714a:	4690      	mov	r8, r2
  40714c:	6837      	ldr	r7, [r6, #0]
  40714e:	461e      	mov	r6, r3
  407150:	b117      	cbz	r7, 407158 <setvbuf+0x18>
  407152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  407154:	2b00      	cmp	r3, #0
  407156:	d03f      	beq.n	4071d8 <setvbuf+0x98>
  407158:	f1b8 0f02 	cmp.w	r8, #2
  40715c:	d832      	bhi.n	4071c4 <setvbuf+0x84>
  40715e:	ea5f 79d6 	movs.w	r9, r6, lsr #31
  407162:	d12f      	bne.n	4071c4 <setvbuf+0x84>
  407164:	4621      	mov	r1, r4
  407166:	4638      	mov	r0, r7
  407168:	f002 fcf6 	bl	409b58 <_fflush_r>
  40716c:	89a1      	ldrh	r1, [r4, #12]
  40716e:	f8c4 9004 	str.w	r9, [r4, #4]
  407172:	060b      	lsls	r3, r1, #24
  407174:	f8c4 9018 	str.w	r9, [r4, #24]
  407178:	d428      	bmi.n	4071cc <setvbuf+0x8c>
  40717a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  40717e:	f1b8 0f02 	cmp.w	r8, #2
  407182:	b289      	uxth	r1, r1
  407184:	81a1      	strh	r1, [r4, #12]
  407186:	d02b      	beq.n	4071e0 <setvbuf+0xa0>
  407188:	2d00      	cmp	r5, #0
  40718a:	d037      	beq.n	4071fc <setvbuf+0xbc>
  40718c:	f1b8 0f01 	cmp.w	r8, #1
  407190:	d012      	beq.n	4071b8 <setvbuf+0x78>
  407192:	b289      	uxth	r1, r1
  407194:	4b28      	ldr	r3, [pc, #160]	; (407238 <setvbuf+0xf8>)
  407196:	f001 0008 	and.w	r0, r1, #8
  40719a:	63fb      	str	r3, [r7, #60]	; 0x3c
  40719c:	6025      	str	r5, [r4, #0]
  40719e:	b280      	uxth	r0, r0
  4071a0:	6125      	str	r5, [r4, #16]
  4071a2:	6166      	str	r6, [r4, #20]
  4071a4:	b180      	cbz	r0, 4071c8 <setvbuf+0x88>
  4071a6:	f011 0f03 	tst.w	r1, #3
  4071aa:	f04f 0000 	mov.w	r0, #0
  4071ae:	bf18      	it	ne
  4071b0:	4606      	movne	r6, r0
  4071b2:	60a6      	str	r6, [r4, #8]
  4071b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071b8:	f041 0101 	orr.w	r1, r1, #1
  4071bc:	4273      	negs	r3, r6
  4071be:	81a1      	strh	r1, [r4, #12]
  4071c0:	61a3      	str	r3, [r4, #24]
  4071c2:	e7e6      	b.n	407192 <setvbuf+0x52>
  4071c4:	f04f 30ff 	mov.w	r0, #4294967295
  4071c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071cc:	6921      	ldr	r1, [r4, #16]
  4071ce:	4638      	mov	r0, r7
  4071d0:	f002 fdca 	bl	409d68 <_free_r>
  4071d4:	89a1      	ldrh	r1, [r4, #12]
  4071d6:	e7d0      	b.n	40717a <setvbuf+0x3a>
  4071d8:	4638      	mov	r0, r7
  4071da:	f002 fd57 	bl	409c8c <__sinit>
  4071de:	e7bb      	b.n	407158 <setvbuf+0x18>
  4071e0:	2000      	movs	r0, #0
  4071e2:	f104 0343 	add.w	r3, r4, #67	; 0x43
  4071e6:	f041 0102 	orr.w	r1, r1, #2
  4071ea:	2500      	movs	r5, #0
  4071ec:	2201      	movs	r2, #1
  4071ee:	81a1      	strh	r1, [r4, #12]
  4071f0:	60a5      	str	r5, [r4, #8]
  4071f2:	6023      	str	r3, [r4, #0]
  4071f4:	6123      	str	r3, [r4, #16]
  4071f6:	6162      	str	r2, [r4, #20]
  4071f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071fc:	2e00      	cmp	r6, #0
  4071fe:	bf08      	it	eq
  407200:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  407204:	4630      	mov	r0, r6
  407206:	f003 f8b7 	bl	40a378 <malloc>
  40720a:	4605      	mov	r5, r0
  40720c:	b128      	cbz	r0, 40721a <setvbuf+0xda>
  40720e:	89a1      	ldrh	r1, [r4, #12]
  407210:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  407214:	b289      	uxth	r1, r1
  407216:	81a1      	strh	r1, [r4, #12]
  407218:	e7b8      	b.n	40718c <setvbuf+0x4c>
  40721a:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40721e:	f003 f8ab 	bl	40a378 <malloc>
  407222:	4605      	mov	r5, r0
  407224:	b918      	cbnz	r0, 40722e <setvbuf+0xee>
  407226:	89a1      	ldrh	r1, [r4, #12]
  407228:	f04f 30ff 	mov.w	r0, #4294967295
  40722c:	e7d9      	b.n	4071e2 <setvbuf+0xa2>
  40722e:	f44f 6680 	mov.w	r6, #1024	; 0x400
  407232:	e7ec      	b.n	40720e <setvbuf+0xce>
  407234:	204004c8 	.word	0x204004c8
  407238:	00409b85 	.word	0x00409b85

0040723c <sprintf>:
  40723c:	b40e      	push	{r1, r2, r3}
  40723e:	b5f0      	push	{r4, r5, r6, r7, lr}
  407240:	b09c      	sub	sp, #112	; 0x70
  407242:	4b10      	ldr	r3, [pc, #64]	; (407284 <sprintf+0x48>)
  407244:	4606      	mov	r6, r0
  407246:	f44f 7e02 	mov.w	lr, #520	; 0x208
  40724a:	ac21      	add	r4, sp, #132	; 0x84
  40724c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  407250:	f64f 77ff 	movw	r7, #65535	; 0xffff
  407254:	6818      	ldr	r0, [r3, #0]
  407256:	f854 2b04 	ldr.w	r2, [r4], #4
  40725a:	a902      	add	r1, sp, #8
  40725c:	9602      	str	r6, [sp, #8]
  40725e:	4623      	mov	r3, r4
  407260:	9606      	str	r6, [sp, #24]
  407262:	9401      	str	r4, [sp, #4]
  407264:	f8ad e014 	strh.w	lr, [sp, #20]
  407268:	9504      	str	r5, [sp, #16]
  40726a:	9507      	str	r5, [sp, #28]
  40726c:	f8ad 7016 	strh.w	r7, [sp, #22]
  407270:	f000 f86c 	bl	40734c <_svfprintf_r>
  407274:	9b02      	ldr	r3, [sp, #8]
  407276:	2200      	movs	r2, #0
  407278:	701a      	strb	r2, [r3, #0]
  40727a:	b01c      	add	sp, #112	; 0x70
  40727c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  407280:	b003      	add	sp, #12
  407282:	4770      	bx	lr
  407284:	204004c8 	.word	0x204004c8

00407288 <strlen>:
  407288:	f020 0103 	bic.w	r1, r0, #3
  40728c:	f010 0003 	ands.w	r0, r0, #3
  407290:	f1c0 0000 	rsb	r0, r0, #0
  407294:	f851 3b04 	ldr.w	r3, [r1], #4
  407298:	f100 0c04 	add.w	ip, r0, #4
  40729c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4072a0:	f06f 0200 	mvn.w	r2, #0
  4072a4:	bf1c      	itt	ne
  4072a6:	fa22 f20c 	lsrne.w	r2, r2, ip
  4072aa:	4313      	orrne	r3, r2
  4072ac:	f04f 0c01 	mov.w	ip, #1
  4072b0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4072b4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4072b8:	eba3 020c 	sub.w	r2, r3, ip
  4072bc:	ea22 0203 	bic.w	r2, r2, r3
  4072c0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4072c4:	bf04      	itt	eq
  4072c6:	f851 3b04 	ldreq.w	r3, [r1], #4
  4072ca:	3004      	addeq	r0, #4
  4072cc:	d0f4      	beq.n	4072b8 <strlen+0x30>
  4072ce:	f1c2 0100 	rsb	r1, r2, #0
  4072d2:	ea02 0201 	and.w	r2, r2, r1
  4072d6:	fab2 f282 	clz	r2, r2
  4072da:	f1c2 021f 	rsb	r2, r2, #31
  4072de:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4072e2:	4770      	bx	lr

004072e4 <strncpy>:
  4072e4:	ea40 0301 	orr.w	r3, r0, r1
  4072e8:	079b      	lsls	r3, r3, #30
  4072ea:	b470      	push	{r4, r5, r6}
  4072ec:	d12b      	bne.n	407346 <strncpy+0x62>
  4072ee:	2a03      	cmp	r2, #3
  4072f0:	d929      	bls.n	407346 <strncpy+0x62>
  4072f2:	460b      	mov	r3, r1
  4072f4:	4606      	mov	r6, r0
  4072f6:	4619      	mov	r1, r3
  4072f8:	f853 5b04 	ldr.w	r5, [r3], #4
  4072fc:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
  407300:	ea24 0405 	bic.w	r4, r4, r5
  407304:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  407308:	d105      	bne.n	407316 <strncpy+0x32>
  40730a:	3a04      	subs	r2, #4
  40730c:	f846 5b04 	str.w	r5, [r6], #4
  407310:	4619      	mov	r1, r3
  407312:	2a03      	cmp	r2, #3
  407314:	d8ef      	bhi.n	4072f6 <strncpy+0x12>
  407316:	b1a2      	cbz	r2, 407342 <strncpy+0x5e>
  407318:	780c      	ldrb	r4, [r1, #0]
  40731a:	3a01      	subs	r2, #1
  40731c:	1c73      	adds	r3, r6, #1
  40731e:	3101      	adds	r1, #1
  407320:	7034      	strb	r4, [r6, #0]
  407322:	b13c      	cbz	r4, 407334 <strncpy+0x50>
  407324:	b16a      	cbz	r2, 407342 <strncpy+0x5e>
  407326:	f811 4b01 	ldrb.w	r4, [r1], #1
  40732a:	3a01      	subs	r2, #1
  40732c:	f803 4b01 	strb.w	r4, [r3], #1
  407330:	2c00      	cmp	r4, #0
  407332:	d1f7      	bne.n	407324 <strncpy+0x40>
  407334:	b12a      	cbz	r2, 407342 <strncpy+0x5e>
  407336:	441a      	add	r2, r3
  407338:	2100      	movs	r1, #0
  40733a:	f803 1b01 	strb.w	r1, [r3], #1
  40733e:	4293      	cmp	r3, r2
  407340:	d1fb      	bne.n	40733a <strncpy+0x56>
  407342:	bc70      	pop	{r4, r5, r6}
  407344:	4770      	bx	lr
  407346:	4606      	mov	r6, r0
  407348:	e7e5      	b.n	407316 <strncpy+0x32>
  40734a:	bf00      	nop

0040734c <_svfprintf_r>:
  40734c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407350:	b0c1      	sub	sp, #260	; 0x104
  407352:	4689      	mov	r9, r1
  407354:	9208      	str	r2, [sp, #32]
  407356:	930c      	str	r3, [sp, #48]	; 0x30
  407358:	9009      	str	r0, [sp, #36]	; 0x24
  40735a:	f002 ff97 	bl	40a28c <_localeconv_r>
  40735e:	6803      	ldr	r3, [r0, #0]
  407360:	4618      	mov	r0, r3
  407362:	9316      	str	r3, [sp, #88]	; 0x58
  407364:	f7ff ff90 	bl	407288 <strlen>
  407368:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  40736c:	9017      	str	r0, [sp, #92]	; 0x5c
  40736e:	061d      	lsls	r5, r3, #24
  407370:	d504      	bpl.n	40737c <_svfprintf_r+0x30>
  407372:	f8d9 3010 	ldr.w	r3, [r9, #16]
  407376:	2b00      	cmp	r3, #0
  407378:	f001 8080 	beq.w	40847c <_svfprintf_r+0x1130>
  40737c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407380:	2300      	movs	r3, #0
  407382:	46c3      	mov	fp, r8
  407384:	9313      	str	r3, [sp, #76]	; 0x4c
  407386:	9314      	str	r3, [sp, #80]	; 0x50
  407388:	9312      	str	r3, [sp, #72]	; 0x48
  40738a:	9315      	str	r3, [sp, #84]	; 0x54
  40738c:	9319      	str	r3, [sp, #100]	; 0x64
  40738e:	930a      	str	r3, [sp, #40]	; 0x28
  407390:	9325      	str	r3, [sp, #148]	; 0x94
  407392:	9324      	str	r3, [sp, #144]	; 0x90
  407394:	f8cd 808c 	str.w	r8, [sp, #140]	; 0x8c
  407398:	9a08      	ldr	r2, [sp, #32]
  40739a:	7813      	ldrb	r3, [r2, #0]
  40739c:	2b25      	cmp	r3, #37	; 0x25
  40739e:	f000 80a6 	beq.w	4074ee <_svfprintf_r+0x1a2>
  4073a2:	b90b      	cbnz	r3, 4073a8 <_svfprintf_r+0x5c>
  4073a4:	e0a3      	b.n	4074ee <_svfprintf_r+0x1a2>
  4073a6:	b11b      	cbz	r3, 4073b0 <_svfprintf_r+0x64>
  4073a8:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4073ac:	2b25      	cmp	r3, #37	; 0x25
  4073ae:	d1fa      	bne.n	4073a6 <_svfprintf_r+0x5a>
  4073b0:	9908      	ldr	r1, [sp, #32]
  4073b2:	4614      	mov	r4, r2
  4073b4:	1a55      	subs	r5, r2, r1
  4073b6:	d010      	beq.n	4073da <_svfprintf_r+0x8e>
  4073b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4073ba:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4073bc:	3301      	adds	r3, #1
  4073be:	f8cb 1000 	str.w	r1, [fp]
  4073c2:	442a      	add	r2, r5
  4073c4:	f8cb 5004 	str.w	r5, [fp, #4]
  4073c8:	2b07      	cmp	r3, #7
  4073ca:	9324      	str	r3, [sp, #144]	; 0x90
  4073cc:	9225      	str	r2, [sp, #148]	; 0x94
  4073ce:	dc73      	bgt.n	4074b8 <_svfprintf_r+0x16c>
  4073d0:	f10b 0b08 	add.w	fp, fp, #8
  4073d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4073d6:	442b      	add	r3, r5
  4073d8:	930a      	str	r3, [sp, #40]	; 0x28
  4073da:	7823      	ldrb	r3, [r4, #0]
  4073dc:	2b00      	cmp	r3, #0
  4073de:	d073      	beq.n	4074c8 <_svfprintf_r+0x17c>
  4073e0:	2300      	movs	r3, #0
  4073e2:	f04f 3cff 	mov.w	ip, #4294967295
  4073e6:	1c61      	adds	r1, r4, #1
  4073e8:	7866      	ldrb	r6, [r4, #1]
  4073ea:	461a      	mov	r2, r3
  4073ec:	4664      	mov	r4, ip
  4073ee:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4073f2:	930b      	str	r3, [sp, #44]	; 0x2c
  4073f4:	9306      	str	r3, [sp, #24]
  4073f6:	1c4b      	adds	r3, r1, #1
  4073f8:	f1a6 0120 	sub.w	r1, r6, #32
  4073fc:	2958      	cmp	r1, #88	; 0x58
  4073fe:	f200 83b2 	bhi.w	407b66 <_svfprintf_r+0x81a>
  407402:	e8df f011 	tbh	[pc, r1, lsl #1]
  407406:	0319      	.short	0x0319
  407408:	03b003b0 	.word	0x03b003b0
  40740c:	03b00320 	.word	0x03b00320
  407410:	03b003b0 	.word	0x03b003b0
  407414:	03b003b0 	.word	0x03b003b0
  407418:	024003b0 	.word	0x024003b0
  40741c:	03b001fb 	.word	0x03b001fb
  407420:	01ff01e2 	.word	0x01ff01e2
  407424:	032703b0 	.word	0x032703b0
  407428:	032e032e 	.word	0x032e032e
  40742c:	032e032e 	.word	0x032e032e
  407430:	032e032e 	.word	0x032e032e
  407434:	032e032e 	.word	0x032e032e
  407438:	03b0032e 	.word	0x03b0032e
  40743c:	03b003b0 	.word	0x03b003b0
  407440:	03b003b0 	.word	0x03b003b0
  407444:	03b003b0 	.word	0x03b003b0
  407448:	03b003b0 	.word	0x03b003b0
  40744c:	033d03b0 	.word	0x033d03b0
  407450:	03b00365 	.word	0x03b00365
  407454:	03b00365 	.word	0x03b00365
  407458:	03b003b0 	.word	0x03b003b0
  40745c:	02fe03b0 	.word	0x02fe03b0
  407460:	03b003b0 	.word	0x03b003b0
  407464:	03b00293 	.word	0x03b00293
  407468:	03b003b0 	.word	0x03b003b0
  40746c:	03b003b0 	.word	0x03b003b0
  407470:	03b002b0 	.word	0x03b002b0
  407474:	02c603b0 	.word	0x02c603b0
  407478:	03b003b0 	.word	0x03b003b0
  40747c:	03b003b0 	.word	0x03b003b0
  407480:	03b003b0 	.word	0x03b003b0
  407484:	03b003b0 	.word	0x03b003b0
  407488:	03b003b0 	.word	0x03b003b0
  40748c:	021802eb 	.word	0x021802eb
  407490:	03650365 	.word	0x03650365
  407494:	024e0365 	.word	0x024e0365
  407498:	03b00218 	.word	0x03b00218
  40749c:	023603b0 	.word	0x023603b0
  4074a0:	026003b0 	.word	0x026003b0
  4074a4:	039901e9 	.word	0x039901e9
  4074a8:	03b00259 	.word	0x03b00259
  4074ac:	03b00272 	.word	0x03b00272
  4074b0:	03b00076 	.word	0x03b00076
  4074b4:	030503b0 	.word	0x030503b0
  4074b8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4074ba:	4649      	mov	r1, r9
  4074bc:	aa23      	add	r2, sp, #140	; 0x8c
  4074be:	f004 f8d3 	bl	40b668 <__ssprint_r>
  4074c2:	b940      	cbnz	r0, 4074d6 <_svfprintf_r+0x18a>
  4074c4:	46c3      	mov	fp, r8
  4074c6:	e785      	b.n	4073d4 <_svfprintf_r+0x88>
  4074c8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4074ca:	b123      	cbz	r3, 4074d6 <_svfprintf_r+0x18a>
  4074cc:	9809      	ldr	r0, [sp, #36]	; 0x24
  4074ce:	4649      	mov	r1, r9
  4074d0:	aa23      	add	r2, sp, #140	; 0x8c
  4074d2:	f004 f8c9 	bl	40b668 <__ssprint_r>
  4074d6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  4074da:	f013 0f40 	tst.w	r3, #64	; 0x40
  4074de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4074e0:	bf18      	it	ne
  4074e2:	f04f 33ff 	movne.w	r3, #4294967295
  4074e6:	4618      	mov	r0, r3
  4074e8:	b041      	add	sp, #260	; 0x104
  4074ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074ee:	9c08      	ldr	r4, [sp, #32]
  4074f0:	e773      	b.n	4073da <_svfprintf_r+0x8e>
  4074f2:	9308      	str	r3, [sp, #32]
  4074f4:	46a4      	mov	ip, r4
  4074f6:	9b06      	ldr	r3, [sp, #24]
  4074f8:	0698      	lsls	r0, r3, #26
  4074fa:	f140 823e 	bpl.w	40797a <_svfprintf_r+0x62e>
  4074fe:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407500:	2301      	movs	r3, #1
  407502:	3707      	adds	r7, #7
  407504:	f027 0207 	bic.w	r2, r7, #7
  407508:	f102 0108 	add.w	r1, r2, #8
  40750c:	e9d2 4500 	ldrd	r4, r5, [r2]
  407510:	910c      	str	r1, [sp, #48]	; 0x30
  407512:	2200      	movs	r2, #0
  407514:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  407518:	4617      	mov	r7, r2
  40751a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40751e:	f1bc 0f00 	cmp.w	ip, #0
  407522:	db03      	blt.n	40752c <_svfprintf_r+0x1e0>
  407524:	9a06      	ldr	r2, [sp, #24]
  407526:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40752a:	9206      	str	r2, [sp, #24]
  40752c:	f1bc 0f00 	cmp.w	ip, #0
  407530:	f040 83ac 	bne.w	407c8c <_svfprintf_r+0x940>
  407534:	ea54 0205 	orrs.w	r2, r4, r5
  407538:	bf14      	ite	ne
  40753a:	2201      	movne	r2, #1
  40753c:	2200      	moveq	r2, #0
  40753e:	2a00      	cmp	r2, #0
  407540:	f040 83a4 	bne.w	407c8c <_svfprintf_r+0x940>
  407544:	2b00      	cmp	r3, #0
  407546:	f040 8460 	bne.w	407e0a <_svfprintf_r+0xabe>
  40754a:	9a06      	ldr	r2, [sp, #24]
  40754c:	07d2      	lsls	r2, r2, #31
  40754e:	f140 84fd 	bpl.w	407f4c <_svfprintf_r+0xc00>
  407552:	f50d 7a80 	add.w	sl, sp, #256	; 0x100
  407556:	2330      	movs	r3, #48	; 0x30
  407558:	f80a 3d41 	strb.w	r3, [sl, #-65]!
  40755c:	ebca 0408 	rsb	r4, sl, r8
  407560:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  407564:	45a4      	cmp	ip, r4
  407566:	4663      	mov	r3, ip
  407568:	bfb8      	it	lt
  40756a:	4623      	movlt	r3, r4
  40756c:	9307      	str	r3, [sp, #28]
  40756e:	2300      	movs	r3, #0
  407570:	9311      	str	r3, [sp, #68]	; 0x44
  407572:	b117      	cbz	r7, 40757a <_svfprintf_r+0x22e>
  407574:	9b07      	ldr	r3, [sp, #28]
  407576:	3301      	adds	r3, #1
  407578:	9307      	str	r3, [sp, #28]
  40757a:	9b06      	ldr	r3, [sp, #24]
  40757c:	f013 0302 	ands.w	r3, r3, #2
  407580:	930d      	str	r3, [sp, #52]	; 0x34
  407582:	d002      	beq.n	40758a <_svfprintf_r+0x23e>
  407584:	9b07      	ldr	r3, [sp, #28]
  407586:	3302      	adds	r3, #2
  407588:	9307      	str	r3, [sp, #28]
  40758a:	9b06      	ldr	r3, [sp, #24]
  40758c:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  407590:	930e      	str	r3, [sp, #56]	; 0x38
  407592:	f040 8307 	bne.w	407ba4 <_svfprintf_r+0x858>
  407596:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407598:	9a07      	ldr	r2, [sp, #28]
  40759a:	ebc2 0a03 	rsb	sl, r2, r3
  40759e:	f1ba 0f00 	cmp.w	sl, #0
  4075a2:	f340 82ff 	ble.w	407ba4 <_svfprintf_r+0x858>
  4075a6:	f1ba 0f10 	cmp.w	sl, #16
  4075aa:	9925      	ldr	r1, [sp, #148]	; 0x94
  4075ac:	f340 87dd 	ble.w	40856a <_svfprintf_r+0x121e>
  4075b0:	4fbf      	ldr	r7, [pc, #764]	; (4078b0 <_svfprintf_r+0x564>)
  4075b2:	2510      	movs	r5, #16
  4075b4:	9618      	str	r6, [sp, #96]	; 0x60
  4075b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4075b8:	463e      	mov	r6, r7
  4075ba:	4627      	mov	r7, r4
  4075bc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4075be:	e004      	b.n	4075ca <_svfprintf_r+0x27e>
  4075c0:	f1aa 0a10 	sub.w	sl, sl, #16
  4075c4:	f1ba 0f10 	cmp.w	sl, #16
  4075c8:	dd1b      	ble.n	407602 <_svfprintf_r+0x2b6>
  4075ca:	3201      	adds	r2, #1
  4075cc:	3110      	adds	r1, #16
  4075ce:	f8cb 6000 	str.w	r6, [fp]
  4075d2:	f10b 0b08 	add.w	fp, fp, #8
  4075d6:	2a07      	cmp	r2, #7
  4075d8:	f84b 5c04 	str.w	r5, [fp, #-4]
  4075dc:	9125      	str	r1, [sp, #148]	; 0x94
  4075de:	9224      	str	r2, [sp, #144]	; 0x90
  4075e0:	ddee      	ble.n	4075c0 <_svfprintf_r+0x274>
  4075e2:	4620      	mov	r0, r4
  4075e4:	4649      	mov	r1, r9
  4075e6:	aa23      	add	r2, sp, #140	; 0x8c
  4075e8:	46c3      	mov	fp, r8
  4075ea:	f004 f83d 	bl	40b668 <__ssprint_r>
  4075ee:	2800      	cmp	r0, #0
  4075f0:	f47f af71 	bne.w	4074d6 <_svfprintf_r+0x18a>
  4075f4:	f1aa 0a10 	sub.w	sl, sl, #16
  4075f8:	9925      	ldr	r1, [sp, #148]	; 0x94
  4075fa:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4075fc:	f1ba 0f10 	cmp.w	sl, #16
  407600:	dce3      	bgt.n	4075ca <_svfprintf_r+0x27e>
  407602:	463c      	mov	r4, r7
  407604:	4637      	mov	r7, r6
  407606:	9e18      	ldr	r6, [sp, #96]	; 0x60
  407608:	3201      	adds	r2, #1
  40760a:	eb0a 0c01 	add.w	ip, sl, r1
  40760e:	f8cb 7000 	str.w	r7, [fp]
  407612:	2a07      	cmp	r2, #7
  407614:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407618:	9224      	str	r2, [sp, #144]	; 0x90
  40761a:	f8cb a004 	str.w	sl, [fp, #4]
  40761e:	f300 82b6 	bgt.w	407b8e <_svfprintf_r+0x842>
  407622:	f10b 0b08 	add.w	fp, fp, #8
  407626:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40762a:	b197      	cbz	r7, 407652 <_svfprintf_r+0x306>
  40762c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40762e:	2201      	movs	r2, #1
  407630:	f10c 0c01 	add.w	ip, ip, #1
  407634:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  407638:	4413      	add	r3, r2
  40763a:	f8cb 2004 	str.w	r2, [fp, #4]
  40763e:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407642:	2b07      	cmp	r3, #7
  407644:	f8cb 1000 	str.w	r1, [fp]
  407648:	9324      	str	r3, [sp, #144]	; 0x90
  40764a:	f300 83fb 	bgt.w	407e44 <_svfprintf_r+0xaf8>
  40764e:	f10b 0b08 	add.w	fp, fp, #8
  407652:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407654:	b18b      	cbz	r3, 40767a <_svfprintf_r+0x32e>
  407656:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407658:	f10c 0c02 	add.w	ip, ip, #2
  40765c:	a91c      	add	r1, sp, #112	; 0x70
  40765e:	2202      	movs	r2, #2
  407660:	3301      	adds	r3, #1
  407662:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407666:	f8cb 1000 	str.w	r1, [fp]
  40766a:	2b07      	cmp	r3, #7
  40766c:	9324      	str	r3, [sp, #144]	; 0x90
  40766e:	f8cb 2004 	str.w	r2, [fp, #4]
  407672:	f300 83db 	bgt.w	407e2c <_svfprintf_r+0xae0>
  407676:	f10b 0b08 	add.w	fp, fp, #8
  40767a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40767c:	2b80      	cmp	r3, #128	; 0x80
  40767e:	f000 8321 	beq.w	407cc4 <_svfprintf_r+0x978>
  407682:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407684:	1b1f      	subs	r7, r3, r4
  407686:	2f00      	cmp	r7, #0
  407688:	dd37      	ble.n	4076fa <_svfprintf_r+0x3ae>
  40768a:	2f10      	cmp	r7, #16
  40768c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40768e:	f340 85ec 	ble.w	40826a <_svfprintf_r+0xf1e>
  407692:	940d      	str	r4, [sp, #52]	; 0x34
  407694:	f04f 0a10 	mov.w	sl, #16
  407698:	4d86      	ldr	r5, [pc, #536]	; (4078b4 <_svfprintf_r+0x568>)
  40769a:	4662      	mov	r2, ip
  40769c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40769e:	e002      	b.n	4076a6 <_svfprintf_r+0x35a>
  4076a0:	3f10      	subs	r7, #16
  4076a2:	2f10      	cmp	r7, #16
  4076a4:	dd19      	ble.n	4076da <_svfprintf_r+0x38e>
  4076a6:	3301      	adds	r3, #1
  4076a8:	3210      	adds	r2, #16
  4076aa:	f8cb 5000 	str.w	r5, [fp]
  4076ae:	f10b 0b08 	add.w	fp, fp, #8
  4076b2:	2b07      	cmp	r3, #7
  4076b4:	f84b ac04 	str.w	sl, [fp, #-4]
  4076b8:	9225      	str	r2, [sp, #148]	; 0x94
  4076ba:	9324      	str	r3, [sp, #144]	; 0x90
  4076bc:	ddf0      	ble.n	4076a0 <_svfprintf_r+0x354>
  4076be:	4620      	mov	r0, r4
  4076c0:	4649      	mov	r1, r9
  4076c2:	aa23      	add	r2, sp, #140	; 0x8c
  4076c4:	46c3      	mov	fp, r8
  4076c6:	f003 ffcf 	bl	40b668 <__ssprint_r>
  4076ca:	2800      	cmp	r0, #0
  4076cc:	f47f af03 	bne.w	4074d6 <_svfprintf_r+0x18a>
  4076d0:	3f10      	subs	r7, #16
  4076d2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4076d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4076d6:	2f10      	cmp	r7, #16
  4076d8:	dce5      	bgt.n	4076a6 <_svfprintf_r+0x35a>
  4076da:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  4076dc:	4694      	mov	ip, r2
  4076de:	3301      	adds	r3, #1
  4076e0:	44bc      	add	ip, r7
  4076e2:	f8cb 5000 	str.w	r5, [fp]
  4076e6:	2b07      	cmp	r3, #7
  4076e8:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  4076ec:	9324      	str	r3, [sp, #144]	; 0x90
  4076ee:	f8cb 7004 	str.w	r7, [fp, #4]
  4076f2:	f300 838f 	bgt.w	407e14 <_svfprintf_r+0xac8>
  4076f6:	f10b 0b08 	add.w	fp, fp, #8
  4076fa:	9b06      	ldr	r3, [sp, #24]
  4076fc:	05df      	lsls	r7, r3, #23
  4076fe:	f100 8254 	bmi.w	407baa <_svfprintf_r+0x85e>
  407702:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407704:	44a4      	add	ip, r4
  407706:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407708:	3301      	adds	r3, #1
  40770a:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40770e:	f8cb 2000 	str.w	r2, [fp]
  407712:	2b07      	cmp	r3, #7
  407714:	f8cb 4004 	str.w	r4, [fp, #4]
  407718:	9324      	str	r3, [sp, #144]	; 0x90
  40771a:	f300 8360 	bgt.w	407dde <_svfprintf_r+0xa92>
  40771e:	f10b 0b08 	add.w	fp, fp, #8
  407722:	9b06      	ldr	r3, [sp, #24]
  407724:	075a      	lsls	r2, r3, #29
  407726:	d540      	bpl.n	4077aa <_svfprintf_r+0x45e>
  407728:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40772a:	9a07      	ldr	r2, [sp, #28]
  40772c:	1a9c      	subs	r4, r3, r2
  40772e:	2c00      	cmp	r4, #0
  407730:	dd3b      	ble.n	4077aa <_svfprintf_r+0x45e>
  407732:	2c10      	cmp	r4, #16
  407734:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407736:	f340 876b 	ble.w	408610 <_svfprintf_r+0x12c4>
  40773a:	2510      	movs	r5, #16
  40773c:	4f5c      	ldr	r7, [pc, #368]	; (4078b0 <_svfprintf_r+0x564>)
  40773e:	4662      	mov	r2, ip
  407740:	9e09      	ldr	r6, [sp, #36]	; 0x24
  407742:	e002      	b.n	40774a <_svfprintf_r+0x3fe>
  407744:	3c10      	subs	r4, #16
  407746:	2c10      	cmp	r4, #16
  407748:	dd19      	ble.n	40777e <_svfprintf_r+0x432>
  40774a:	3301      	adds	r3, #1
  40774c:	3210      	adds	r2, #16
  40774e:	f8cb 7000 	str.w	r7, [fp]
  407752:	f10b 0b08 	add.w	fp, fp, #8
  407756:	2b07      	cmp	r3, #7
  407758:	f84b 5c04 	str.w	r5, [fp, #-4]
  40775c:	9225      	str	r2, [sp, #148]	; 0x94
  40775e:	9324      	str	r3, [sp, #144]	; 0x90
  407760:	ddf0      	ble.n	407744 <_svfprintf_r+0x3f8>
  407762:	4630      	mov	r0, r6
  407764:	4649      	mov	r1, r9
  407766:	aa23      	add	r2, sp, #140	; 0x8c
  407768:	46c3      	mov	fp, r8
  40776a:	f003 ff7d 	bl	40b668 <__ssprint_r>
  40776e:	2800      	cmp	r0, #0
  407770:	f47f aeb1 	bne.w	4074d6 <_svfprintf_r+0x18a>
  407774:	3c10      	subs	r4, #16
  407776:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407778:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40777a:	2c10      	cmp	r4, #16
  40777c:	dce5      	bgt.n	40774a <_svfprintf_r+0x3fe>
  40777e:	4694      	mov	ip, r2
  407780:	3301      	adds	r3, #1
  407782:	44a4      	add	ip, r4
  407784:	f8cb 7000 	str.w	r7, [fp]
  407788:	2b07      	cmp	r3, #7
  40778a:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40778e:	9324      	str	r3, [sp, #144]	; 0x90
  407790:	f8cb 4004 	str.w	r4, [fp, #4]
  407794:	dd09      	ble.n	4077aa <_svfprintf_r+0x45e>
  407796:	9809      	ldr	r0, [sp, #36]	; 0x24
  407798:	4649      	mov	r1, r9
  40779a:	aa23      	add	r2, sp, #140	; 0x8c
  40779c:	f003 ff64 	bl	40b668 <__ssprint_r>
  4077a0:	2800      	cmp	r0, #0
  4077a2:	f47f ae98 	bne.w	4074d6 <_svfprintf_r+0x18a>
  4077a6:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  4077aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4077ac:	9a07      	ldr	r2, [sp, #28]
  4077ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4077b0:	428a      	cmp	r2, r1
  4077b2:	bfac      	ite	ge
  4077b4:	189b      	addge	r3, r3, r2
  4077b6:	185b      	addlt	r3, r3, r1
  4077b8:	930a      	str	r3, [sp, #40]	; 0x28
  4077ba:	f1bc 0f00 	cmp.w	ip, #0
  4077be:	f040 831a 	bne.w	407df6 <_svfprintf_r+0xaaa>
  4077c2:	2300      	movs	r3, #0
  4077c4:	46c3      	mov	fp, r8
  4077c6:	9324      	str	r3, [sp, #144]	; 0x90
  4077c8:	e5e6      	b.n	407398 <_svfprintf_r+0x4c>
  4077ca:	4619      	mov	r1, r3
  4077cc:	9806      	ldr	r0, [sp, #24]
  4077ce:	781e      	ldrb	r6, [r3, #0]
  4077d0:	f040 0004 	orr.w	r0, r0, #4
  4077d4:	9006      	str	r0, [sp, #24]
  4077d6:	e60e      	b.n	4073f6 <_svfprintf_r+0xaa>
  4077d8:	9308      	str	r3, [sp, #32]
  4077da:	46a4      	mov	ip, r4
  4077dc:	9b06      	ldr	r3, [sp, #24]
  4077de:	f013 0320 	ands.w	r3, r3, #32
  4077e2:	f000 80ae 	beq.w	407942 <_svfprintf_r+0x5f6>
  4077e6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4077e8:	2300      	movs	r3, #0
  4077ea:	3707      	adds	r7, #7
  4077ec:	f027 0207 	bic.w	r2, r7, #7
  4077f0:	f102 0108 	add.w	r1, r2, #8
  4077f4:	e9d2 4500 	ldrd	r4, r5, [r2]
  4077f8:	910c      	str	r1, [sp, #48]	; 0x30
  4077fa:	e68a      	b.n	407512 <_svfprintf_r+0x1c6>
  4077fc:	781e      	ldrb	r6, [r3, #0]
  4077fe:	4619      	mov	r1, r3
  407800:	222b      	movs	r2, #43	; 0x2b
  407802:	e5f8      	b.n	4073f6 <_svfprintf_r+0xaa>
  407804:	781e      	ldrb	r6, [r3, #0]
  407806:	1c59      	adds	r1, r3, #1
  407808:	2e2a      	cmp	r6, #42	; 0x2a
  40780a:	f001 8006 	beq.w	40881a <_svfprintf_r+0x14ce>
  40780e:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  407812:	460b      	mov	r3, r1
  407814:	2400      	movs	r4, #0
  407816:	2809      	cmp	r0, #9
  407818:	f63f adee 	bhi.w	4073f8 <_svfprintf_r+0xac>
  40781c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  407820:	f813 6b01 	ldrb.w	r6, [r3], #1
  407824:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  407828:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  40782c:	2809      	cmp	r0, #9
  40782e:	d9f5      	bls.n	40781c <_svfprintf_r+0x4d0>
  407830:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  407834:	e5e0      	b.n	4073f8 <_svfprintf_r+0xac>
  407836:	9308      	str	r3, [sp, #32]
  407838:	46a4      	mov	ip, r4
  40783a:	9b06      	ldr	r3, [sp, #24]
  40783c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407840:	069c      	lsls	r4, r3, #26
  407842:	f140 8129 	bpl.w	407a98 <_svfprintf_r+0x74c>
  407846:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407848:	3707      	adds	r7, #7
  40784a:	f027 0707 	bic.w	r7, r7, #7
  40784e:	e9d7 2300 	ldrd	r2, r3, [r7]
  407852:	f107 0108 	add.w	r1, r7, #8
  407856:	4614      	mov	r4, r2
  407858:	461d      	mov	r5, r3
  40785a:	910c      	str	r1, [sp, #48]	; 0x30
  40785c:	2a00      	cmp	r2, #0
  40785e:	f173 0300 	sbcs.w	r3, r3, #0
  407862:	f2c0 812a 	blt.w	407aba <_svfprintf_r+0x76e>
  407866:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40786a:	2301      	movs	r3, #1
  40786c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  407870:	e655      	b.n	40751e <_svfprintf_r+0x1d2>
  407872:	781e      	ldrb	r6, [r3, #0]
  407874:	9906      	ldr	r1, [sp, #24]
  407876:	2e6c      	cmp	r6, #108	; 0x6c
  407878:	f000 8557 	beq.w	40832a <_svfprintf_r+0xfde>
  40787c:	f041 0110 	orr.w	r1, r1, #16
  407880:	9106      	str	r1, [sp, #24]
  407882:	4619      	mov	r1, r3
  407884:	e5b7      	b.n	4073f6 <_svfprintf_r+0xaa>
  407886:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  407888:	6829      	ldr	r1, [r5, #0]
  40788a:	4608      	mov	r0, r1
  40788c:	910b      	str	r1, [sp, #44]	; 0x2c
  40788e:	4629      	mov	r1, r5
  407890:	2800      	cmp	r0, #0
  407892:	f101 0104 	add.w	r1, r1, #4
  407896:	f2c0 854f 	blt.w	408338 <_svfprintf_r+0xfec>
  40789a:	910c      	str	r1, [sp, #48]	; 0x30
  40789c:	4619      	mov	r1, r3
  40789e:	781e      	ldrb	r6, [r3, #0]
  4078a0:	e5a9      	b.n	4073f6 <_svfprintf_r+0xaa>
  4078a2:	9906      	ldr	r1, [sp, #24]
  4078a4:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  4078a8:	9106      	str	r1, [sp, #24]
  4078aa:	4619      	mov	r1, r3
  4078ac:	781e      	ldrb	r6, [r3, #0]
  4078ae:	e5a2      	b.n	4073f6 <_svfprintf_r+0xaa>
  4078b0:	0040d37c 	.word	0x0040d37c
  4078b4:	0040d36c 	.word	0x0040d36c
  4078b8:	9906      	ldr	r1, [sp, #24]
  4078ba:	f041 0120 	orr.w	r1, r1, #32
  4078be:	9106      	str	r1, [sp, #24]
  4078c0:	4619      	mov	r1, r3
  4078c2:	781e      	ldrb	r6, [r3, #0]
  4078c4:	e597      	b.n	4073f6 <_svfprintf_r+0xaa>
  4078c6:	9308      	str	r3, [sp, #32]
  4078c8:	9b06      	ldr	r3, [sp, #24]
  4078ca:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4078ce:	069e      	lsls	r6, r3, #26
  4078d0:	f140 84a4 	bpl.w	40821c <_svfprintf_r+0xed0>
  4078d4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4078d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4078d8:	17cd      	asrs	r5, r1, #31
  4078da:	4608      	mov	r0, r1
  4078dc:	6813      	ldr	r3, [r2, #0]
  4078de:	3204      	adds	r2, #4
  4078e0:	4629      	mov	r1, r5
  4078e2:	920c      	str	r2, [sp, #48]	; 0x30
  4078e4:	e9c3 0100 	strd	r0, r1, [r3]
  4078e8:	e556      	b.n	407398 <_svfprintf_r+0x4c>
  4078ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4078ec:	2500      	movs	r5, #0
  4078ee:	9308      	str	r3, [sp, #32]
  4078f0:	6813      	ldr	r3, [r2, #0]
  4078f2:	1d17      	adds	r7, r2, #4
  4078f4:	f88d 506f 	strb.w	r5, [sp, #111]	; 0x6f
  4078f8:	930f      	str	r3, [sp, #60]	; 0x3c
  4078fa:	2b00      	cmp	r3, #0
  4078fc:	f000 867a 	beq.w	4085f4 <_svfprintf_r+0x12a8>
  407900:	2c00      	cmp	r4, #0
  407902:	980f      	ldr	r0, [sp, #60]	; 0x3c
  407904:	f2c0 8624 	blt.w	408550 <_svfprintf_r+0x1204>
  407908:	4629      	mov	r1, r5
  40790a:	4622      	mov	r2, r4
  40790c:	f002 ffe8 	bl	40a8e0 <memchr>
  407910:	2800      	cmp	r0, #0
  407912:	f000 86df 	beq.w	4086d4 <_svfprintf_r+0x1388>
  407916:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407918:	970c      	str	r7, [sp, #48]	; 0x30
  40791a:	1ac4      	subs	r4, r0, r3
  40791c:	9510      	str	r5, [sp, #64]	; 0x40
  40791e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  407922:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  407926:	9511      	str	r5, [sp, #68]	; 0x44
  407928:	9307      	str	r3, [sp, #28]
  40792a:	e622      	b.n	407572 <_svfprintf_r+0x226>
  40792c:	9308      	str	r3, [sp, #32]
  40792e:	46a4      	mov	ip, r4
  407930:	9b06      	ldr	r3, [sp, #24]
  407932:	f043 0310 	orr.w	r3, r3, #16
  407936:	9306      	str	r3, [sp, #24]
  407938:	9b06      	ldr	r3, [sp, #24]
  40793a:	f013 0320 	ands.w	r3, r3, #32
  40793e:	f47f af52 	bne.w	4077e6 <_svfprintf_r+0x49a>
  407942:	9a06      	ldr	r2, [sp, #24]
  407944:	f012 0210 	ands.w	r2, r2, #16
  407948:	f040 8352 	bne.w	407ff0 <_svfprintf_r+0xca4>
  40794c:	9b06      	ldr	r3, [sp, #24]
  40794e:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  407952:	f000 834d 	beq.w	407ff0 <_svfprintf_r+0xca4>
  407956:	990c      	ldr	r1, [sp, #48]	; 0x30
  407958:	4613      	mov	r3, r2
  40795a:	2500      	movs	r5, #0
  40795c:	460a      	mov	r2, r1
  40795e:	880c      	ldrh	r4, [r1, #0]
  407960:	3204      	adds	r2, #4
  407962:	920c      	str	r2, [sp, #48]	; 0x30
  407964:	e5d5      	b.n	407512 <_svfprintf_r+0x1c6>
  407966:	9308      	str	r3, [sp, #32]
  407968:	46a4      	mov	ip, r4
  40796a:	9b06      	ldr	r3, [sp, #24]
  40796c:	f043 0310 	orr.w	r3, r3, #16
  407970:	9306      	str	r3, [sp, #24]
  407972:	9b06      	ldr	r3, [sp, #24]
  407974:	0698      	lsls	r0, r3, #26
  407976:	f53f adc2 	bmi.w	4074fe <_svfprintf_r+0x1b2>
  40797a:	9b06      	ldr	r3, [sp, #24]
  40797c:	06d9      	lsls	r1, r3, #27
  40797e:	f140 8432 	bpl.w	4081e6 <_svfprintf_r+0xe9a>
  407982:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407984:	4613      	mov	r3, r2
  407986:	3204      	adds	r2, #4
  407988:	681c      	ldr	r4, [r3, #0]
  40798a:	2500      	movs	r5, #0
  40798c:	2301      	movs	r3, #1
  40798e:	920c      	str	r2, [sp, #48]	; 0x30
  407990:	e5bf      	b.n	407512 <_svfprintf_r+0x1c6>
  407992:	9308      	str	r3, [sp, #32]
  407994:	46a4      	mov	ip, r4
  407996:	4bb7      	ldr	r3, [pc, #732]	; (407c74 <_svfprintf_r+0x928>)
  407998:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40799c:	9315      	str	r3, [sp, #84]	; 0x54
  40799e:	9b06      	ldr	r3, [sp, #24]
  4079a0:	069a      	lsls	r2, r3, #26
  4079a2:	d53e      	bpl.n	407a22 <_svfprintf_r+0x6d6>
  4079a4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4079a6:	3707      	adds	r7, #7
  4079a8:	f027 0307 	bic.w	r3, r7, #7
  4079ac:	f103 0208 	add.w	r2, r3, #8
  4079b0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4079b4:	920c      	str	r2, [sp, #48]	; 0x30
  4079b6:	9b06      	ldr	r3, [sp, #24]
  4079b8:	07df      	lsls	r7, r3, #31
  4079ba:	f140 8268 	bpl.w	407e8e <_svfprintf_r+0xb42>
  4079be:	ea54 0305 	orrs.w	r3, r4, r5
  4079c2:	f000 8264 	beq.w	407e8e <_svfprintf_r+0xb42>
  4079c6:	9b06      	ldr	r3, [sp, #24]
  4079c8:	2230      	movs	r2, #48	; 0x30
  4079ca:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  4079ce:	f043 0302 	orr.w	r3, r3, #2
  4079d2:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  4079d6:	9306      	str	r3, [sp, #24]
  4079d8:	2302      	movs	r3, #2
  4079da:	e59a      	b.n	407512 <_svfprintf_r+0x1c6>
  4079dc:	990c      	ldr	r1, [sp, #48]	; 0x30
  4079de:	2001      	movs	r0, #1
  4079e0:	9308      	str	r3, [sp, #32]
  4079e2:	2300      	movs	r3, #0
  4079e4:	680a      	ldr	r2, [r1, #0]
  4079e6:	3104      	adds	r1, #4
  4079e8:	461f      	mov	r7, r3
  4079ea:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4079ee:	9310      	str	r3, [sp, #64]	; 0x40
  4079f0:	4604      	mov	r4, r0
  4079f2:	9311      	str	r3, [sp, #68]	; 0x44
  4079f4:	ab26      	add	r3, sp, #152	; 0x98
  4079f6:	9007      	str	r0, [sp, #28]
  4079f8:	910c      	str	r1, [sp, #48]	; 0x30
  4079fa:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4079fe:	930f      	str	r3, [sp, #60]	; 0x3c
  407a00:	e5bb      	b.n	40757a <_svfprintf_r+0x22e>
  407a02:	9906      	ldr	r1, [sp, #24]
  407a04:	f041 0108 	orr.w	r1, r1, #8
  407a08:	9106      	str	r1, [sp, #24]
  407a0a:	4619      	mov	r1, r3
  407a0c:	781e      	ldrb	r6, [r3, #0]
  407a0e:	e4f2      	b.n	4073f6 <_svfprintf_r+0xaa>
  407a10:	9308      	str	r3, [sp, #32]
  407a12:	46a4      	mov	ip, r4
  407a14:	4b98      	ldr	r3, [pc, #608]	; (407c78 <_svfprintf_r+0x92c>)
  407a16:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407a1a:	9315      	str	r3, [sp, #84]	; 0x54
  407a1c:	9b06      	ldr	r3, [sp, #24]
  407a1e:	069a      	lsls	r2, r3, #26
  407a20:	d4c0      	bmi.n	4079a4 <_svfprintf_r+0x658>
  407a22:	9b06      	ldr	r3, [sp, #24]
  407a24:	06db      	lsls	r3, r3, #27
  407a26:	f140 83ec 	bpl.w	408202 <_svfprintf_r+0xeb6>
  407a2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407a2c:	2500      	movs	r5, #0
  407a2e:	4613      	mov	r3, r2
  407a30:	6814      	ldr	r4, [r2, #0]
  407a32:	3304      	adds	r3, #4
  407a34:	930c      	str	r3, [sp, #48]	; 0x30
  407a36:	e7be      	b.n	4079b6 <_svfprintf_r+0x66a>
  407a38:	781e      	ldrb	r6, [r3, #0]
  407a3a:	4619      	mov	r1, r3
  407a3c:	2a00      	cmp	r2, #0
  407a3e:	f47f acda 	bne.w	4073f6 <_svfprintf_r+0xaa>
  407a42:	2220      	movs	r2, #32
  407a44:	e4d7      	b.n	4073f6 <_svfprintf_r+0xaa>
  407a46:	9906      	ldr	r1, [sp, #24]
  407a48:	f041 0101 	orr.w	r1, r1, #1
  407a4c:	9106      	str	r1, [sp, #24]
  407a4e:	4619      	mov	r1, r3
  407a50:	781e      	ldrb	r6, [r3, #0]
  407a52:	e4d0      	b.n	4073f6 <_svfprintf_r+0xaa>
  407a54:	9906      	ldr	r1, [sp, #24]
  407a56:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  407a5a:	9106      	str	r1, [sp, #24]
  407a5c:	4619      	mov	r1, r3
  407a5e:	781e      	ldrb	r6, [r3, #0]
  407a60:	e4c9      	b.n	4073f6 <_svfprintf_r+0xaa>
  407a62:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  407a66:	2100      	movs	r1, #0
  407a68:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  407a6c:	f813 6b01 	ldrb.w	r6, [r3], #1
  407a70:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  407a74:	f1a6 0030 	sub.w	r0, r6, #48	; 0x30
  407a78:	2809      	cmp	r0, #9
  407a7a:	d9f5      	bls.n	407a68 <_svfprintf_r+0x71c>
  407a7c:	910b      	str	r1, [sp, #44]	; 0x2c
  407a7e:	e4bb      	b.n	4073f8 <_svfprintf_r+0xac>
  407a80:	9308      	str	r3, [sp, #32]
  407a82:	46a4      	mov	ip, r4
  407a84:	9b06      	ldr	r3, [sp, #24]
  407a86:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407a8a:	f043 0310 	orr.w	r3, r3, #16
  407a8e:	9306      	str	r3, [sp, #24]
  407a90:	9b06      	ldr	r3, [sp, #24]
  407a92:	069c      	lsls	r4, r3, #26
  407a94:	f53f aed7 	bmi.w	407846 <_svfprintf_r+0x4fa>
  407a98:	9b06      	ldr	r3, [sp, #24]
  407a9a:	06d8      	lsls	r0, r3, #27
  407a9c:	f140 83d5 	bpl.w	40824a <_svfprintf_r+0xefe>
  407aa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407aa2:	4613      	mov	r3, r2
  407aa4:	681c      	ldr	r4, [r3, #0]
  407aa6:	3304      	adds	r3, #4
  407aa8:	17e5      	asrs	r5, r4, #31
  407aaa:	4622      	mov	r2, r4
  407aac:	930c      	str	r3, [sp, #48]	; 0x30
  407aae:	2a00      	cmp	r2, #0
  407ab0:	462b      	mov	r3, r5
  407ab2:	f173 0300 	sbcs.w	r3, r3, #0
  407ab6:	f6bf aed6 	bge.w	407866 <_svfprintf_r+0x51a>
  407aba:	272d      	movs	r7, #45	; 0x2d
  407abc:	4264      	negs	r4, r4
  407abe:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  407ac2:	f04f 0301 	mov.w	r3, #1
  407ac6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  407aca:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  407ace:	e526      	b.n	40751e <_svfprintf_r+0x1d2>
  407ad0:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407ad2:	9308      	str	r3, [sp, #32]
  407ad4:	3707      	adds	r7, #7
  407ad6:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407ada:	f027 0307 	bic.w	r3, r7, #7
  407ade:	f103 0208 	add.w	r2, r3, #8
  407ae2:	920c      	str	r2, [sp, #48]	; 0x30
  407ae4:	681a      	ldr	r2, [r3, #0]
  407ae6:	9213      	str	r2, [sp, #76]	; 0x4c
  407ae8:	685b      	ldr	r3, [r3, #4]
  407aea:	9813      	ldr	r0, [sp, #76]	; 0x4c
  407aec:	9314      	str	r3, [sp, #80]	; 0x50
  407aee:	9914      	ldr	r1, [sp, #80]	; 0x50
  407af0:	9407      	str	r4, [sp, #28]
  407af2:	f003 fd41 	bl	40b578 <__fpclassifyd>
  407af6:	2801      	cmp	r0, #1
  407af8:	f8dd c01c 	ldr.w	ip, [sp, #28]
  407afc:	f040 8355 	bne.w	4081aa <_svfprintf_r+0xe5e>
  407b00:	9813      	ldr	r0, [sp, #76]	; 0x4c
  407b02:	2200      	movs	r2, #0
  407b04:	2300      	movs	r3, #0
  407b06:	9914      	ldr	r1, [sp, #80]	; 0x50
  407b08:	f004 fb9a 	bl	40c240 <__aeabi_dcmplt>
  407b0c:	2800      	cmp	r0, #0
  407b0e:	f040 8582 	bne.w	408616 <_svfprintf_r+0x12ca>
  407b12:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  407b16:	2303      	movs	r3, #3
  407b18:	9806      	ldr	r0, [sp, #24]
  407b1a:	4a58      	ldr	r2, [pc, #352]	; (407c7c <_svfprintf_r+0x930>)
  407b1c:	2100      	movs	r1, #0
  407b1e:	461c      	mov	r4, r3
  407b20:	9307      	str	r3, [sp, #28]
  407b22:	4b57      	ldr	r3, [pc, #348]	; (407c80 <_svfprintf_r+0x934>)
  407b24:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  407b28:	9110      	str	r1, [sp, #64]	; 0x40
  407b2a:	2e47      	cmp	r6, #71	; 0x47
  407b2c:	bfd8      	it	le
  407b2e:	461a      	movle	r2, r3
  407b30:	9006      	str	r0, [sp, #24]
  407b32:	9111      	str	r1, [sp, #68]	; 0x44
  407b34:	920f      	str	r2, [sp, #60]	; 0x3c
  407b36:	e51c      	b.n	407572 <_svfprintf_r+0x226>
  407b38:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  407b3a:	2230      	movs	r2, #48	; 0x30
  407b3c:	9806      	ldr	r0, [sp, #24]
  407b3e:	46a4      	mov	ip, r4
  407b40:	4629      	mov	r1, r5
  407b42:	9308      	str	r3, [sp, #32]
  407b44:	2378      	movs	r3, #120	; 0x78
  407b46:	f040 0002 	orr.w	r0, r0, #2
  407b4a:	3104      	adds	r1, #4
  407b4c:	682c      	ldr	r4, [r5, #0]
  407b4e:	461e      	mov	r6, r3
  407b50:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
  407b54:	4b48      	ldr	r3, [pc, #288]	; (407c78 <_svfprintf_r+0x92c>)
  407b56:	2500      	movs	r5, #0
  407b58:	9006      	str	r0, [sp, #24]
  407b5a:	9315      	str	r3, [sp, #84]	; 0x54
  407b5c:	2302      	movs	r3, #2
  407b5e:	910c      	str	r1, [sp, #48]	; 0x30
  407b60:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  407b64:	e4d5      	b.n	407512 <_svfprintf_r+0x1c6>
  407b66:	9308      	str	r3, [sp, #32]
  407b68:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  407b6c:	2e00      	cmp	r6, #0
  407b6e:	f43f acab 	beq.w	4074c8 <_svfprintf_r+0x17c>
  407b72:	2300      	movs	r3, #0
  407b74:	2201      	movs	r2, #1
  407b76:	a926      	add	r1, sp, #152	; 0x98
  407b78:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  407b7c:	9207      	str	r2, [sp, #28]
  407b7e:	461f      	mov	r7, r3
  407b80:	910f      	str	r1, [sp, #60]	; 0x3c
  407b82:	4614      	mov	r4, r2
  407b84:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  407b88:	9310      	str	r3, [sp, #64]	; 0x40
  407b8a:	9311      	str	r3, [sp, #68]	; 0x44
  407b8c:	e4f5      	b.n	40757a <_svfprintf_r+0x22e>
  407b8e:	9809      	ldr	r0, [sp, #36]	; 0x24
  407b90:	4649      	mov	r1, r9
  407b92:	aa23      	add	r2, sp, #140	; 0x8c
  407b94:	f003 fd68 	bl	40b668 <__ssprint_r>
  407b98:	2800      	cmp	r0, #0
  407b9a:	f47f ac9c 	bne.w	4074d6 <_svfprintf_r+0x18a>
  407b9e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  407ba2:	46c3      	mov	fp, r8
  407ba4:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  407ba8:	e53f      	b.n	40762a <_svfprintf_r+0x2de>
  407baa:	2e65      	cmp	r6, #101	; 0x65
  407bac:	f340 80c9 	ble.w	407d42 <_svfprintf_r+0x9f6>
  407bb0:	9813      	ldr	r0, [sp, #76]	; 0x4c
  407bb2:	2200      	movs	r2, #0
  407bb4:	2300      	movs	r3, #0
  407bb6:	9914      	ldr	r1, [sp, #80]	; 0x50
  407bb8:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
  407bbc:	f004 fb36 	bl	40c22c <__aeabi_dcmpeq>
  407bc0:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
  407bc4:	2800      	cmp	r0, #0
  407bc6:	f000 8165 	beq.w	407e94 <_svfprintf_r+0xb48>
  407bca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407bcc:	2201      	movs	r2, #1
  407bce:	f10c 0c01 	add.w	ip, ip, #1
  407bd2:	492c      	ldr	r1, [pc, #176]	; (407c84 <_svfprintf_r+0x938>)
  407bd4:	4413      	add	r3, r2
  407bd6:	f8cb 2004 	str.w	r2, [fp, #4]
  407bda:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407bde:	2b07      	cmp	r3, #7
  407be0:	f8cb 1000 	str.w	r1, [fp]
  407be4:	9324      	str	r3, [sp, #144]	; 0x90
  407be6:	f300 8343 	bgt.w	408270 <_svfprintf_r+0xf24>
  407bea:	f10b 0b08 	add.w	fp, fp, #8
  407bee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407bf0:	9a12      	ldr	r2, [sp, #72]	; 0x48
  407bf2:	4293      	cmp	r3, r2
  407bf4:	db03      	blt.n	407bfe <_svfprintf_r+0x8b2>
  407bf6:	9b06      	ldr	r3, [sp, #24]
  407bf8:	07de      	lsls	r6, r3, #31
  407bfa:	f57f ad92 	bpl.w	407722 <_svfprintf_r+0x3d6>
  407bfe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407c00:	9917      	ldr	r1, [sp, #92]	; 0x5c
  407c02:	3301      	adds	r3, #1
  407c04:	9a16      	ldr	r2, [sp, #88]	; 0x58
  407c06:	448c      	add	ip, r1
  407c08:	f8cb 1004 	str.w	r1, [fp, #4]
  407c0c:	2b07      	cmp	r3, #7
  407c0e:	f8cb 2000 	str.w	r2, [fp]
  407c12:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407c16:	9324      	str	r3, [sp, #144]	; 0x90
  407c18:	f300 841d 	bgt.w	408456 <_svfprintf_r+0x110a>
  407c1c:	f10b 0b08 	add.w	fp, fp, #8
  407c20:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407c22:	1e5c      	subs	r4, r3, #1
  407c24:	2c00      	cmp	r4, #0
  407c26:	f77f ad7c 	ble.w	407722 <_svfprintf_r+0x3d6>
  407c2a:	2c10      	cmp	r4, #16
  407c2c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407c2e:	f340 85bc 	ble.w	4087aa <_svfprintf_r+0x145e>
  407c32:	2610      	movs	r6, #16
  407c34:	4d14      	ldr	r5, [pc, #80]	; (407c88 <_svfprintf_r+0x93c>)
  407c36:	4662      	mov	r2, ip
  407c38:	9f09      	ldr	r7, [sp, #36]	; 0x24
  407c3a:	e003      	b.n	407c44 <_svfprintf_r+0x8f8>
  407c3c:	3c10      	subs	r4, #16
  407c3e:	2c10      	cmp	r4, #16
  407c40:	f340 81c8 	ble.w	407fd4 <_svfprintf_r+0xc88>
  407c44:	3301      	adds	r3, #1
  407c46:	3210      	adds	r2, #16
  407c48:	f8cb 5000 	str.w	r5, [fp]
  407c4c:	f10b 0b08 	add.w	fp, fp, #8
  407c50:	2b07      	cmp	r3, #7
  407c52:	f84b 6c04 	str.w	r6, [fp, #-4]
  407c56:	9225      	str	r2, [sp, #148]	; 0x94
  407c58:	9324      	str	r3, [sp, #144]	; 0x90
  407c5a:	ddef      	ble.n	407c3c <_svfprintf_r+0x8f0>
  407c5c:	4638      	mov	r0, r7
  407c5e:	4649      	mov	r1, r9
  407c60:	aa23      	add	r2, sp, #140	; 0x8c
  407c62:	46c3      	mov	fp, r8
  407c64:	f003 fd00 	bl	40b668 <__ssprint_r>
  407c68:	2800      	cmp	r0, #0
  407c6a:	f47f ac34 	bne.w	4074d6 <_svfprintf_r+0x18a>
  407c6e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407c70:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407c72:	e7e3      	b.n	407c3c <_svfprintf_r+0x8f0>
  407c74:	0040d39c 	.word	0x0040d39c
  407c78:	0040d3b0 	.word	0x0040d3b0
  407c7c:	0040d390 	.word	0x0040d390
  407c80:	0040d38c 	.word	0x0040d38c
  407c84:	0040d3cc 	.word	0x0040d3cc
  407c88:	0040d36c 	.word	0x0040d36c
  407c8c:	2b01      	cmp	r3, #1
  407c8e:	f000 814d 	beq.w	407f2c <_svfprintf_r+0xbe0>
  407c92:	2b02      	cmp	r3, #2
  407c94:	f040 80e3 	bne.w	407e5e <_svfprintf_r+0xb12>
  407c98:	46c2      	mov	sl, r8
  407c9a:	9815      	ldr	r0, [sp, #84]	; 0x54
  407c9c:	0923      	lsrs	r3, r4, #4
  407c9e:	f004 010f 	and.w	r1, r4, #15
  407ca2:	092a      	lsrs	r2, r5, #4
  407ca4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  407ca8:	4615      	mov	r5, r2
  407caa:	461c      	mov	r4, r3
  407cac:	5c43      	ldrb	r3, [r0, r1]
  407cae:	f80a 3d01 	strb.w	r3, [sl, #-1]!
  407cb2:	ea54 0305 	orrs.w	r3, r4, r5
  407cb6:	d1f1      	bne.n	407c9c <_svfprintf_r+0x950>
  407cb8:	4653      	mov	r3, sl
  407cba:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  407cbe:	ebc3 0408 	rsb	r4, r3, r8
  407cc2:	e44f      	b.n	407564 <_svfprintf_r+0x218>
  407cc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407cc6:	9a07      	ldr	r2, [sp, #28]
  407cc8:	1a9f      	subs	r7, r3, r2
  407cca:	2f00      	cmp	r7, #0
  407ccc:	f77f acd9 	ble.w	407682 <_svfprintf_r+0x336>
  407cd0:	2f10      	cmp	r7, #16
  407cd2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407cd4:	f340 84f9 	ble.w	4086ca <_svfprintf_r+0x137e>
  407cd8:	940d      	str	r4, [sp, #52]	; 0x34
  407cda:	f04f 0a10 	mov.w	sl, #16
  407cde:	4dc8      	ldr	r5, [pc, #800]	; (408000 <_svfprintf_r+0xcb4>)
  407ce0:	4662      	mov	r2, ip
  407ce2:	9c09      	ldr	r4, [sp, #36]	; 0x24
  407ce4:	e002      	b.n	407cec <_svfprintf_r+0x9a0>
  407ce6:	3f10      	subs	r7, #16
  407ce8:	2f10      	cmp	r7, #16
  407cea:	dd19      	ble.n	407d20 <_svfprintf_r+0x9d4>
  407cec:	3301      	adds	r3, #1
  407cee:	3210      	adds	r2, #16
  407cf0:	f8cb 5000 	str.w	r5, [fp]
  407cf4:	f10b 0b08 	add.w	fp, fp, #8
  407cf8:	2b07      	cmp	r3, #7
  407cfa:	f84b ac04 	str.w	sl, [fp, #-4]
  407cfe:	9225      	str	r2, [sp, #148]	; 0x94
  407d00:	9324      	str	r3, [sp, #144]	; 0x90
  407d02:	ddf0      	ble.n	407ce6 <_svfprintf_r+0x99a>
  407d04:	4620      	mov	r0, r4
  407d06:	4649      	mov	r1, r9
  407d08:	aa23      	add	r2, sp, #140	; 0x8c
  407d0a:	46c3      	mov	fp, r8
  407d0c:	f003 fcac 	bl	40b668 <__ssprint_r>
  407d10:	2800      	cmp	r0, #0
  407d12:	f47f abe0 	bne.w	4074d6 <_svfprintf_r+0x18a>
  407d16:	3f10      	subs	r7, #16
  407d18:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407d1a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407d1c:	2f10      	cmp	r7, #16
  407d1e:	dce5      	bgt.n	407cec <_svfprintf_r+0x9a0>
  407d20:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  407d22:	4694      	mov	ip, r2
  407d24:	3301      	adds	r3, #1
  407d26:	44bc      	add	ip, r7
  407d28:	f8cb 5000 	str.w	r5, [fp]
  407d2c:	2b07      	cmp	r3, #7
  407d2e:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407d32:	9324      	str	r3, [sp, #144]	; 0x90
  407d34:	f8cb 7004 	str.w	r7, [fp, #4]
  407d38:	f300 81fc 	bgt.w	408134 <_svfprintf_r+0xde8>
  407d3c:	f10b 0b08 	add.w	fp, fp, #8
  407d40:	e49f      	b.n	407682 <_svfprintf_r+0x336>
  407d42:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407d44:	f10c 0601 	add.w	r6, ip, #1
  407d48:	9c24      	ldr	r4, [sp, #144]	; 0x90
  407d4a:	2b01      	cmp	r3, #1
  407d4c:	f340 81c9 	ble.w	4080e2 <_svfprintf_r+0xd96>
  407d50:	2301      	movs	r3, #1
  407d52:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407d54:	9625      	str	r6, [sp, #148]	; 0x94
  407d56:	441c      	add	r4, r3
  407d58:	f8cb 2000 	str.w	r2, [fp]
  407d5c:	f8cb 3004 	str.w	r3, [fp, #4]
  407d60:	2c07      	cmp	r4, #7
  407d62:	9424      	str	r4, [sp, #144]	; 0x90
  407d64:	f300 81da 	bgt.w	40811c <_svfprintf_r+0xdd0>
  407d68:	f10b 0b08 	add.w	fp, fp, #8
  407d6c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  407d6e:	3401      	adds	r4, #1
  407d70:	9b16      	ldr	r3, [sp, #88]	; 0x58
  407d72:	4416      	add	r6, r2
  407d74:	2c07      	cmp	r4, #7
  407d76:	f8cb 3000 	str.w	r3, [fp]
  407d7a:	9625      	str	r6, [sp, #148]	; 0x94
  407d7c:	9424      	str	r4, [sp, #144]	; 0x90
  407d7e:	f8cb 2004 	str.w	r2, [fp, #4]
  407d82:	f300 81bf 	bgt.w	408104 <_svfprintf_r+0xdb8>
  407d86:	f10b 0b08 	add.w	fp, fp, #8
  407d8a:	2300      	movs	r3, #0
  407d8c:	9813      	ldr	r0, [sp, #76]	; 0x4c
  407d8e:	2200      	movs	r2, #0
  407d90:	9914      	ldr	r1, [sp, #80]	; 0x50
  407d92:	f004 fa4b 	bl	40c22c <__aeabi_dcmpeq>
  407d96:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407d98:	2800      	cmp	r0, #0
  407d9a:	f040 80dc 	bne.w	407f56 <_svfprintf_r+0xc0a>
  407d9e:	3b01      	subs	r3, #1
  407da0:	3401      	adds	r4, #1
  407da2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407da4:	441e      	add	r6, r3
  407da6:	2c07      	cmp	r4, #7
  407da8:	f102 0201 	add.w	r2, r2, #1
  407dac:	9424      	str	r4, [sp, #144]	; 0x90
  407dae:	9625      	str	r6, [sp, #148]	; 0x94
  407db0:	f8cb 2000 	str.w	r2, [fp]
  407db4:	f8cb 3004 	str.w	r3, [fp, #4]
  407db8:	f300 8100 	bgt.w	407fbc <_svfprintf_r+0xc70>
  407dbc:	f10b 0b08 	add.w	fp, fp, #8
  407dc0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  407dc2:	3401      	adds	r4, #1
  407dc4:	ab1f      	add	r3, sp, #124	; 0x7c
  407dc6:	eb06 0c02 	add.w	ip, r6, r2
  407dca:	2c07      	cmp	r4, #7
  407dcc:	f8cb 2004 	str.w	r2, [fp, #4]
  407dd0:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407dd4:	9424      	str	r4, [sp, #144]	; 0x90
  407dd6:	f8cb 3000 	str.w	r3, [fp]
  407dda:	f77f aca0 	ble.w	40771e <_svfprintf_r+0x3d2>
  407dde:	9809      	ldr	r0, [sp, #36]	; 0x24
  407de0:	4649      	mov	r1, r9
  407de2:	aa23      	add	r2, sp, #140	; 0x8c
  407de4:	f003 fc40 	bl	40b668 <__ssprint_r>
  407de8:	2800      	cmp	r0, #0
  407dea:	f47f ab74 	bne.w	4074d6 <_svfprintf_r+0x18a>
  407dee:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  407df2:	46c3      	mov	fp, r8
  407df4:	e495      	b.n	407722 <_svfprintf_r+0x3d6>
  407df6:	9809      	ldr	r0, [sp, #36]	; 0x24
  407df8:	4649      	mov	r1, r9
  407dfa:	aa23      	add	r2, sp, #140	; 0x8c
  407dfc:	f003 fc34 	bl	40b668 <__ssprint_r>
  407e00:	2800      	cmp	r0, #0
  407e02:	f43f acde 	beq.w	4077c2 <_svfprintf_r+0x476>
  407e06:	f7ff bb66 	b.w	4074d6 <_svfprintf_r+0x18a>
  407e0a:	4614      	mov	r4, r2
  407e0c:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  407e10:	f7ff bba8 	b.w	407564 <_svfprintf_r+0x218>
  407e14:	9809      	ldr	r0, [sp, #36]	; 0x24
  407e16:	4649      	mov	r1, r9
  407e18:	aa23      	add	r2, sp, #140	; 0x8c
  407e1a:	f003 fc25 	bl	40b668 <__ssprint_r>
  407e1e:	2800      	cmp	r0, #0
  407e20:	f47f ab59 	bne.w	4074d6 <_svfprintf_r+0x18a>
  407e24:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  407e28:	46c3      	mov	fp, r8
  407e2a:	e466      	b.n	4076fa <_svfprintf_r+0x3ae>
  407e2c:	9809      	ldr	r0, [sp, #36]	; 0x24
  407e2e:	4649      	mov	r1, r9
  407e30:	aa23      	add	r2, sp, #140	; 0x8c
  407e32:	f003 fc19 	bl	40b668 <__ssprint_r>
  407e36:	2800      	cmp	r0, #0
  407e38:	f47f ab4d 	bne.w	4074d6 <_svfprintf_r+0x18a>
  407e3c:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  407e40:	46c3      	mov	fp, r8
  407e42:	e41a      	b.n	40767a <_svfprintf_r+0x32e>
  407e44:	9809      	ldr	r0, [sp, #36]	; 0x24
  407e46:	4649      	mov	r1, r9
  407e48:	aa23      	add	r2, sp, #140	; 0x8c
  407e4a:	f003 fc0d 	bl	40b668 <__ssprint_r>
  407e4e:	2800      	cmp	r0, #0
  407e50:	f47f ab41 	bne.w	4074d6 <_svfprintf_r+0x18a>
  407e54:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  407e58:	46c3      	mov	fp, r8
  407e5a:	f7ff bbfa 	b.w	407652 <_svfprintf_r+0x306>
  407e5e:	4641      	mov	r1, r8
  407e60:	08e2      	lsrs	r2, r4, #3
  407e62:	f004 0307 	and.w	r3, r4, #7
  407e66:	08e8      	lsrs	r0, r5, #3
  407e68:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  407e6c:	3330      	adds	r3, #48	; 0x30
  407e6e:	4605      	mov	r5, r0
  407e70:	4614      	mov	r4, r2
  407e72:	f801 3d01 	strb.w	r3, [r1, #-1]!
  407e76:	ea54 0205 	orrs.w	r2, r4, r5
  407e7a:	d1f1      	bne.n	407e60 <_svfprintf_r+0xb14>
  407e7c:	9a06      	ldr	r2, [sp, #24]
  407e7e:	910f      	str	r1, [sp, #60]	; 0x3c
  407e80:	07d0      	lsls	r0, r2, #31
  407e82:	f100 8164 	bmi.w	40814e <_svfprintf_r+0xe02>
  407e86:	ebc1 0408 	rsb	r4, r1, r8
  407e8a:	f7ff bb6b 	b.w	407564 <_svfprintf_r+0x218>
  407e8e:	2302      	movs	r3, #2
  407e90:	f7ff bb3f 	b.w	407512 <_svfprintf_r+0x1c6>
  407e94:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  407e96:	2c00      	cmp	r4, #0
  407e98:	f340 81f6 	ble.w	408288 <_svfprintf_r+0xf3c>
  407e9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  407e9e:	9911      	ldr	r1, [sp, #68]	; 0x44
  407ea0:	4613      	mov	r3, r2
  407ea2:	428a      	cmp	r2, r1
  407ea4:	bfa8      	it	ge
  407ea6:	460b      	movge	r3, r1
  407ea8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  407eaa:	461c      	mov	r4, r3
  407eac:	188f      	adds	r7, r1, r2
  407eae:	2c00      	cmp	r4, #0
  407eb0:	dd0e      	ble.n	407ed0 <_svfprintf_r+0xb84>
  407eb2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407eb4:	44a4      	add	ip, r4
  407eb6:	f8cb 1000 	str.w	r1, [fp]
  407eba:	3301      	adds	r3, #1
  407ebc:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407ec0:	f8cb 4004 	str.w	r4, [fp, #4]
  407ec4:	2b07      	cmp	r3, #7
  407ec6:	9324      	str	r3, [sp, #144]	; 0x90
  407ec8:	f300 8353 	bgt.w	408572 <_svfprintf_r+0x1226>
  407ecc:	f10b 0b08 	add.w	fp, fp, #8
  407ed0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407ed2:	2c00      	cmp	r4, #0
  407ed4:	bfa8      	it	ge
  407ed6:	1b1b      	subge	r3, r3, r4
  407ed8:	2b00      	cmp	r3, #0
  407eda:	461c      	mov	r4, r3
  407edc:	f340 80a1 	ble.w	408022 <_svfprintf_r+0xcd6>
  407ee0:	2c10      	cmp	r4, #16
  407ee2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407ee4:	f340 846c 	ble.w	4087c0 <_svfprintf_r+0x1474>
  407ee8:	2610      	movs	r6, #16
  407eea:	4d45      	ldr	r5, [pc, #276]	; (408000 <_svfprintf_r+0xcb4>)
  407eec:	4662      	mov	r2, ip
  407eee:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  407ef2:	e003      	b.n	407efc <_svfprintf_r+0xbb0>
  407ef4:	3c10      	subs	r4, #16
  407ef6:	2c10      	cmp	r4, #16
  407ef8:	f340 8084 	ble.w	408004 <_svfprintf_r+0xcb8>
  407efc:	3301      	adds	r3, #1
  407efe:	3210      	adds	r2, #16
  407f00:	f8cb 5000 	str.w	r5, [fp]
  407f04:	f10b 0b08 	add.w	fp, fp, #8
  407f08:	2b07      	cmp	r3, #7
  407f0a:	f84b 6c04 	str.w	r6, [fp, #-4]
  407f0e:	9225      	str	r2, [sp, #148]	; 0x94
  407f10:	9324      	str	r3, [sp, #144]	; 0x90
  407f12:	ddef      	ble.n	407ef4 <_svfprintf_r+0xba8>
  407f14:	4650      	mov	r0, sl
  407f16:	4649      	mov	r1, r9
  407f18:	aa23      	add	r2, sp, #140	; 0x8c
  407f1a:	46c3      	mov	fp, r8
  407f1c:	f003 fba4 	bl	40b668 <__ssprint_r>
  407f20:	2800      	cmp	r0, #0
  407f22:	f47f aad8 	bne.w	4074d6 <_svfprintf_r+0x18a>
  407f26:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407f28:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407f2a:	e7e3      	b.n	407ef4 <_svfprintf_r+0xba8>
  407f2c:	2d00      	cmp	r5, #0
  407f2e:	bf08      	it	eq
  407f30:	2c0a      	cmpeq	r4, #10
  407f32:	f080 811a 	bcs.w	40816a <_svfprintf_r+0xe1e>
  407f36:	f50d 7a80 	add.w	sl, sp, #256	; 0x100
  407f3a:	3430      	adds	r4, #48	; 0x30
  407f3c:	f80a 4d41 	strb.w	r4, [sl, #-65]!
  407f40:	ebca 0408 	rsb	r4, sl, r8
  407f44:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  407f48:	f7ff bb0c 	b.w	407564 <_svfprintf_r+0x218>
  407f4c:	461c      	mov	r4, r3
  407f4e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  407f52:	f7ff bb07 	b.w	407564 <_svfprintf_r+0x218>
  407f56:	1e5f      	subs	r7, r3, #1
  407f58:	2f00      	cmp	r7, #0
  407f5a:	f77f af31 	ble.w	407dc0 <_svfprintf_r+0xa74>
  407f5e:	2f10      	cmp	r7, #16
  407f60:	4d27      	ldr	r5, [pc, #156]	; (408000 <_svfprintf_r+0xcb4>)
  407f62:	bfc8      	it	gt
  407f64:	f04f 0a10 	movgt.w	sl, #16
  407f68:	dc03      	bgt.n	407f72 <_svfprintf_r+0xc26>
  407f6a:	e01c      	b.n	407fa6 <_svfprintf_r+0xc5a>
  407f6c:	3f10      	subs	r7, #16
  407f6e:	2f10      	cmp	r7, #16
  407f70:	dd19      	ble.n	407fa6 <_svfprintf_r+0xc5a>
  407f72:	3401      	adds	r4, #1
  407f74:	3610      	adds	r6, #16
  407f76:	f8cb 5000 	str.w	r5, [fp]
  407f7a:	f10b 0b08 	add.w	fp, fp, #8
  407f7e:	2c07      	cmp	r4, #7
  407f80:	f84b ac04 	str.w	sl, [fp, #-4]
  407f84:	9625      	str	r6, [sp, #148]	; 0x94
  407f86:	9424      	str	r4, [sp, #144]	; 0x90
  407f88:	ddf0      	ble.n	407f6c <_svfprintf_r+0xc20>
  407f8a:	9809      	ldr	r0, [sp, #36]	; 0x24
  407f8c:	4649      	mov	r1, r9
  407f8e:	aa23      	add	r2, sp, #140	; 0x8c
  407f90:	46c3      	mov	fp, r8
  407f92:	f003 fb69 	bl	40b668 <__ssprint_r>
  407f96:	2800      	cmp	r0, #0
  407f98:	f47f aa9d 	bne.w	4074d6 <_svfprintf_r+0x18a>
  407f9c:	3f10      	subs	r7, #16
  407f9e:	9e25      	ldr	r6, [sp, #148]	; 0x94
  407fa0:	9c24      	ldr	r4, [sp, #144]	; 0x90
  407fa2:	2f10      	cmp	r7, #16
  407fa4:	dce5      	bgt.n	407f72 <_svfprintf_r+0xc26>
  407fa6:	3401      	adds	r4, #1
  407fa8:	443e      	add	r6, r7
  407faa:	f8cb 5000 	str.w	r5, [fp]
  407fae:	2c07      	cmp	r4, #7
  407fb0:	9625      	str	r6, [sp, #148]	; 0x94
  407fb2:	9424      	str	r4, [sp, #144]	; 0x90
  407fb4:	f8cb 7004 	str.w	r7, [fp, #4]
  407fb8:	f77f af00 	ble.w	407dbc <_svfprintf_r+0xa70>
  407fbc:	9809      	ldr	r0, [sp, #36]	; 0x24
  407fbe:	4649      	mov	r1, r9
  407fc0:	aa23      	add	r2, sp, #140	; 0x8c
  407fc2:	f003 fb51 	bl	40b668 <__ssprint_r>
  407fc6:	2800      	cmp	r0, #0
  407fc8:	f47f aa85 	bne.w	4074d6 <_svfprintf_r+0x18a>
  407fcc:	9e25      	ldr	r6, [sp, #148]	; 0x94
  407fce:	46c3      	mov	fp, r8
  407fd0:	9c24      	ldr	r4, [sp, #144]	; 0x90
  407fd2:	e6f5      	b.n	407dc0 <_svfprintf_r+0xa74>
  407fd4:	4694      	mov	ip, r2
  407fd6:	3301      	adds	r3, #1
  407fd8:	44a4      	add	ip, r4
  407fda:	f8cb 5000 	str.w	r5, [fp]
  407fde:	2b07      	cmp	r3, #7
  407fe0:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  407fe4:	9324      	str	r3, [sp, #144]	; 0x90
  407fe6:	f8cb 4004 	str.w	r4, [fp, #4]
  407fea:	f77f ab98 	ble.w	40771e <_svfprintf_r+0x3d2>
  407fee:	e6f6      	b.n	407dde <_svfprintf_r+0xa92>
  407ff0:	990c      	ldr	r1, [sp, #48]	; 0x30
  407ff2:	2500      	movs	r5, #0
  407ff4:	460a      	mov	r2, r1
  407ff6:	680c      	ldr	r4, [r1, #0]
  407ff8:	3204      	adds	r2, #4
  407ffa:	920c      	str	r2, [sp, #48]	; 0x30
  407ffc:	f7ff ba89 	b.w	407512 <_svfprintf_r+0x1c6>
  408000:	0040d36c 	.word	0x0040d36c
  408004:	4694      	mov	ip, r2
  408006:	3301      	adds	r3, #1
  408008:	44a4      	add	ip, r4
  40800a:	f8cb 5000 	str.w	r5, [fp]
  40800e:	2b07      	cmp	r3, #7
  408010:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  408014:	9324      	str	r3, [sp, #144]	; 0x90
  408016:	f8cb 4004 	str.w	r4, [fp, #4]
  40801a:	f300 82df 	bgt.w	4085dc <_svfprintf_r+0x1290>
  40801e:	f10b 0b08 	add.w	fp, fp, #8
  408022:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  408024:	9911      	ldr	r1, [sp, #68]	; 0x44
  408026:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408028:	440a      	add	r2, r1
  40802a:	4616      	mov	r6, r2
  40802c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40802e:	4293      	cmp	r3, r2
  408030:	db45      	blt.n	4080be <_svfprintf_r+0xd72>
  408032:	9a06      	ldr	r2, [sp, #24]
  408034:	07d0      	lsls	r0, r2, #31
  408036:	d442      	bmi.n	4080be <_svfprintf_r+0xd72>
  408038:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40803a:	1bbc      	subs	r4, r7, r6
  40803c:	1ad3      	subs	r3, r2, r3
  40803e:	429c      	cmp	r4, r3
  408040:	bfa8      	it	ge
  408042:	461c      	movge	r4, r3
  408044:	2c00      	cmp	r4, #0
  408046:	4625      	mov	r5, r4
  408048:	dd0e      	ble.n	408068 <_svfprintf_r+0xd1c>
  40804a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40804c:	44a4      	add	ip, r4
  40804e:	f8cb 6000 	str.w	r6, [fp]
  408052:	3201      	adds	r2, #1
  408054:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  408058:	f8cb 4004 	str.w	r4, [fp, #4]
  40805c:	2a07      	cmp	r2, #7
  40805e:	9224      	str	r2, [sp, #144]	; 0x90
  408060:	f300 82a0 	bgt.w	4085a4 <_svfprintf_r+0x1258>
  408064:	f10b 0b08 	add.w	fp, fp, #8
  408068:	2d00      	cmp	r5, #0
  40806a:	bfac      	ite	ge
  40806c:	1b5c      	subge	r4, r3, r5
  40806e:	461c      	movlt	r4, r3
  408070:	2c00      	cmp	r4, #0
  408072:	f77f ab56 	ble.w	407722 <_svfprintf_r+0x3d6>
  408076:	2c10      	cmp	r4, #16
  408078:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40807a:	f340 8396 	ble.w	4087aa <_svfprintf_r+0x145e>
  40807e:	2610      	movs	r6, #16
  408080:	4db1      	ldr	r5, [pc, #708]	; (408348 <_svfprintf_r+0xffc>)
  408082:	4662      	mov	r2, ip
  408084:	9f09      	ldr	r7, [sp, #36]	; 0x24
  408086:	e002      	b.n	40808e <_svfprintf_r+0xd42>
  408088:	3c10      	subs	r4, #16
  40808a:	2c10      	cmp	r4, #16
  40808c:	dda2      	ble.n	407fd4 <_svfprintf_r+0xc88>
  40808e:	3301      	adds	r3, #1
  408090:	3210      	adds	r2, #16
  408092:	f8cb 5000 	str.w	r5, [fp]
  408096:	f10b 0b08 	add.w	fp, fp, #8
  40809a:	2b07      	cmp	r3, #7
  40809c:	f84b 6c04 	str.w	r6, [fp, #-4]
  4080a0:	9225      	str	r2, [sp, #148]	; 0x94
  4080a2:	9324      	str	r3, [sp, #144]	; 0x90
  4080a4:	ddf0      	ble.n	408088 <_svfprintf_r+0xd3c>
  4080a6:	4638      	mov	r0, r7
  4080a8:	4649      	mov	r1, r9
  4080aa:	aa23      	add	r2, sp, #140	; 0x8c
  4080ac:	46c3      	mov	fp, r8
  4080ae:	f003 fadb 	bl	40b668 <__ssprint_r>
  4080b2:	2800      	cmp	r0, #0
  4080b4:	f47f aa0f 	bne.w	4074d6 <_svfprintf_r+0x18a>
  4080b8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4080ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4080bc:	e7e4      	b.n	408088 <_svfprintf_r+0xd3c>
  4080be:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4080c0:	9817      	ldr	r0, [sp, #92]	; 0x5c
  4080c2:	3201      	adds	r2, #1
  4080c4:	9916      	ldr	r1, [sp, #88]	; 0x58
  4080c6:	4484      	add	ip, r0
  4080c8:	f8cb 0004 	str.w	r0, [fp, #4]
  4080cc:	2a07      	cmp	r2, #7
  4080ce:	f8cb 1000 	str.w	r1, [fp]
  4080d2:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  4080d6:	9224      	str	r2, [sp, #144]	; 0x90
  4080d8:	f300 8273 	bgt.w	4085c2 <_svfprintf_r+0x1276>
  4080dc:	f10b 0b08 	add.w	fp, fp, #8
  4080e0:	e7aa      	b.n	408038 <_svfprintf_r+0xcec>
  4080e2:	9b06      	ldr	r3, [sp, #24]
  4080e4:	07d9      	lsls	r1, r3, #31
  4080e6:	f53f ae33 	bmi.w	407d50 <_svfprintf_r+0xa04>
  4080ea:	2301      	movs	r3, #1
  4080ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4080ee:	9625      	str	r6, [sp, #148]	; 0x94
  4080f0:	441c      	add	r4, r3
  4080f2:	f8cb 2000 	str.w	r2, [fp]
  4080f6:	f8cb 3004 	str.w	r3, [fp, #4]
  4080fa:	2c07      	cmp	r4, #7
  4080fc:	9424      	str	r4, [sp, #144]	; 0x90
  4080fe:	f77f ae5d 	ble.w	407dbc <_svfprintf_r+0xa70>
  408102:	e75b      	b.n	407fbc <_svfprintf_r+0xc70>
  408104:	9809      	ldr	r0, [sp, #36]	; 0x24
  408106:	4649      	mov	r1, r9
  408108:	aa23      	add	r2, sp, #140	; 0x8c
  40810a:	f003 faad 	bl	40b668 <__ssprint_r>
  40810e:	2800      	cmp	r0, #0
  408110:	f47f a9e1 	bne.w	4074d6 <_svfprintf_r+0x18a>
  408114:	9e25      	ldr	r6, [sp, #148]	; 0x94
  408116:	46c3      	mov	fp, r8
  408118:	9c24      	ldr	r4, [sp, #144]	; 0x90
  40811a:	e636      	b.n	407d8a <_svfprintf_r+0xa3e>
  40811c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40811e:	4649      	mov	r1, r9
  408120:	aa23      	add	r2, sp, #140	; 0x8c
  408122:	f003 faa1 	bl	40b668 <__ssprint_r>
  408126:	2800      	cmp	r0, #0
  408128:	f47f a9d5 	bne.w	4074d6 <_svfprintf_r+0x18a>
  40812c:	9e25      	ldr	r6, [sp, #148]	; 0x94
  40812e:	46c3      	mov	fp, r8
  408130:	9c24      	ldr	r4, [sp, #144]	; 0x90
  408132:	e61b      	b.n	407d6c <_svfprintf_r+0xa20>
  408134:	9809      	ldr	r0, [sp, #36]	; 0x24
  408136:	4649      	mov	r1, r9
  408138:	aa23      	add	r2, sp, #140	; 0x8c
  40813a:	f003 fa95 	bl	40b668 <__ssprint_r>
  40813e:	2800      	cmp	r0, #0
  408140:	f47f a9c9 	bne.w	4074d6 <_svfprintf_r+0x18a>
  408144:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  408148:	46c3      	mov	fp, r8
  40814a:	f7ff ba9a 	b.w	407682 <_svfprintf_r+0x336>
  40814e:	2b30      	cmp	r3, #48	; 0x30
  408150:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408152:	f43f adb4 	beq.w	407cbe <_svfprintf_r+0x972>
  408156:	3b01      	subs	r3, #1
  408158:	461a      	mov	r2, r3
  40815a:	930f      	str	r3, [sp, #60]	; 0x3c
  40815c:	2330      	movs	r3, #48	; 0x30
  40815e:	ebc2 0408 	rsb	r4, r2, r8
  408162:	f801 3c01 	strb.w	r3, [r1, #-1]
  408166:	f7ff b9fd 	b.w	407564 <_svfprintf_r+0x218>
  40816a:	46c2      	mov	sl, r8
  40816c:	f8cd c01c 	str.w	ip, [sp, #28]
  408170:	4620      	mov	r0, r4
  408172:	4629      	mov	r1, r5
  408174:	220a      	movs	r2, #10
  408176:	2300      	movs	r3, #0
  408178:	f004 f8b2 	bl	40c2e0 <__aeabi_uldivmod>
  40817c:	f102 0e30 	add.w	lr, r2, #48	; 0x30
  408180:	4620      	mov	r0, r4
  408182:	4629      	mov	r1, r5
  408184:	2300      	movs	r3, #0
  408186:	220a      	movs	r2, #10
  408188:	f80a ed01 	strb.w	lr, [sl, #-1]!
  40818c:	f004 f8a8 	bl	40c2e0 <__aeabi_uldivmod>
  408190:	4604      	mov	r4, r0
  408192:	460d      	mov	r5, r1
  408194:	ea54 0305 	orrs.w	r3, r4, r5
  408198:	d1ea      	bne.n	408170 <_svfprintf_r+0xe24>
  40819a:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40819e:	ebca 0408 	rsb	r4, sl, r8
  4081a2:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  4081a6:	f7ff b9dd 	b.w	407564 <_svfprintf_r+0x218>
  4081aa:	9813      	ldr	r0, [sp, #76]	; 0x4c
  4081ac:	9914      	ldr	r1, [sp, #80]	; 0x50
  4081ae:	f8cd c01c 	str.w	ip, [sp, #28]
  4081b2:	f003 f9e1 	bl	40b578 <__fpclassifyd>
  4081b6:	f8dd c01c 	ldr.w	ip, [sp, #28]
  4081ba:	2800      	cmp	r0, #0
  4081bc:	f040 80cc 	bne.w	408358 <_svfprintf_r+0x100c>
  4081c0:	9c06      	ldr	r4, [sp, #24]
  4081c2:	2103      	movs	r1, #3
  4081c4:	4a61      	ldr	r2, [pc, #388]	; (40834c <_svfprintf_r+0x1000>)
  4081c6:	4b62      	ldr	r3, [pc, #392]	; (408350 <_svfprintf_r+0x1004>)
  4081c8:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  4081cc:	9010      	str	r0, [sp, #64]	; 0x40
  4081ce:	2e47      	cmp	r6, #71	; 0x47
  4081d0:	bfd8      	it	le
  4081d2:	461a      	movle	r2, r3
  4081d4:	9406      	str	r4, [sp, #24]
  4081d6:	9107      	str	r1, [sp, #28]
  4081d8:	460c      	mov	r4, r1
  4081da:	9011      	str	r0, [sp, #68]	; 0x44
  4081dc:	920f      	str	r2, [sp, #60]	; 0x3c
  4081de:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4081e2:	f7ff b9c6 	b.w	407572 <_svfprintf_r+0x226>
  4081e6:	9b06      	ldr	r3, [sp, #24]
  4081e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4081ea:	f013 0f40 	tst.w	r3, #64	; 0x40
  4081ee:	4613      	mov	r3, r2
  4081f0:	f43f abc9 	beq.w	407986 <_svfprintf_r+0x63a>
  4081f4:	8814      	ldrh	r4, [r2, #0]
  4081f6:	3204      	adds	r2, #4
  4081f8:	2500      	movs	r5, #0
  4081fa:	2301      	movs	r3, #1
  4081fc:	920c      	str	r2, [sp, #48]	; 0x30
  4081fe:	f7ff b988 	b.w	407512 <_svfprintf_r+0x1c6>
  408202:	9b06      	ldr	r3, [sp, #24]
  408204:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408206:	f013 0f40 	tst.w	r3, #64	; 0x40
  40820a:	4613      	mov	r3, r2
  40820c:	f000 8130 	beq.w	408470 <_svfprintf_r+0x1124>
  408210:	3304      	adds	r3, #4
  408212:	8814      	ldrh	r4, [r2, #0]
  408214:	2500      	movs	r5, #0
  408216:	930c      	str	r3, [sp, #48]	; 0x30
  408218:	f7ff bbcd 	b.w	4079b6 <_svfprintf_r+0x66a>
  40821c:	9b06      	ldr	r3, [sp, #24]
  40821e:	06dd      	lsls	r5, r3, #27
  408220:	d40b      	bmi.n	40823a <_svfprintf_r+0xeee>
  408222:	9b06      	ldr	r3, [sp, #24]
  408224:	065c      	lsls	r4, r3, #25
  408226:	d508      	bpl.n	40823a <_svfprintf_r+0xeee>
  408228:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40822a:	6813      	ldr	r3, [r2, #0]
  40822c:	3204      	adds	r2, #4
  40822e:	920c      	str	r2, [sp, #48]	; 0x30
  408230:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
  408234:	801a      	strh	r2, [r3, #0]
  408236:	f7ff b8af 	b.w	407398 <_svfprintf_r+0x4c>
  40823a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40823c:	6813      	ldr	r3, [r2, #0]
  40823e:	3204      	adds	r2, #4
  408240:	920c      	str	r2, [sp, #48]	; 0x30
  408242:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  408244:	601a      	str	r2, [r3, #0]
  408246:	f7ff b8a7 	b.w	407398 <_svfprintf_r+0x4c>
  40824a:	9b06      	ldr	r3, [sp, #24]
  40824c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40824e:	f013 0f40 	tst.w	r3, #64	; 0x40
  408252:	4613      	mov	r3, r2
  408254:	f43f ac26 	beq.w	407aa4 <_svfprintf_r+0x758>
  408258:	f9b2 4000 	ldrsh.w	r4, [r2]
  40825c:	3304      	adds	r3, #4
  40825e:	17e5      	asrs	r5, r4, #31
  408260:	930c      	str	r3, [sp, #48]	; 0x30
  408262:	4622      	mov	r2, r4
  408264:	462b      	mov	r3, r5
  408266:	f7ff baf9 	b.w	40785c <_svfprintf_r+0x510>
  40826a:	4d37      	ldr	r5, [pc, #220]	; (408348 <_svfprintf_r+0xffc>)
  40826c:	f7ff ba37 	b.w	4076de <_svfprintf_r+0x392>
  408270:	9809      	ldr	r0, [sp, #36]	; 0x24
  408272:	4649      	mov	r1, r9
  408274:	aa23      	add	r2, sp, #140	; 0x8c
  408276:	f003 f9f7 	bl	40b668 <__ssprint_r>
  40827a:	2800      	cmp	r0, #0
  40827c:	f47f a92b 	bne.w	4074d6 <_svfprintf_r+0x18a>
  408280:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  408284:	46c3      	mov	fp, r8
  408286:	e4b2      	b.n	407bee <_svfprintf_r+0x8a2>
  408288:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40828a:	2201      	movs	r2, #1
  40828c:	f10c 0c01 	add.w	ip, ip, #1
  408290:	4930      	ldr	r1, [pc, #192]	; (408354 <_svfprintf_r+0x1008>)
  408292:	4413      	add	r3, r2
  408294:	f8cb 2004 	str.w	r2, [fp, #4]
  408298:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  40829c:	2b07      	cmp	r3, #7
  40829e:	f8cb 1000 	str.w	r1, [fp]
  4082a2:	9324      	str	r3, [sp, #144]	; 0x90
  4082a4:	f300 80fa 	bgt.w	40849c <_svfprintf_r+0x1150>
  4082a8:	f10b 0b08 	add.w	fp, fp, #8
  4082ac:	b92c      	cbnz	r4, 4082ba <_svfprintf_r+0xf6e>
  4082ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4082b0:	b91b      	cbnz	r3, 4082ba <_svfprintf_r+0xf6e>
  4082b2:	9b06      	ldr	r3, [sp, #24]
  4082b4:	07dd      	lsls	r5, r3, #31
  4082b6:	f57f aa34 	bpl.w	407722 <_svfprintf_r+0x3d6>
  4082ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4082bc:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4082be:	3301      	adds	r3, #1
  4082c0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4082c2:	eb0c 0201 	add.w	r2, ip, r1
  4082c6:	f8cb 1004 	str.w	r1, [fp, #4]
  4082ca:	2b07      	cmp	r3, #7
  4082cc:	f8cb 0000 	str.w	r0, [fp]
  4082d0:	9225      	str	r2, [sp, #148]	; 0x94
  4082d2:	9324      	str	r3, [sp, #144]	; 0x90
  4082d4:	f300 824c 	bgt.w	408770 <_svfprintf_r+0x1424>
  4082d8:	f10b 0b08 	add.w	fp, fp, #8
  4082dc:	4264      	negs	r4, r4
  4082de:	2c00      	cmp	r4, #0
  4082e0:	f340 8126 	ble.w	408530 <_svfprintf_r+0x11e4>
  4082e4:	2c10      	cmp	r4, #16
  4082e6:	4d18      	ldr	r5, [pc, #96]	; (408348 <_svfprintf_r+0xffc>)
  4082e8:	f340 814f 	ble.w	40858a <_svfprintf_r+0x123e>
  4082ec:	2610      	movs	r6, #16
  4082ee:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4082f0:	e003      	b.n	4082fa <_svfprintf_r+0xfae>
  4082f2:	3c10      	subs	r4, #16
  4082f4:	2c10      	cmp	r4, #16
  4082f6:	f340 8148 	ble.w	40858a <_svfprintf_r+0x123e>
  4082fa:	3301      	adds	r3, #1
  4082fc:	3210      	adds	r2, #16
  4082fe:	f8cb 5000 	str.w	r5, [fp]
  408302:	f10b 0b08 	add.w	fp, fp, #8
  408306:	2b07      	cmp	r3, #7
  408308:	f84b 6c04 	str.w	r6, [fp, #-4]
  40830c:	9225      	str	r2, [sp, #148]	; 0x94
  40830e:	9324      	str	r3, [sp, #144]	; 0x90
  408310:	ddef      	ble.n	4082f2 <_svfprintf_r+0xfa6>
  408312:	4638      	mov	r0, r7
  408314:	4649      	mov	r1, r9
  408316:	aa23      	add	r2, sp, #140	; 0x8c
  408318:	46c3      	mov	fp, r8
  40831a:	f003 f9a5 	bl	40b668 <__ssprint_r>
  40831e:	2800      	cmp	r0, #0
  408320:	f47f a8d9 	bne.w	4074d6 <_svfprintf_r+0x18a>
  408324:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408326:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408328:	e7e3      	b.n	4082f2 <_svfprintf_r+0xfa6>
  40832a:	f041 0120 	orr.w	r1, r1, #32
  40832e:	785e      	ldrb	r6, [r3, #1]
  408330:	9106      	str	r1, [sp, #24]
  408332:	1c59      	adds	r1, r3, #1
  408334:	f7ff b85f 	b.w	4073f6 <_svfprintf_r+0xaa>
  408338:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40833a:	910c      	str	r1, [sp, #48]	; 0x30
  40833c:	4619      	mov	r1, r3
  40833e:	4240      	negs	r0, r0
  408340:	900b      	str	r0, [sp, #44]	; 0x2c
  408342:	f7ff ba43 	b.w	4077cc <_svfprintf_r+0x480>
  408346:	bf00      	nop
  408348:	0040d36c 	.word	0x0040d36c
  40834c:	0040d398 	.word	0x0040d398
  408350:	0040d394 	.word	0x0040d394
  408354:	0040d3cc 	.word	0x0040d3cc
  408358:	f1bc 3fff 	cmp.w	ip, #4294967295
  40835c:	f026 0a20 	bic.w	sl, r6, #32
  408360:	f000 80a9 	beq.w	4084b6 <_svfprintf_r+0x116a>
  408364:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  408368:	f040 80a7 	bne.w	4084ba <_svfprintf_r+0x116e>
  40836c:	f1bc 0f00 	cmp.w	ip, #0
  408370:	f040 80a3 	bne.w	4084ba <_svfprintf_r+0x116e>
  408374:	9b06      	ldr	r3, [sp, #24]
  408376:	f04f 0a47 	mov.w	sl, #71	; 0x47
  40837a:	f04f 0c01 	mov.w	ip, #1
  40837e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  408382:	930e      	str	r3, [sp, #56]	; 0x38
  408384:	9b14      	ldr	r3, [sp, #80]	; 0x50
  408386:	2b00      	cmp	r3, #0
  408388:	f2c0 81ff 	blt.w	40878a <_svfprintf_r+0x143e>
  40838c:	461d      	mov	r5, r3
  40838e:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  408390:	2300      	movs	r3, #0
  408392:	930d      	str	r3, [sp, #52]	; 0x34
  408394:	2002      	movs	r0, #2
  408396:	a91d      	add	r1, sp, #116	; 0x74
  408398:	f8cd c004 	str.w	ip, [sp, #4]
  40839c:	463a      	mov	r2, r7
  40839e:	9000      	str	r0, [sp, #0]
  4083a0:	a81e      	add	r0, sp, #120	; 0x78
  4083a2:	9102      	str	r1, [sp, #8]
  4083a4:	a921      	add	r1, sp, #132	; 0x84
  4083a6:	9003      	str	r0, [sp, #12]
  4083a8:	462b      	mov	r3, r5
  4083aa:	9809      	ldr	r0, [sp, #36]	; 0x24
  4083ac:	9104      	str	r1, [sp, #16]
  4083ae:	f8cd c01c 	str.w	ip, [sp, #28]
  4083b2:	f000 fbb9 	bl	408b28 <_dtoa_r>
  4083b6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  4083ba:	900f      	str	r0, [sp, #60]	; 0x3c
  4083bc:	f8dd c01c 	ldr.w	ip, [sp, #28]
  4083c0:	f040 8242 	bne.w	408848 <_svfprintf_r+0x14fc>
  4083c4:	9b06      	ldr	r3, [sp, #24]
  4083c6:	07db      	lsls	r3, r3, #31
  4083c8:	f140 81f3 	bpl.w	4087b2 <_svfprintf_r+0x1466>
  4083cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4083ce:	eb03 040c 	add.w	r4, r3, ip
  4083d2:	4638      	mov	r0, r7
  4083d4:	2200      	movs	r2, #0
  4083d6:	2300      	movs	r3, #0
  4083d8:	4629      	mov	r1, r5
  4083da:	f8cd c01c 	str.w	ip, [sp, #28]
  4083de:	f003 ff25 	bl	40c22c <__aeabi_dcmpeq>
  4083e2:	f8dd c01c 	ldr.w	ip, [sp, #28]
  4083e6:	2800      	cmp	r0, #0
  4083e8:	f040 8172 	bne.w	4086d0 <_svfprintf_r+0x1384>
  4083ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4083ee:	429c      	cmp	r4, r3
  4083f0:	d906      	bls.n	408400 <_svfprintf_r+0x10b4>
  4083f2:	2130      	movs	r1, #48	; 0x30
  4083f4:	1c5a      	adds	r2, r3, #1
  4083f6:	9221      	str	r2, [sp, #132]	; 0x84
  4083f8:	7019      	strb	r1, [r3, #0]
  4083fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4083fc:	429c      	cmp	r4, r3
  4083fe:	d8f9      	bhi.n	4083f4 <_svfprintf_r+0x10a8>
  408400:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  408402:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  408406:	eba3 0302 	sub.w	r3, r3, r2
  40840a:	9312      	str	r3, [sp, #72]	; 0x48
  40840c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40840e:	f040 8113 	bne.w	408638 <_svfprintf_r+0x12ec>
  408412:	459c      	cmp	ip, r3
  408414:	f2c0 8168 	blt.w	4086e8 <_svfprintf_r+0x139c>
  408418:	1cd9      	adds	r1, r3, #3
  40841a:	f2c0 8165 	blt.w	4086e8 <_svfprintf_r+0x139c>
  40841e:	2667      	movs	r6, #103	; 0x67
  408420:	9311      	str	r3, [sp, #68]	; 0x44
  408422:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408424:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408426:	4293      	cmp	r3, r2
  408428:	f300 81b6 	bgt.w	408798 <_svfprintf_r+0x144c>
  40842c:	9b06      	ldr	r3, [sp, #24]
  40842e:	07df      	lsls	r7, r3, #31
  408430:	f100 81c1 	bmi.w	4087b6 <_svfprintf_r+0x146a>
  408434:	4614      	mov	r4, r2
  408436:	ea22 7ce2 	bic.w	ip, r2, r2, asr #31
  40843a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40843c:	2b00      	cmp	r3, #0
  40843e:	f040 80f0 	bne.w	408622 <_svfprintf_r+0x12d6>
  408442:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408444:	f8cd c01c 	str.w	ip, [sp, #28]
  408448:	9306      	str	r3, [sp, #24]
  40844a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40844c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  408450:	9310      	str	r3, [sp, #64]	; 0x40
  408452:	f7ff b88e 	b.w	407572 <_svfprintf_r+0x226>
  408456:	9809      	ldr	r0, [sp, #36]	; 0x24
  408458:	4649      	mov	r1, r9
  40845a:	aa23      	add	r2, sp, #140	; 0x8c
  40845c:	f003 f904 	bl	40b668 <__ssprint_r>
  408460:	2800      	cmp	r0, #0
  408462:	f47f a838 	bne.w	4074d6 <_svfprintf_r+0x18a>
  408466:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  40846a:	46c3      	mov	fp, r8
  40846c:	f7ff bbd8 	b.w	407c20 <_svfprintf_r+0x8d4>
  408470:	3304      	adds	r3, #4
  408472:	6814      	ldr	r4, [r2, #0]
  408474:	2500      	movs	r5, #0
  408476:	930c      	str	r3, [sp, #48]	; 0x30
  408478:	f7ff ba9d 	b.w	4079b6 <_svfprintf_r+0x66a>
  40847c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40847e:	2140      	movs	r1, #64	; 0x40
  408480:	f001 ff82 	bl	40a388 <_malloc_r>
  408484:	f8c9 0000 	str.w	r0, [r9]
  408488:	f8c9 0010 	str.w	r0, [r9, #16]
  40848c:	2800      	cmp	r0, #0
  40848e:	f000 81d4 	beq.w	40883a <_svfprintf_r+0x14ee>
  408492:	2340      	movs	r3, #64	; 0x40
  408494:	f8c9 3014 	str.w	r3, [r9, #20]
  408498:	f7fe bf70 	b.w	40737c <_svfprintf_r+0x30>
  40849c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40849e:	4649      	mov	r1, r9
  4084a0:	aa23      	add	r2, sp, #140	; 0x8c
  4084a2:	f003 f8e1 	bl	40b668 <__ssprint_r>
  4084a6:	2800      	cmp	r0, #0
  4084a8:	f47f a815 	bne.w	4074d6 <_svfprintf_r+0x18a>
  4084ac:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  4084ae:	46c3      	mov	fp, r8
  4084b0:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  4084b4:	e6fa      	b.n	4082ac <_svfprintf_r+0xf60>
  4084b6:	f04f 0c06 	mov.w	ip, #6
  4084ba:	9b06      	ldr	r3, [sp, #24]
  4084bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4084c0:	930e      	str	r3, [sp, #56]	; 0x38
  4084c2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4084c4:	2b00      	cmp	r3, #0
  4084c6:	f2c0 8160 	blt.w	40878a <_svfprintf_r+0x143e>
  4084ca:	461d      	mov	r5, r3
  4084cc:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  4084ce:	2300      	movs	r3, #0
  4084d0:	930d      	str	r3, [sp, #52]	; 0x34
  4084d2:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  4084d6:	f000 80c4 	beq.w	408662 <_svfprintf_r+0x1316>
  4084da:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  4084de:	f47f af59 	bne.w	408394 <_svfprintf_r+0x1048>
  4084e2:	f10c 0401 	add.w	r4, ip, #1
  4084e6:	f8cd c01c 	str.w	ip, [sp, #28]
  4084ea:	f10d 0e74 	add.w	lr, sp, #116	; 0x74
  4084ee:	f10d 0c84 	add.w	ip, sp, #132	; 0x84
  4084f2:	a81e      	add	r0, sp, #120	; 0x78
  4084f4:	2102      	movs	r1, #2
  4084f6:	f8cd c010 	str.w	ip, [sp, #16]
  4084fa:	463a      	mov	r2, r7
  4084fc:	9003      	str	r0, [sp, #12]
  4084fe:	462b      	mov	r3, r5
  408500:	9401      	str	r4, [sp, #4]
  408502:	9100      	str	r1, [sp, #0]
  408504:	f8cd e008 	str.w	lr, [sp, #8]
  408508:	9809      	ldr	r0, [sp, #36]	; 0x24
  40850a:	f000 fb0d 	bl	408b28 <_dtoa_r>
  40850e:	f8dd c01c 	ldr.w	ip, [sp, #28]
  408512:	900f      	str	r0, [sp, #60]	; 0x3c
  408514:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408516:	441c      	add	r4, r3
  408518:	e75b      	b.n	4083d2 <_svfprintf_r+0x1086>
  40851a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40851c:	4649      	mov	r1, r9
  40851e:	aa23      	add	r2, sp, #140	; 0x8c
  408520:	f003 f8a2 	bl	40b668 <__ssprint_r>
  408524:	2800      	cmp	r0, #0
  408526:	f47e afd6 	bne.w	4074d6 <_svfprintf_r+0x18a>
  40852a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40852c:	46c3      	mov	fp, r8
  40852e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408530:	9812      	ldr	r0, [sp, #72]	; 0x48
  408532:	3301      	adds	r3, #1
  408534:	eb02 0c00 	add.w	ip, r2, r0
  408538:	2b07      	cmp	r3, #7
  40853a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40853c:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  408540:	f8cb 2000 	str.w	r2, [fp]
  408544:	9324      	str	r3, [sp, #144]	; 0x90
  408546:	f8cb 0004 	str.w	r0, [fp, #4]
  40854a:	f77f a8e8 	ble.w	40771e <_svfprintf_r+0x3d2>
  40854e:	e446      	b.n	407dde <_svfprintf_r+0xa92>
  408550:	9510      	str	r5, [sp, #64]	; 0x40
  408552:	f7fe fe99 	bl	407288 <strlen>
  408556:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
  40855a:	970c      	str	r7, [sp, #48]	; 0x30
  40855c:	4604      	mov	r4, r0
  40855e:	9511      	str	r5, [sp, #68]	; 0x44
  408560:	9307      	str	r3, [sp, #28]
  408562:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  408566:	f7ff b804 	b.w	407572 <_svfprintf_r+0x226>
  40856a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40856c:	4fb7      	ldr	r7, [pc, #732]	; (40884c <_svfprintf_r+0x1500>)
  40856e:	f7ff b84b 	b.w	407608 <_svfprintf_r+0x2bc>
  408572:	9809      	ldr	r0, [sp, #36]	; 0x24
  408574:	4649      	mov	r1, r9
  408576:	aa23      	add	r2, sp, #140	; 0x8c
  408578:	f003 f876 	bl	40b668 <__ssprint_r>
  40857c:	2800      	cmp	r0, #0
  40857e:	f47e afaa 	bne.w	4074d6 <_svfprintf_r+0x18a>
  408582:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  408586:	46c3      	mov	fp, r8
  408588:	e4a2      	b.n	407ed0 <_svfprintf_r+0xb84>
  40858a:	3301      	adds	r3, #1
  40858c:	4422      	add	r2, r4
  40858e:	f8cb 5000 	str.w	r5, [fp]
  408592:	2b07      	cmp	r3, #7
  408594:	9225      	str	r2, [sp, #148]	; 0x94
  408596:	9324      	str	r3, [sp, #144]	; 0x90
  408598:	f8cb 4004 	str.w	r4, [fp, #4]
  40859c:	dcbd      	bgt.n	40851a <_svfprintf_r+0x11ce>
  40859e:	f10b 0b08 	add.w	fp, fp, #8
  4085a2:	e7c5      	b.n	408530 <_svfprintf_r+0x11e4>
  4085a4:	9809      	ldr	r0, [sp, #36]	; 0x24
  4085a6:	4649      	mov	r1, r9
  4085a8:	aa23      	add	r2, sp, #140	; 0x8c
  4085aa:	f003 f85d 	bl	40b668 <__ssprint_r>
  4085ae:	2800      	cmp	r0, #0
  4085b0:	f47e af91 	bne.w	4074d6 <_svfprintf_r+0x18a>
  4085b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4085b6:	46c3      	mov	fp, r8
  4085b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4085ba:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  4085be:	1ad3      	subs	r3, r2, r3
  4085c0:	e552      	b.n	408068 <_svfprintf_r+0xd1c>
  4085c2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4085c4:	4649      	mov	r1, r9
  4085c6:	aa23      	add	r2, sp, #140	; 0x8c
  4085c8:	f003 f84e 	bl	40b668 <__ssprint_r>
  4085cc:	2800      	cmp	r0, #0
  4085ce:	f47e af82 	bne.w	4074d6 <_svfprintf_r+0x18a>
  4085d2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4085d4:	46c3      	mov	fp, r8
  4085d6:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  4085da:	e52d      	b.n	408038 <_svfprintf_r+0xcec>
  4085dc:	9809      	ldr	r0, [sp, #36]	; 0x24
  4085de:	4649      	mov	r1, r9
  4085e0:	aa23      	add	r2, sp, #140	; 0x8c
  4085e2:	f003 f841 	bl	40b668 <__ssprint_r>
  4085e6:	2800      	cmp	r0, #0
  4085e8:	f47e af75 	bne.w	4074d6 <_svfprintf_r+0x18a>
  4085ec:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  4085f0:	46c3      	mov	fp, r8
  4085f2:	e516      	b.n	408022 <_svfprintf_r+0xcd6>
  4085f4:	2c06      	cmp	r4, #6
  4085f6:	970c      	str	r7, [sp, #48]	; 0x30
  4085f8:	9310      	str	r3, [sp, #64]	; 0x40
  4085fa:	461f      	mov	r7, r3
  4085fc:	bf28      	it	cs
  4085fe:	2406      	movcs	r4, #6
  408600:	9711      	str	r7, [sp, #68]	; 0x44
  408602:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  408606:	9307      	str	r3, [sp, #28]
  408608:	4b91      	ldr	r3, [pc, #580]	; (408850 <_svfprintf_r+0x1504>)
  40860a:	930f      	str	r3, [sp, #60]	; 0x3c
  40860c:	f7fe bfb1 	b.w	407572 <_svfprintf_r+0x226>
  408610:	4f8e      	ldr	r7, [pc, #568]	; (40884c <_svfprintf_r+0x1500>)
  408612:	f7ff b8b5 	b.w	407780 <_svfprintf_r+0x434>
  408616:	232d      	movs	r3, #45	; 0x2d
  408618:	461f      	mov	r7, r3
  40861a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40861e:	f7ff ba7a 	b.w	407b16 <_svfprintf_r+0x7ca>
  408622:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408624:	272d      	movs	r7, #45	; 0x2d
  408626:	f8cd c01c 	str.w	ip, [sp, #28]
  40862a:	9306      	str	r3, [sp, #24]
  40862c:	2300      	movs	r3, #0
  40862e:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  408632:	9310      	str	r3, [sp, #64]	; 0x40
  408634:	f7fe bf9e 	b.w	407574 <_svfprintf_r+0x228>
  408638:	2e65      	cmp	r6, #101	; 0x65
  40863a:	dd56      	ble.n	4086ea <_svfprintf_r+0x139e>
  40863c:	2e66      	cmp	r6, #102	; 0x66
  40863e:	9311      	str	r3, [sp, #68]	; 0x44
  408640:	f47f aeef 	bne.w	408422 <_svfprintf_r+0x10d6>
  408644:	2b00      	cmp	r3, #0
  408646:	f340 80d6 	ble.w	4087f6 <_svfprintf_r+0x14aa>
  40864a:	f1bc 0f00 	cmp.w	ip, #0
  40864e:	f040 80c1 	bne.w	4087d4 <_svfprintf_r+0x1488>
  408652:	9b06      	ldr	r3, [sp, #24]
  408654:	07da      	lsls	r2, r3, #31
  408656:	f100 80bd 	bmi.w	4087d4 <_svfprintf_r+0x1488>
  40865a:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40865c:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  408660:	e6eb      	b.n	40843a <_svfprintf_r+0x10ee>
  408662:	2003      	movs	r0, #3
  408664:	a91d      	add	r1, sp, #116	; 0x74
  408666:	463a      	mov	r2, r7
  408668:	f8cd c004 	str.w	ip, [sp, #4]
  40866c:	9000      	str	r0, [sp, #0]
  40866e:	a81e      	add	r0, sp, #120	; 0x78
  408670:	9102      	str	r1, [sp, #8]
  408672:	a921      	add	r1, sp, #132	; 0x84
  408674:	462b      	mov	r3, r5
  408676:	9003      	str	r0, [sp, #12]
  408678:	9104      	str	r1, [sp, #16]
  40867a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40867c:	f8cd c01c 	str.w	ip, [sp, #28]
  408680:	f000 fa52 	bl	408b28 <_dtoa_r>
  408684:	f8dd c01c 	ldr.w	ip, [sp, #28]
  408688:	4602      	mov	r2, r0
  40868a:	7803      	ldrb	r3, [r0, #0]
  40868c:	4462      	add	r2, ip
  40868e:	900f      	str	r0, [sp, #60]	; 0x3c
  408690:	2b30      	cmp	r3, #48	; 0x30
  408692:	9207      	str	r2, [sp, #28]
  408694:	f040 808b 	bne.w	4087ae <_svfprintf_r+0x1462>
  408698:	4638      	mov	r0, r7
  40869a:	2200      	movs	r2, #0
  40869c:	2300      	movs	r3, #0
  40869e:	4629      	mov	r1, r5
  4086a0:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4086a4:	f04f 0401 	mov.w	r4, #1
  4086a8:	f003 fdc0 	bl	40c22c <__aeabi_dcmpeq>
  4086ac:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4086b0:	b108      	cbz	r0, 4086b6 <_svfprintf_r+0x136a>
  4086b2:	f04f 0400 	mov.w	r4, #0
  4086b6:	f014 0fff 	tst.w	r4, #255	; 0xff
  4086ba:	d078      	beq.n	4087ae <_svfprintf_r+0x1462>
  4086bc:	f1cc 0401 	rsb	r4, ip, #1
  4086c0:	941d      	str	r4, [sp, #116]	; 0x74
  4086c2:	9b07      	ldr	r3, [sp, #28]
  4086c4:	4423      	add	r3, r4
  4086c6:	461c      	mov	r4, r3
  4086c8:	e683      	b.n	4083d2 <_svfprintf_r+0x1086>
  4086ca:	4d62      	ldr	r5, [pc, #392]	; (408854 <_svfprintf_r+0x1508>)
  4086cc:	f7ff bb2a 	b.w	407d24 <_svfprintf_r+0x9d8>
  4086d0:	4623      	mov	r3, r4
  4086d2:	e695      	b.n	408400 <_svfprintf_r+0x10b4>
  4086d4:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4086d8:	970c      	str	r7, [sp, #48]	; 0x30
  4086da:	9010      	str	r0, [sp, #64]	; 0x40
  4086dc:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4086e0:	9307      	str	r3, [sp, #28]
  4086e2:	9011      	str	r0, [sp, #68]	; 0x44
  4086e4:	f7fe bf45 	b.w	407572 <_svfprintf_r+0x226>
  4086e8:	3e02      	subs	r6, #2
  4086ea:	3b01      	subs	r3, #1
  4086ec:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  4086f0:	2b00      	cmp	r3, #0
  4086f2:	931d      	str	r3, [sp, #116]	; 0x74
  4086f4:	db75      	blt.n	4087e2 <_svfprintf_r+0x1496>
  4086f6:	222b      	movs	r2, #43	; 0x2b
  4086f8:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  4086fc:	2b09      	cmp	r3, #9
  4086fe:	dd61      	ble.n	4087c4 <_svfprintf_r+0x1478>
  408700:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  408704:	4601      	mov	r1, r0
  408706:	4a54      	ldr	r2, [pc, #336]	; (408858 <_svfprintf_r+0x150c>)
  408708:	fb82 2403 	smull	r2, r4, r2, r3
  40870c:	17da      	asrs	r2, r3, #31
  40870e:	ebc2 04a4 	rsb	r4, r2, r4, asr #2
  408712:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  408716:	2c09      	cmp	r4, #9
  408718:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40871c:	4623      	mov	r3, r4
  40871e:	f102 0230 	add.w	r2, r2, #48	; 0x30
  408722:	f801 2d01 	strb.w	r2, [r1, #-1]!
  408726:	dcee      	bgt.n	408706 <_svfprintf_r+0x13ba>
  408728:	3330      	adds	r3, #48	; 0x30
  40872a:	460a      	mov	r2, r1
  40872c:	b2db      	uxtb	r3, r3
  40872e:	f802 3d01 	strb.w	r3, [r2, #-1]!
  408732:	4290      	cmp	r0, r2
  408734:	d97e      	bls.n	408834 <_svfprintf_r+0x14e8>
  408736:	460a      	mov	r2, r1
  408738:	f10d 047e 	add.w	r4, sp, #126	; 0x7e
  40873c:	e001      	b.n	408742 <_svfprintf_r+0x13f6>
  40873e:	f812 3b01 	ldrb.w	r3, [r2], #1
  408742:	4282      	cmp	r2, r0
  408744:	f804 3b01 	strb.w	r3, [r4], #1
  408748:	d1f9      	bne.n	40873e <_svfprintf_r+0x13f2>
  40874a:	ab23      	add	r3, sp, #140	; 0x8c
  40874c:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  408750:	1a5b      	subs	r3, r3, r1
  408752:	4413      	add	r3, r2
  408754:	aa1f      	add	r2, sp, #124	; 0x7c
  408756:	1a9b      	subs	r3, r3, r2
  408758:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40875a:	2a01      	cmp	r2, #1
  40875c:	9319      	str	r3, [sp, #100]	; 0x64
  40875e:	eb02 0403 	add.w	r4, r2, r3
  408762:	dd43      	ble.n	4087ec <_svfprintf_r+0x14a0>
  408764:	3401      	adds	r4, #1
  408766:	2300      	movs	r3, #0
  408768:	9311      	str	r3, [sp, #68]	; 0x44
  40876a:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40876e:	e664      	b.n	40843a <_svfprintf_r+0x10ee>
  408770:	9809      	ldr	r0, [sp, #36]	; 0x24
  408772:	4649      	mov	r1, r9
  408774:	aa23      	add	r2, sp, #140	; 0x8c
  408776:	f002 ff77 	bl	40b668 <__ssprint_r>
  40877a:	2800      	cmp	r0, #0
  40877c:	f47e aeab 	bne.w	4074d6 <_svfprintf_r+0x18a>
  408780:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  408782:	46c3      	mov	fp, r8
  408784:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408786:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408788:	e5a8      	b.n	4082dc <_svfprintf_r+0xf90>
  40878a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40878c:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  40878e:	f103 4500 	add.w	r5, r3, #2147483648	; 0x80000000
  408792:	232d      	movs	r3, #45	; 0x2d
  408794:	930d      	str	r3, [sp, #52]	; 0x34
  408796:	e69c      	b.n	4084d2 <_svfprintf_r+0x1186>
  408798:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40879a:	2b00      	cmp	r3, #0
  40879c:	dd35      	ble.n	40880a <_svfprintf_r+0x14be>
  40879e:	2401      	movs	r4, #1
  4087a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4087a2:	441c      	add	r4, r3
  4087a4:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4087a8:	e647      	b.n	40843a <_svfprintf_r+0x10ee>
  4087aa:	4d2a      	ldr	r5, [pc, #168]	; (408854 <_svfprintf_r+0x1508>)
  4087ac:	e413      	b.n	407fd6 <_svfprintf_r+0xc8a>
  4087ae:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  4087b0:	e787      	b.n	4086c2 <_svfprintf_r+0x1376>
  4087b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4087b4:	e624      	b.n	408400 <_svfprintf_r+0x10b4>
  4087b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4087b8:	1c5c      	adds	r4, r3, #1
  4087ba:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4087be:	e63c      	b.n	40843a <_svfprintf_r+0x10ee>
  4087c0:	4d24      	ldr	r5, [pc, #144]	; (408854 <_svfprintf_r+0x1508>)
  4087c2:	e420      	b.n	408006 <_svfprintf_r+0xcba>
  4087c4:	3330      	adds	r3, #48	; 0x30
  4087c6:	2230      	movs	r2, #48	; 0x30
  4087c8:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4087cc:	ab20      	add	r3, sp, #128	; 0x80
  4087ce:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4087d2:	e7bf      	b.n	408754 <_svfprintf_r+0x1408>
  4087d4:	f10c 0401 	add.w	r4, ip, #1
  4087d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4087da:	441c      	add	r4, r3
  4087dc:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4087e0:	e62b      	b.n	40843a <_svfprintf_r+0x10ee>
  4087e2:	222d      	movs	r2, #45	; 0x2d
  4087e4:	425b      	negs	r3, r3
  4087e6:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  4087ea:	e787      	b.n	4086fc <_svfprintf_r+0x13b0>
  4087ec:	9b06      	ldr	r3, [sp, #24]
  4087ee:	f013 0301 	ands.w	r3, r3, #1
  4087f2:	d0b9      	beq.n	408768 <_svfprintf_r+0x141c>
  4087f4:	e7b6      	b.n	408764 <_svfprintf_r+0x1418>
  4087f6:	f1bc 0f00 	cmp.w	ip, #0
  4087fa:	d109      	bne.n	408810 <_svfprintf_r+0x14c4>
  4087fc:	9b06      	ldr	r3, [sp, #24]
  4087fe:	07db      	lsls	r3, r3, #31
  408800:	d406      	bmi.n	408810 <_svfprintf_r+0x14c4>
  408802:	f04f 0c01 	mov.w	ip, #1
  408806:	4664      	mov	r4, ip
  408808:	e617      	b.n	40843a <_svfprintf_r+0x10ee>
  40880a:	f1c3 0402 	rsb	r4, r3, #2
  40880e:	e7c7      	b.n	4087a0 <_svfprintf_r+0x1454>
  408810:	f10c 0402 	add.w	r4, ip, #2
  408814:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  408818:	e60f      	b.n	40843a <_svfprintf_r+0x10ee>
  40881a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40881c:	785e      	ldrb	r6, [r3, #1]
  40881e:	4628      	mov	r0, r5
  408820:	682c      	ldr	r4, [r5, #0]
  408822:	3004      	adds	r0, #4
  408824:	2c00      	cmp	r4, #0
  408826:	900c      	str	r0, [sp, #48]	; 0x30
  408828:	f6be ade5 	bge.w	4073f6 <_svfprintf_r+0xaa>
  40882c:	f04f 34ff 	mov.w	r4, #4294967295
  408830:	f7fe bde1 	b.w	4073f6 <_svfprintf_r+0xaa>
  408834:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  408838:	e78c      	b.n	408754 <_svfprintf_r+0x1408>
  40883a:	230c      	movs	r3, #12
  40883c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40883e:	f04f 30ff 	mov.w	r0, #4294967295
  408842:	6013      	str	r3, [r2, #0]
  408844:	f7fe be50 	b.w	4074e8 <_svfprintf_r+0x19c>
  408848:	4664      	mov	r4, ip
  40884a:	e663      	b.n	408514 <_svfprintf_r+0x11c8>
  40884c:	0040d37c 	.word	0x0040d37c
  408850:	0040d3c4 	.word	0x0040d3c4
  408854:	0040d36c 	.word	0x0040d36c
  408858:	66666667 	.word	0x66666667

0040885c <__swbuf_r>:
  40885c:	b570      	push	{r4, r5, r6, lr}
  40885e:	460d      	mov	r5, r1
  408860:	4614      	mov	r4, r2
  408862:	4606      	mov	r6, r0
  408864:	b110      	cbz	r0, 40886c <__swbuf_r+0x10>
  408866:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408868:	2b00      	cmp	r3, #0
  40886a:	d048      	beq.n	4088fe <__swbuf_r+0xa2>
  40886c:	89a2      	ldrh	r2, [r4, #12]
  40886e:	69a3      	ldr	r3, [r4, #24]
  408870:	b291      	uxth	r1, r2
  408872:	60a3      	str	r3, [r4, #8]
  408874:	0708      	lsls	r0, r1, #28
  408876:	d538      	bpl.n	4088ea <__swbuf_r+0x8e>
  408878:	6923      	ldr	r3, [r4, #16]
  40887a:	2b00      	cmp	r3, #0
  40887c:	d035      	beq.n	4088ea <__swbuf_r+0x8e>
  40887e:	0489      	lsls	r1, r1, #18
  408880:	b2ed      	uxtb	r5, r5
  408882:	d515      	bpl.n	4088b0 <__swbuf_r+0x54>
  408884:	6822      	ldr	r2, [r4, #0]
  408886:	6961      	ldr	r1, [r4, #20]
  408888:	1ad3      	subs	r3, r2, r3
  40888a:	428b      	cmp	r3, r1
  40888c:	da1c      	bge.n	4088c8 <__swbuf_r+0x6c>
  40888e:	3301      	adds	r3, #1
  408890:	68a1      	ldr	r1, [r4, #8]
  408892:	1c50      	adds	r0, r2, #1
  408894:	3901      	subs	r1, #1
  408896:	6020      	str	r0, [r4, #0]
  408898:	60a1      	str	r1, [r4, #8]
  40889a:	7015      	strb	r5, [r2, #0]
  40889c:	6962      	ldr	r2, [r4, #20]
  40889e:	429a      	cmp	r2, r3
  4088a0:	d01a      	beq.n	4088d8 <__swbuf_r+0x7c>
  4088a2:	2d0a      	cmp	r5, #10
  4088a4:	d102      	bne.n	4088ac <__swbuf_r+0x50>
  4088a6:	7b23      	ldrb	r3, [r4, #12]
  4088a8:	07db      	lsls	r3, r3, #31
  4088aa:	d415      	bmi.n	4088d8 <__swbuf_r+0x7c>
  4088ac:	4628      	mov	r0, r5
  4088ae:	bd70      	pop	{r4, r5, r6, pc}
  4088b0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4088b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4088b6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4088ba:	81a2      	strh	r2, [r4, #12]
  4088bc:	6822      	ldr	r2, [r4, #0]
  4088be:	6661      	str	r1, [r4, #100]	; 0x64
  4088c0:	1ad3      	subs	r3, r2, r3
  4088c2:	6961      	ldr	r1, [r4, #20]
  4088c4:	428b      	cmp	r3, r1
  4088c6:	dbe2      	blt.n	40888e <__swbuf_r+0x32>
  4088c8:	4630      	mov	r0, r6
  4088ca:	4621      	mov	r1, r4
  4088cc:	f001 f944 	bl	409b58 <_fflush_r>
  4088d0:	b940      	cbnz	r0, 4088e4 <__swbuf_r+0x88>
  4088d2:	6822      	ldr	r2, [r4, #0]
  4088d4:	2301      	movs	r3, #1
  4088d6:	e7db      	b.n	408890 <__swbuf_r+0x34>
  4088d8:	4630      	mov	r0, r6
  4088da:	4621      	mov	r1, r4
  4088dc:	f001 f93c 	bl	409b58 <_fflush_r>
  4088e0:	2800      	cmp	r0, #0
  4088e2:	d0e3      	beq.n	4088ac <__swbuf_r+0x50>
  4088e4:	f04f 30ff 	mov.w	r0, #4294967295
  4088e8:	bd70      	pop	{r4, r5, r6, pc}
  4088ea:	4630      	mov	r0, r6
  4088ec:	4621      	mov	r1, r4
  4088ee:	f000 f809 	bl	408904 <__swsetup_r>
  4088f2:	2800      	cmp	r0, #0
  4088f4:	d1f6      	bne.n	4088e4 <__swbuf_r+0x88>
  4088f6:	89a2      	ldrh	r2, [r4, #12]
  4088f8:	6923      	ldr	r3, [r4, #16]
  4088fa:	b291      	uxth	r1, r2
  4088fc:	e7bf      	b.n	40887e <__swbuf_r+0x22>
  4088fe:	f001 f9c5 	bl	409c8c <__sinit>
  408902:	e7b3      	b.n	40886c <__swbuf_r+0x10>

00408904 <__swsetup_r>:
  408904:	b538      	push	{r3, r4, r5, lr}
  408906:	4b2f      	ldr	r3, [pc, #188]	; (4089c4 <__swsetup_r+0xc0>)
  408908:	4605      	mov	r5, r0
  40890a:	460c      	mov	r4, r1
  40890c:	6818      	ldr	r0, [r3, #0]
  40890e:	b110      	cbz	r0, 408916 <__swsetup_r+0x12>
  408910:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408912:	2b00      	cmp	r3, #0
  408914:	d036      	beq.n	408984 <__swsetup_r+0x80>
  408916:	89a2      	ldrh	r2, [r4, #12]
  408918:	b293      	uxth	r3, r2
  40891a:	0718      	lsls	r0, r3, #28
  40891c:	d50b      	bpl.n	408936 <__swsetup_r+0x32>
  40891e:	6920      	ldr	r0, [r4, #16]
  408920:	b1a0      	cbz	r0, 40894c <__swsetup_r+0x48>
  408922:	f013 0201 	ands.w	r2, r3, #1
  408926:	d11d      	bne.n	408964 <__swsetup_r+0x60>
  408928:	0799      	lsls	r1, r3, #30
  40892a:	d400      	bmi.n	40892e <__swsetup_r+0x2a>
  40892c:	6962      	ldr	r2, [r4, #20]
  40892e:	60a2      	str	r2, [r4, #8]
  408930:	b1f8      	cbz	r0, 408972 <__swsetup_r+0x6e>
  408932:	2000      	movs	r0, #0
  408934:	bd38      	pop	{r3, r4, r5, pc}
  408936:	06d9      	lsls	r1, r3, #27
  408938:	d53b      	bpl.n	4089b2 <__swsetup_r+0xae>
  40893a:	0758      	lsls	r0, r3, #29
  40893c:	d425      	bmi.n	40898a <__swsetup_r+0x86>
  40893e:	6920      	ldr	r0, [r4, #16]
  408940:	f042 0208 	orr.w	r2, r2, #8
  408944:	b293      	uxth	r3, r2
  408946:	81a2      	strh	r2, [r4, #12]
  408948:	2800      	cmp	r0, #0
  40894a:	d1ea      	bne.n	408922 <__swsetup_r+0x1e>
  40894c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  408950:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  408954:	d0e5      	beq.n	408922 <__swsetup_r+0x1e>
  408956:	4628      	mov	r0, r5
  408958:	4621      	mov	r1, r4
  40895a:	f001 fc9b 	bl	40a294 <__smakebuf_r>
  40895e:	89a3      	ldrh	r3, [r4, #12]
  408960:	6920      	ldr	r0, [r4, #16]
  408962:	e7de      	b.n	408922 <__swsetup_r+0x1e>
  408964:	6963      	ldr	r3, [r4, #20]
  408966:	2200      	movs	r2, #0
  408968:	425b      	negs	r3, r3
  40896a:	60a2      	str	r2, [r4, #8]
  40896c:	61a3      	str	r3, [r4, #24]
  40896e:	2800      	cmp	r0, #0
  408970:	d1df      	bne.n	408932 <__swsetup_r+0x2e>
  408972:	89a3      	ldrh	r3, [r4, #12]
  408974:	061a      	lsls	r2, r3, #24
  408976:	d5dd      	bpl.n	408934 <__swsetup_r+0x30>
  408978:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40897c:	f04f 30ff 	mov.w	r0, #4294967295
  408980:	81a3      	strh	r3, [r4, #12]
  408982:	bd38      	pop	{r3, r4, r5, pc}
  408984:	f001 f982 	bl	409c8c <__sinit>
  408988:	e7c5      	b.n	408916 <__swsetup_r+0x12>
  40898a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40898c:	b149      	cbz	r1, 4089a2 <__swsetup_r+0x9e>
  40898e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408992:	4299      	cmp	r1, r3
  408994:	d003      	beq.n	40899e <__swsetup_r+0x9a>
  408996:	4628      	mov	r0, r5
  408998:	f001 f9e6 	bl	409d68 <_free_r>
  40899c:	89a2      	ldrh	r2, [r4, #12]
  40899e:	2300      	movs	r3, #0
  4089a0:	6323      	str	r3, [r4, #48]	; 0x30
  4089a2:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4089a6:	2300      	movs	r3, #0
  4089a8:	6920      	ldr	r0, [r4, #16]
  4089aa:	b292      	uxth	r2, r2
  4089ac:	e884 0009 	stmia.w	r4, {r0, r3}
  4089b0:	e7c6      	b.n	408940 <__swsetup_r+0x3c>
  4089b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4089b6:	2309      	movs	r3, #9
  4089b8:	f04f 30ff 	mov.w	r0, #4294967295
  4089bc:	602b      	str	r3, [r5, #0]
  4089be:	81a2      	strh	r2, [r4, #12]
  4089c0:	bd38      	pop	{r3, r4, r5, pc}
  4089c2:	bf00      	nop
  4089c4:	204004c8 	.word	0x204004c8

004089c8 <register_fini>:
  4089c8:	4b02      	ldr	r3, [pc, #8]	; (4089d4 <register_fini+0xc>)
  4089ca:	b113      	cbz	r3, 4089d2 <register_fini+0xa>
  4089cc:	4802      	ldr	r0, [pc, #8]	; (4089d8 <register_fini+0x10>)
  4089ce:	f000 b805 	b.w	4089dc <atexit>
  4089d2:	4770      	bx	lr
  4089d4:	00000000 	.word	0x00000000
  4089d8:	00409ca1 	.word	0x00409ca1

004089dc <atexit>:
  4089dc:	4601      	mov	r1, r0
  4089de:	2000      	movs	r0, #0
  4089e0:	4602      	mov	r2, r0
  4089e2:	4603      	mov	r3, r0
  4089e4:	f002 bedc 	b.w	40b7a0 <__register_exitproc>

004089e8 <quorem>:
  4089e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4089ec:	6903      	ldr	r3, [r0, #16]
  4089ee:	b083      	sub	sp, #12
  4089f0:	690f      	ldr	r7, [r1, #16]
  4089f2:	429f      	cmp	r7, r3
  4089f4:	f300 8093 	bgt.w	408b1e <quorem+0x136>
  4089f8:	3f01      	subs	r7, #1
  4089fa:	f101 0614 	add.w	r6, r1, #20
  4089fe:	f100 0a14 	add.w	sl, r0, #20
  408a02:	00bb      	lsls	r3, r7, #2
  408a04:	f856 2027 	ldr.w	r2, [r6, r7, lsl #2]
  408a08:	461d      	mov	r5, r3
  408a0a:	9300      	str	r3, [sp, #0]
  408a0c:	3201      	adds	r2, #1
  408a0e:	f85a 3027 	ldr.w	r3, [sl, r7, lsl #2]
  408a12:	eb0a 0405 	add.w	r4, sl, r5
  408a16:	eb06 0905 	add.w	r9, r6, r5
  408a1a:	fbb3 f8f2 	udiv	r8, r3, r2
  408a1e:	9401      	str	r4, [sp, #4]
  408a20:	f1b8 0f00 	cmp.w	r8, #0
  408a24:	d040      	beq.n	408aa8 <quorem+0xc0>
  408a26:	2500      	movs	r5, #0
  408a28:	46b4      	mov	ip, r6
  408a2a:	46d6      	mov	lr, sl
  408a2c:	462b      	mov	r3, r5
  408a2e:	f85c bb04 	ldr.w	fp, [ip], #4
  408a32:	f8de 2000 	ldr.w	r2, [lr]
  408a36:	fa1f f48b 	uxth.w	r4, fp
  408a3a:	45e1      	cmp	r9, ip
  408a3c:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
  408a40:	fb04 5508 	mla	r5, r4, r8, r5
  408a44:	fb0b fb08 	mul.w	fp, fp, r8
  408a48:	b2ac      	uxth	r4, r5
  408a4a:	eb0b 4515 	add.w	r5, fp, r5, lsr #16
  408a4e:	eba3 0304 	sub.w	r3, r3, r4
  408a52:	fa1f fb85 	uxth.w	fp, r5
  408a56:	fa13 f482 	uxtah	r4, r3, r2
  408a5a:	ea4f 4515 	mov.w	r5, r5, lsr #16
  408a5e:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  408a62:	fa1f fb84 	uxth.w	fp, r4
  408a66:	eb02 4324 	add.w	r3, r2, r4, asr #16
  408a6a:	ea4b 4203 	orr.w	r2, fp, r3, lsl #16
  408a6e:	ea4f 4323 	mov.w	r3, r3, asr #16
  408a72:	f84e 2b04 	str.w	r2, [lr], #4
  408a76:	d2da      	bcs.n	408a2e <quorem+0x46>
  408a78:	9b00      	ldr	r3, [sp, #0]
  408a7a:	f85a 3003 	ldr.w	r3, [sl, r3]
  408a7e:	b99b      	cbnz	r3, 408aa8 <quorem+0xc0>
  408a80:	9c01      	ldr	r4, [sp, #4]
  408a82:	1f23      	subs	r3, r4, #4
  408a84:	459a      	cmp	sl, r3
  408a86:	d20e      	bcs.n	408aa6 <quorem+0xbe>
  408a88:	f854 3c04 	ldr.w	r3, [r4, #-4]
  408a8c:	b95b      	cbnz	r3, 408aa6 <quorem+0xbe>
  408a8e:	f1a4 0308 	sub.w	r3, r4, #8
  408a92:	e001      	b.n	408a98 <quorem+0xb0>
  408a94:	6812      	ldr	r2, [r2, #0]
  408a96:	b932      	cbnz	r2, 408aa6 <quorem+0xbe>
  408a98:	459a      	cmp	sl, r3
  408a9a:	461a      	mov	r2, r3
  408a9c:	f107 37ff 	add.w	r7, r7, #4294967295
  408aa0:	f1a3 0304 	sub.w	r3, r3, #4
  408aa4:	d3f6      	bcc.n	408a94 <quorem+0xac>
  408aa6:	6107      	str	r7, [r0, #16]
  408aa8:	4604      	mov	r4, r0
  408aaa:	f002 fa7f 	bl	40afac <__mcmp>
  408aae:	2800      	cmp	r0, #0
  408ab0:	db31      	blt.n	408b16 <quorem+0x12e>
  408ab2:	f108 0801 	add.w	r8, r8, #1
  408ab6:	4655      	mov	r5, sl
  408ab8:	2000      	movs	r0, #0
  408aba:	f856 1b04 	ldr.w	r1, [r6], #4
  408abe:	682a      	ldr	r2, [r5, #0]
  408ac0:	b28b      	uxth	r3, r1
  408ac2:	45b1      	cmp	r9, r6
  408ac4:	ea4f 4111 	mov.w	r1, r1, lsr #16
  408ac8:	eba0 0303 	sub.w	r3, r0, r3
  408acc:	ebc1 4112 	rsb	r1, r1, r2, lsr #16
  408ad0:	fa13 f382 	uxtah	r3, r3, r2
  408ad4:	eb01 4223 	add.w	r2, r1, r3, asr #16
  408ad8:	b29b      	uxth	r3, r3
  408ada:	ea4f 4022 	mov.w	r0, r2, asr #16
  408ade:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  408ae2:	f845 3b04 	str.w	r3, [r5], #4
  408ae6:	d2e8      	bcs.n	408aba <quorem+0xd2>
  408ae8:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  408aec:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
  408af0:	b98a      	cbnz	r2, 408b16 <quorem+0x12e>
  408af2:	1f1a      	subs	r2, r3, #4
  408af4:	4592      	cmp	sl, r2
  408af6:	d20d      	bcs.n	408b14 <quorem+0x12c>
  408af8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  408afc:	b952      	cbnz	r2, 408b14 <quorem+0x12c>
  408afe:	3b08      	subs	r3, #8
  408b00:	e001      	b.n	408b06 <quorem+0x11e>
  408b02:	6812      	ldr	r2, [r2, #0]
  408b04:	b932      	cbnz	r2, 408b14 <quorem+0x12c>
  408b06:	459a      	cmp	sl, r3
  408b08:	461a      	mov	r2, r3
  408b0a:	f107 37ff 	add.w	r7, r7, #4294967295
  408b0e:	f1a3 0304 	sub.w	r3, r3, #4
  408b12:	d3f6      	bcc.n	408b02 <quorem+0x11a>
  408b14:	6127      	str	r7, [r4, #16]
  408b16:	4640      	mov	r0, r8
  408b18:	b003      	add	sp, #12
  408b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408b1e:	2000      	movs	r0, #0
  408b20:	b003      	add	sp, #12
  408b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408b26:	bf00      	nop

00408b28 <_dtoa_r>:
  408b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408b2c:	469b      	mov	fp, r3
  408b2e:	b099      	sub	sp, #100	; 0x64
  408b30:	6c03      	ldr	r3, [r0, #64]	; 0x40
  408b32:	4604      	mov	r4, r0
  408b34:	4692      	mov	sl, r2
  408b36:	9d25      	ldr	r5, [sp, #148]	; 0x94
  408b38:	b14b      	cbz	r3, 408b4e <_dtoa_r+0x26>
  408b3a:	6c46      	ldr	r6, [r0, #68]	; 0x44
  408b3c:	2201      	movs	r2, #1
  408b3e:	4619      	mov	r1, r3
  408b40:	40b2      	lsls	r2, r6
  408b42:	605e      	str	r6, [r3, #4]
  408b44:	609a      	str	r2, [r3, #8]
  408b46:	f002 f83b 	bl	40abc0 <_Bfree>
  408b4a:	2300      	movs	r3, #0
  408b4c:	6423      	str	r3, [r4, #64]	; 0x40
  408b4e:	f1bb 0f00 	cmp.w	fp, #0
  408b52:	46d9      	mov	r9, fp
  408b54:	db33      	blt.n	408bbe <_dtoa_r+0x96>
  408b56:	2300      	movs	r3, #0
  408b58:	602b      	str	r3, [r5, #0]
  408b5a:	4b99      	ldr	r3, [pc, #612]	; (408dc0 <_dtoa_r+0x298>)
  408b5c:	461a      	mov	r2, r3
  408b5e:	ea09 0303 	and.w	r3, r9, r3
  408b62:	4293      	cmp	r3, r2
  408b64:	d014      	beq.n	408b90 <_dtoa_r+0x68>
  408b66:	2200      	movs	r2, #0
  408b68:	2300      	movs	r3, #0
  408b6a:	4650      	mov	r0, sl
  408b6c:	4659      	mov	r1, fp
  408b6e:	f003 fb5d 	bl	40c22c <__aeabi_dcmpeq>
  408b72:	4680      	mov	r8, r0
  408b74:	b348      	cbz	r0, 408bca <_dtoa_r+0xa2>
  408b76:	2301      	movs	r3, #1
  408b78:	9a24      	ldr	r2, [sp, #144]	; 0x90
  408b7a:	6013      	str	r3, [r2, #0]
  408b7c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408b7e:	2b00      	cmp	r3, #0
  408b80:	f000 80cb 	beq.w	408d1a <_dtoa_r+0x1f2>
  408b84:	488f      	ldr	r0, [pc, #572]	; (408dc4 <_dtoa_r+0x29c>)
  408b86:	6018      	str	r0, [r3, #0]
  408b88:	3801      	subs	r0, #1
  408b8a:	b019      	add	sp, #100	; 0x64
  408b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408b90:	f242 730f 	movw	r3, #9999	; 0x270f
  408b94:	9a24      	ldr	r2, [sp, #144]	; 0x90
  408b96:	6013      	str	r3, [r2, #0]
  408b98:	f1ba 0f00 	cmp.w	sl, #0
  408b9c:	f000 80a6 	beq.w	408cec <_dtoa_r+0x1c4>
  408ba0:	4889      	ldr	r0, [pc, #548]	; (408dc8 <_dtoa_r+0x2a0>)
  408ba2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408ba4:	2b00      	cmp	r3, #0
  408ba6:	d0f0      	beq.n	408b8a <_dtoa_r+0x62>
  408ba8:	78c3      	ldrb	r3, [r0, #3]
  408baa:	2b00      	cmp	r3, #0
  408bac:	f000 80b7 	beq.w	408d1e <_dtoa_r+0x1f6>
  408bb0:	f100 0308 	add.w	r3, r0, #8
  408bb4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  408bb6:	6013      	str	r3, [r2, #0]
  408bb8:	b019      	add	sp, #100	; 0x64
  408bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408bbe:	2301      	movs	r3, #1
  408bc0:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  408bc4:	602b      	str	r3, [r5, #0]
  408bc6:	46cb      	mov	fp, r9
  408bc8:	e7c7      	b.n	408b5a <_dtoa_r+0x32>
  408bca:	ad17      	add	r5, sp, #92	; 0x5c
  408bcc:	a916      	add	r1, sp, #88	; 0x58
  408bce:	4620      	mov	r0, r4
  408bd0:	4652      	mov	r2, sl
  408bd2:	9500      	str	r5, [sp, #0]
  408bd4:	465b      	mov	r3, fp
  408bd6:	9101      	str	r1, [sp, #4]
  408bd8:	f002 fa7e 	bl	40b0d8 <__d2b>
  408bdc:	9006      	str	r0, [sp, #24]
  408bde:	ea5f 5519 	movs.w	r5, r9, lsr #20
  408be2:	f040 808c 	bne.w	408cfe <_dtoa_r+0x1d6>
  408be6:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
  408bea:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  408bee:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  408bf0:	4445      	add	r5, r8
  408bf2:	429d      	cmp	r5, r3
  408bf4:	f2c0 81cc 	blt.w	408f90 <_dtoa_r+0x468>
  408bf8:	331f      	adds	r3, #31
  408bfa:	f205 4212 	addw	r2, r5, #1042	; 0x412
  408bfe:	1b5b      	subs	r3, r3, r5
  408c00:	fa2a f002 	lsr.w	r0, sl, r2
  408c04:	fa09 f903 	lsl.w	r9, r9, r3
  408c08:	ea49 0000 	orr.w	r0, r9, r0
  408c0c:	f003 f830 	bl	40bc70 <__aeabi_ui2d>
  408c10:	3d01      	subs	r5, #1
  408c12:	2301      	movs	r3, #1
  408c14:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  408c18:	9311      	str	r3, [sp, #68]	; 0x44
  408c1a:	2200      	movs	r2, #0
  408c1c:	4b6b      	ldr	r3, [pc, #428]	; (408dcc <_dtoa_r+0x2a4>)
  408c1e:	f002 fee9 	bl	40b9f4 <__aeabi_dsub>
  408c22:	a361      	add	r3, pc, #388	; (adr r3, 408da8 <_dtoa_r+0x280>)
  408c24:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c28:	f003 f898 	bl	40bd5c <__aeabi_dmul>
  408c2c:	a360      	add	r3, pc, #384	; (adr r3, 408db0 <_dtoa_r+0x288>)
  408c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c32:	f002 fee1 	bl	40b9f8 <__adddf3>
  408c36:	4606      	mov	r6, r0
  408c38:	460f      	mov	r7, r1
  408c3a:	4628      	mov	r0, r5
  408c3c:	f003 f828 	bl	40bc90 <__aeabi_i2d>
  408c40:	a35d      	add	r3, pc, #372	; (adr r3, 408db8 <_dtoa_r+0x290>)
  408c42:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c46:	f003 f889 	bl	40bd5c <__aeabi_dmul>
  408c4a:	4602      	mov	r2, r0
  408c4c:	460b      	mov	r3, r1
  408c4e:	4630      	mov	r0, r6
  408c50:	4639      	mov	r1, r7
  408c52:	f002 fed1 	bl	40b9f8 <__adddf3>
  408c56:	4606      	mov	r6, r0
  408c58:	460f      	mov	r7, r1
  408c5a:	f003 fb19 	bl	40c290 <__aeabi_d2iz>
  408c5e:	2200      	movs	r2, #0
  408c60:	9002      	str	r0, [sp, #8]
  408c62:	4639      	mov	r1, r7
  408c64:	4630      	mov	r0, r6
  408c66:	2300      	movs	r3, #0
  408c68:	f003 faea 	bl	40c240 <__aeabi_dcmplt>
  408c6c:	2800      	cmp	r0, #0
  408c6e:	f040 8171 	bne.w	408f54 <_dtoa_r+0x42c>
  408c72:	9b02      	ldr	r3, [sp, #8]
  408c74:	2b16      	cmp	r3, #22
  408c76:	f200 8091 	bhi.w	408d9c <_dtoa_r+0x274>
  408c7a:	9802      	ldr	r0, [sp, #8]
  408c7c:	4652      	mov	r2, sl
  408c7e:	4954      	ldr	r1, [pc, #336]	; (408dd0 <_dtoa_r+0x2a8>)
  408c80:	465b      	mov	r3, fp
  408c82:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
  408c86:	e9d1 0100 	ldrd	r0, r1, [r1]
  408c8a:	f003 faf7 	bl	40c27c <__aeabi_dcmpgt>
  408c8e:	2800      	cmp	r0, #0
  408c90:	f000 817c 	beq.w	408f8c <_dtoa_r+0x464>
  408c94:	9b02      	ldr	r3, [sp, #8]
  408c96:	3b01      	subs	r3, #1
  408c98:	9302      	str	r3, [sp, #8]
  408c9a:	2300      	movs	r3, #0
  408c9c:	930d      	str	r3, [sp, #52]	; 0x34
  408c9e:	ebc5 0508 	rsb	r5, r5, r8
  408ca2:	1e6b      	subs	r3, r5, #1
  408ca4:	9303      	str	r3, [sp, #12]
  408ca6:	f100 816c 	bmi.w	408f82 <_dtoa_r+0x45a>
  408caa:	2300      	movs	r3, #0
  408cac:	9307      	str	r3, [sp, #28]
  408cae:	9b02      	ldr	r3, [sp, #8]
  408cb0:	2b00      	cmp	r3, #0
  408cb2:	f2c0 815d 	blt.w	408f70 <_dtoa_r+0x448>
  408cb6:	9a03      	ldr	r2, [sp, #12]
  408cb8:	930c      	str	r3, [sp, #48]	; 0x30
  408cba:	4611      	mov	r1, r2
  408cbc:	4419      	add	r1, r3
  408cbe:	2300      	movs	r3, #0
  408cc0:	9103      	str	r1, [sp, #12]
  408cc2:	930a      	str	r3, [sp, #40]	; 0x28
  408cc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
  408cc6:	2b09      	cmp	r3, #9
  408cc8:	d82b      	bhi.n	408d22 <_dtoa_r+0x1fa>
  408cca:	2b05      	cmp	r3, #5
  408ccc:	f340 867e 	ble.w	4099cc <_dtoa_r+0xea4>
  408cd0:	3b04      	subs	r3, #4
  408cd2:	2500      	movs	r5, #0
  408cd4:	9322      	str	r3, [sp, #136]	; 0x88
  408cd6:	9b22      	ldr	r3, [sp, #136]	; 0x88
  408cd8:	3b02      	subs	r3, #2
  408cda:	2b03      	cmp	r3, #3
  408cdc:	f200 8679 	bhi.w	4099d2 <_dtoa_r+0xeaa>
  408ce0:	e8df f013 	tbh	[pc, r3, lsl #1]
  408ce4:	0289029b 	.word	0x0289029b
  408ce8:	068d0180 	.word	0x068d0180
  408cec:	f3c9 0013 	ubfx	r0, r9, #0, #20
  408cf0:	4b35      	ldr	r3, [pc, #212]	; (408dc8 <_dtoa_r+0x2a0>)
  408cf2:	4a38      	ldr	r2, [pc, #224]	; (408dd4 <_dtoa_r+0x2ac>)
  408cf4:	2800      	cmp	r0, #0
  408cf6:	bf14      	ite	ne
  408cf8:	4618      	movne	r0, r3
  408cfa:	4610      	moveq	r0, r2
  408cfc:	e751      	b.n	408ba2 <_dtoa_r+0x7a>
  408cfe:	f3cb 0313 	ubfx	r3, fp, #0, #20
  408d02:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
  408d06:	4650      	mov	r0, sl
  408d08:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  408d0c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  408d10:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
  408d14:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  408d18:	e77f      	b.n	408c1a <_dtoa_r+0xf2>
  408d1a:	482f      	ldr	r0, [pc, #188]	; (408dd8 <_dtoa_r+0x2b0>)
  408d1c:	e735      	b.n	408b8a <_dtoa_r+0x62>
  408d1e:	1cc3      	adds	r3, r0, #3
  408d20:	e748      	b.n	408bb4 <_dtoa_r+0x8c>
  408d22:	f04f 33ff 	mov.w	r3, #4294967295
  408d26:	2100      	movs	r1, #0
  408d28:	4620      	mov	r0, r4
  408d2a:	461d      	mov	r5, r3
  408d2c:	9310      	str	r3, [sp, #64]	; 0x40
  408d2e:	2301      	movs	r3, #1
  408d30:	6461      	str	r1, [r4, #68]	; 0x44
  408d32:	9123      	str	r1, [sp, #140]	; 0x8c
  408d34:	930b      	str	r3, [sp, #44]	; 0x2c
  408d36:	f001 ff1b 	bl	40ab70 <_Balloc>
  408d3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  408d3c:	9005      	str	r0, [sp, #20]
  408d3e:	9322      	str	r3, [sp, #136]	; 0x88
  408d40:	9504      	str	r5, [sp, #16]
  408d42:	6420      	str	r0, [r4, #64]	; 0x40
  408d44:	9a02      	ldr	r2, [sp, #8]
  408d46:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408d48:	2a0e      	cmp	r2, #14
  408d4a:	dc49      	bgt.n	408de0 <_dtoa_r+0x2b8>
  408d4c:	2b00      	cmp	r3, #0
  408d4e:	db47      	blt.n	408de0 <_dtoa_r+0x2b8>
  408d50:	4b1f      	ldr	r3, [pc, #124]	; (408dd0 <_dtoa_r+0x2a8>)
  408d52:	9a02      	ldr	r2, [sp, #8]
  408d54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408d58:	e9d3 8900 	ldrd	r8, r9, [r3]
  408d5c:	9b04      	ldr	r3, [sp, #16]
  408d5e:	2b00      	cmp	r3, #0
  408d60:	f300 825e 	bgt.w	409220 <_dtoa_r+0x6f8>
  408d64:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  408d66:	2b00      	cmp	r3, #0
  408d68:	f280 825a 	bge.w	409220 <_dtoa_r+0x6f8>
  408d6c:	9b04      	ldr	r3, [sp, #16]
  408d6e:	2b00      	cmp	r3, #0
  408d70:	f040 85bf 	bne.w	4098f2 <_dtoa_r+0xdca>
  408d74:	2200      	movs	r2, #0
  408d76:	4b19      	ldr	r3, [pc, #100]	; (408ddc <_dtoa_r+0x2b4>)
  408d78:	4640      	mov	r0, r8
  408d7a:	4649      	mov	r1, r9
  408d7c:	f002 ffee 	bl	40bd5c <__aeabi_dmul>
  408d80:	4652      	mov	r2, sl
  408d82:	465b      	mov	r3, fp
  408d84:	f003 fa70 	bl	40c268 <__aeabi_dcmpge>
  408d88:	9f04      	ldr	r7, [sp, #16]
  408d8a:	9708      	str	r7, [sp, #32]
  408d8c:	2800      	cmp	r0, #0
  408d8e:	f000 80bd 	beq.w	408f0c <_dtoa_r+0x3e4>
  408d92:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  408d94:	9d05      	ldr	r5, [sp, #20]
  408d96:	43db      	mvns	r3, r3
  408d98:	9302      	str	r3, [sp, #8]
  408d9a:	e0be      	b.n	408f1a <_dtoa_r+0x3f2>
  408d9c:	2301      	movs	r3, #1
  408d9e:	930d      	str	r3, [sp, #52]	; 0x34
  408da0:	e77d      	b.n	408c9e <_dtoa_r+0x176>
  408da2:	bf00      	nop
  408da4:	f3af 8000 	nop.w
  408da8:	636f4361 	.word	0x636f4361
  408dac:	3fd287a7 	.word	0x3fd287a7
  408db0:	8b60c8b3 	.word	0x8b60c8b3
  408db4:	3fc68a28 	.word	0x3fc68a28
  408db8:	509f79fb 	.word	0x509f79fb
  408dbc:	3fd34413 	.word	0x3fd34413
  408dc0:	7ff00000 	.word	0x7ff00000
  408dc4:	0040d3cd 	.word	0x0040d3cd
  408dc8:	0040d3dc 	.word	0x0040d3dc
  408dcc:	3ff80000 	.word	0x3ff80000
  408dd0:	0040d3f0 	.word	0x0040d3f0
  408dd4:	0040d3d0 	.word	0x0040d3d0
  408dd8:	0040d3cc 	.word	0x0040d3cc
  408ddc:	40140000 	.word	0x40140000
  408de0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  408de2:	2a00      	cmp	r2, #0
  408de4:	f040 80e1 	bne.w	408faa <_dtoa_r+0x482>
  408de8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408dea:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  408dec:	9d07      	ldr	r5, [sp, #28]
  408dee:	9308      	str	r3, [sp, #32]
  408df0:	9903      	ldr	r1, [sp, #12]
  408df2:	2900      	cmp	r1, #0
  408df4:	460b      	mov	r3, r1
  408df6:	dd0a      	ble.n	408e0e <_dtoa_r+0x2e6>
  408df8:	2d00      	cmp	r5, #0
  408dfa:	dd08      	ble.n	408e0e <_dtoa_r+0x2e6>
  408dfc:	42a9      	cmp	r1, r5
  408dfe:	9a07      	ldr	r2, [sp, #28]
  408e00:	bfa8      	it	ge
  408e02:	462b      	movge	r3, r5
  408e04:	1ad2      	subs	r2, r2, r3
  408e06:	1aed      	subs	r5, r5, r3
  408e08:	1acb      	subs	r3, r1, r3
  408e0a:	9207      	str	r2, [sp, #28]
  408e0c:	9303      	str	r3, [sp, #12]
  408e0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408e10:	2b00      	cmp	r3, #0
  408e12:	dd1b      	ble.n	408e4c <_dtoa_r+0x324>
  408e14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408e16:	2b00      	cmp	r3, #0
  408e18:	f000 84ce 	beq.w	4097b8 <_dtoa_r+0xc90>
  408e1c:	2e00      	cmp	r6, #0
  408e1e:	dd11      	ble.n	408e44 <_dtoa_r+0x31c>
  408e20:	9908      	ldr	r1, [sp, #32]
  408e22:	4632      	mov	r2, r6
  408e24:	4620      	mov	r0, r4
  408e26:	f002 f817 	bl	40ae58 <__pow5mult>
  408e2a:	9f06      	ldr	r7, [sp, #24]
  408e2c:	4601      	mov	r1, r0
  408e2e:	9008      	str	r0, [sp, #32]
  408e30:	463a      	mov	r2, r7
  408e32:	4620      	mov	r0, r4
  408e34:	f001 ff6e 	bl	40ad14 <__multiply>
  408e38:	4603      	mov	r3, r0
  408e3a:	4639      	mov	r1, r7
  408e3c:	4620      	mov	r0, r4
  408e3e:	9306      	str	r3, [sp, #24]
  408e40:	f001 febe 	bl	40abc0 <_Bfree>
  408e44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408e46:	1b9a      	subs	r2, r3, r6
  408e48:	f040 84ff 	bne.w	40984a <_dtoa_r+0xd22>
  408e4c:	4620      	mov	r0, r4
  408e4e:	2101      	movs	r1, #1
  408e50:	f001 ff56 	bl	40ad00 <__i2b>
  408e54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408e56:	4607      	mov	r7, r0
  408e58:	2b00      	cmp	r3, #0
  408e5a:	f340 8282 	ble.w	409362 <_dtoa_r+0x83a>
  408e5e:	4601      	mov	r1, r0
  408e60:	461a      	mov	r2, r3
  408e62:	4620      	mov	r0, r4
  408e64:	f001 fff8 	bl	40ae58 <__pow5mult>
  408e68:	9b22      	ldr	r3, [sp, #136]	; 0x88
  408e6a:	4607      	mov	r7, r0
  408e6c:	2b01      	cmp	r3, #1
  408e6e:	f340 84f3 	ble.w	409858 <_dtoa_r+0xd30>
  408e72:	f04f 0800 	mov.w	r8, #0
  408e76:	693b      	ldr	r3, [r7, #16]
  408e78:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  408e7c:	6918      	ldr	r0, [r3, #16]
  408e7e:	f001 feeb 	bl	40ac58 <__hi0bits>
  408e82:	f1c0 0020 	rsb	r0, r0, #32
  408e86:	9b03      	ldr	r3, [sp, #12]
  408e88:	4418      	add	r0, r3
  408e8a:	f010 001f 	ands.w	r0, r0, #31
  408e8e:	f000 82a0 	beq.w	4093d2 <_dtoa_r+0x8aa>
  408e92:	f1c0 0320 	rsb	r3, r0, #32
  408e96:	2b04      	cmp	r3, #4
  408e98:	f340 8592 	ble.w	4099c0 <_dtoa_r+0xe98>
  408e9c:	f1c0 001c 	rsb	r0, r0, #28
  408ea0:	9b07      	ldr	r3, [sp, #28]
  408ea2:	4405      	add	r5, r0
  408ea4:	4403      	add	r3, r0
  408ea6:	9307      	str	r3, [sp, #28]
  408ea8:	9b03      	ldr	r3, [sp, #12]
  408eaa:	4403      	add	r3, r0
  408eac:	9303      	str	r3, [sp, #12]
  408eae:	9b07      	ldr	r3, [sp, #28]
  408eb0:	2b00      	cmp	r3, #0
  408eb2:	dd05      	ble.n	408ec0 <_dtoa_r+0x398>
  408eb4:	9906      	ldr	r1, [sp, #24]
  408eb6:	461a      	mov	r2, r3
  408eb8:	4620      	mov	r0, r4
  408eba:	f002 f81d 	bl	40aef8 <__lshift>
  408ebe:	9006      	str	r0, [sp, #24]
  408ec0:	9b03      	ldr	r3, [sp, #12]
  408ec2:	2b00      	cmp	r3, #0
  408ec4:	dd05      	ble.n	408ed2 <_dtoa_r+0x3aa>
  408ec6:	4639      	mov	r1, r7
  408ec8:	461a      	mov	r2, r3
  408eca:	4620      	mov	r0, r4
  408ecc:	f002 f814 	bl	40aef8 <__lshift>
  408ed0:	4607      	mov	r7, r0
  408ed2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408ed4:	2b00      	cmp	r3, #0
  408ed6:	f040 838b 	bne.w	4095f0 <_dtoa_r+0xac8>
  408eda:	9b22      	ldr	r3, [sp, #136]	; 0x88
  408edc:	2b02      	cmp	r3, #2
  408ede:	f340 827a 	ble.w	4093d6 <_dtoa_r+0x8ae>
  408ee2:	9b04      	ldr	r3, [sp, #16]
  408ee4:	2b00      	cmp	r3, #0
  408ee6:	f300 8276 	bgt.w	4093d6 <_dtoa_r+0x8ae>
  408eea:	9b04      	ldr	r3, [sp, #16]
  408eec:	2b00      	cmp	r3, #0
  408eee:	f47f af50 	bne.w	408d92 <_dtoa_r+0x26a>
  408ef2:	4639      	mov	r1, r7
  408ef4:	2205      	movs	r2, #5
  408ef6:	4620      	mov	r0, r4
  408ef8:	f001 fe6c 	bl	40abd4 <__multadd>
  408efc:	4607      	mov	r7, r0
  408efe:	9806      	ldr	r0, [sp, #24]
  408f00:	4639      	mov	r1, r7
  408f02:	f002 f853 	bl	40afac <__mcmp>
  408f06:	2800      	cmp	r0, #0
  408f08:	f77f af43 	ble.w	408d92 <_dtoa_r+0x26a>
  408f0c:	9a02      	ldr	r2, [sp, #8]
  408f0e:	2331      	movs	r3, #49	; 0x31
  408f10:	3201      	adds	r2, #1
  408f12:	9202      	str	r2, [sp, #8]
  408f14:	9a05      	ldr	r2, [sp, #20]
  408f16:	1c55      	adds	r5, r2, #1
  408f18:	7013      	strb	r3, [r2, #0]
  408f1a:	4639      	mov	r1, r7
  408f1c:	4620      	mov	r0, r4
  408f1e:	f001 fe4f 	bl	40abc0 <_Bfree>
  408f22:	9b08      	ldr	r3, [sp, #32]
  408f24:	b11b      	cbz	r3, 408f2e <_dtoa_r+0x406>
  408f26:	9908      	ldr	r1, [sp, #32]
  408f28:	4620      	mov	r0, r4
  408f2a:	f001 fe49 	bl	40abc0 <_Bfree>
  408f2e:	4620      	mov	r0, r4
  408f30:	9906      	ldr	r1, [sp, #24]
  408f32:	f001 fe45 	bl	40abc0 <_Bfree>
  408f36:	2200      	movs	r2, #0
  408f38:	9b02      	ldr	r3, [sp, #8]
  408f3a:	702a      	strb	r2, [r5, #0]
  408f3c:	3301      	adds	r3, #1
  408f3e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  408f40:	6013      	str	r3, [r2, #0]
  408f42:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408f44:	2b00      	cmp	r3, #0
  408f46:	f000 82a3 	beq.w	409490 <_dtoa_r+0x968>
  408f4a:	9805      	ldr	r0, [sp, #20]
  408f4c:	601d      	str	r5, [r3, #0]
  408f4e:	b019      	add	sp, #100	; 0x64
  408f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f54:	9802      	ldr	r0, [sp, #8]
  408f56:	f002 fe9b 	bl	40bc90 <__aeabi_i2d>
  408f5a:	4632      	mov	r2, r6
  408f5c:	463b      	mov	r3, r7
  408f5e:	f003 f965 	bl	40c22c <__aeabi_dcmpeq>
  408f62:	2800      	cmp	r0, #0
  408f64:	f47f ae85 	bne.w	408c72 <_dtoa_r+0x14a>
  408f68:	9b02      	ldr	r3, [sp, #8]
  408f6a:	3b01      	subs	r3, #1
  408f6c:	9302      	str	r3, [sp, #8]
  408f6e:	e680      	b.n	408c72 <_dtoa_r+0x14a>
  408f70:	9a07      	ldr	r2, [sp, #28]
  408f72:	9b02      	ldr	r3, [sp, #8]
  408f74:	1ad2      	subs	r2, r2, r3
  408f76:	425b      	negs	r3, r3
  408f78:	930a      	str	r3, [sp, #40]	; 0x28
  408f7a:	2300      	movs	r3, #0
  408f7c:	9207      	str	r2, [sp, #28]
  408f7e:	930c      	str	r3, [sp, #48]	; 0x30
  408f80:	e6a0      	b.n	408cc4 <_dtoa_r+0x19c>
  408f82:	425b      	negs	r3, r3
  408f84:	9307      	str	r3, [sp, #28]
  408f86:	2300      	movs	r3, #0
  408f88:	9303      	str	r3, [sp, #12]
  408f8a:	e690      	b.n	408cae <_dtoa_r+0x186>
  408f8c:	900d      	str	r0, [sp, #52]	; 0x34
  408f8e:	e686      	b.n	408c9e <_dtoa_r+0x176>
  408f90:	4bbd      	ldr	r3, [pc, #756]	; (409288 <_dtoa_r+0x760>)
  408f92:	1b5b      	subs	r3, r3, r5
  408f94:	fa0a f003 	lsl.w	r0, sl, r3
  408f98:	e638      	b.n	408c0c <_dtoa_r+0xe4>
  408f9a:	2100      	movs	r1, #0
  408f9c:	f04f 32ff 	mov.w	r2, #4294967295
  408fa0:	9123      	str	r1, [sp, #140]	; 0x8c
  408fa2:	2101      	movs	r1, #1
  408fa4:	9204      	str	r2, [sp, #16]
  408fa6:	910b      	str	r1, [sp, #44]	; 0x2c
  408fa8:	9210      	str	r2, [sp, #64]	; 0x40
  408faa:	9a22      	ldr	r2, [sp, #136]	; 0x88
  408fac:	2a01      	cmp	r2, #1
  408fae:	f340 8460 	ble.w	409872 <_dtoa_r+0xd4a>
  408fb2:	9b04      	ldr	r3, [sp, #16]
  408fb4:	1e5e      	subs	r6, r3, #1
  408fb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408fb8:	42b3      	cmp	r3, r6
  408fba:	f2c0 8405 	blt.w	4097c8 <_dtoa_r+0xca0>
  408fbe:	1b9e      	subs	r6, r3, r6
  408fc0:	9b04      	ldr	r3, [sp, #16]
  408fc2:	2b00      	cmp	r3, #0
  408fc4:	f2c0 8461 	blt.w	40988a <_dtoa_r+0xd62>
  408fc8:	9d07      	ldr	r5, [sp, #28]
  408fca:	9b04      	ldr	r3, [sp, #16]
  408fcc:	9a07      	ldr	r2, [sp, #28]
  408fce:	4620      	mov	r0, r4
  408fd0:	2101      	movs	r1, #1
  408fd2:	441a      	add	r2, r3
  408fd4:	9207      	str	r2, [sp, #28]
  408fd6:	9a03      	ldr	r2, [sp, #12]
  408fd8:	441a      	add	r2, r3
  408fda:	9203      	str	r2, [sp, #12]
  408fdc:	f001 fe90 	bl	40ad00 <__i2b>
  408fe0:	9008      	str	r0, [sp, #32]
  408fe2:	e705      	b.n	408df0 <_dtoa_r+0x2c8>
  408fe4:	2301      	movs	r3, #1
  408fe6:	930b      	str	r3, [sp, #44]	; 0x2c
  408fe8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  408fea:	2b00      	cmp	r3, #0
  408fec:	f340 83df 	ble.w	4097ae <_dtoa_r+0xc86>
  408ff0:	2b0e      	cmp	r3, #14
  408ff2:	bf8c      	ite	hi
  408ff4:	2500      	movhi	r5, #0
  408ff6:	f005 0501 	andls.w	r5, r5, #1
  408ffa:	461e      	mov	r6, r3
  408ffc:	9310      	str	r3, [sp, #64]	; 0x40
  408ffe:	9304      	str	r3, [sp, #16]
  409000:	2100      	movs	r1, #0
  409002:	2e17      	cmp	r6, #23
  409004:	6461      	str	r1, [r4, #68]	; 0x44
  409006:	d909      	bls.n	40901c <_dtoa_r+0x4f4>
  409008:	2201      	movs	r2, #1
  40900a:	2304      	movs	r3, #4
  40900c:	005b      	lsls	r3, r3, #1
  40900e:	4611      	mov	r1, r2
  409010:	3201      	adds	r2, #1
  409012:	f103 0014 	add.w	r0, r3, #20
  409016:	42b0      	cmp	r0, r6
  409018:	d9f8      	bls.n	40900c <_dtoa_r+0x4e4>
  40901a:	6461      	str	r1, [r4, #68]	; 0x44
  40901c:	4620      	mov	r0, r4
  40901e:	f001 fda7 	bl	40ab70 <_Balloc>
  409022:	9005      	str	r0, [sp, #20]
  409024:	6420      	str	r0, [r4, #64]	; 0x40
  409026:	2d00      	cmp	r5, #0
  409028:	f43f ae8c 	beq.w	408d44 <_dtoa_r+0x21c>
  40902c:	9802      	ldr	r0, [sp, #8]
  40902e:	2800      	cmp	r0, #0
  409030:	e9cd ab0e 	strd	sl, fp, [sp, #56]	; 0x38
  409034:	f340 8233 	ble.w	40949e <_dtoa_r+0x976>
  409038:	4a94      	ldr	r2, [pc, #592]	; (40928c <_dtoa_r+0x764>)
  40903a:	f000 030f 	and.w	r3, r0, #15
  40903e:	1105      	asrs	r5, r0, #4
  409040:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  409044:	06ea      	lsls	r2, r5, #27
  409046:	e9d3 6700 	ldrd	r6, r7, [r3]
  40904a:	f140 821c 	bpl.w	409486 <_dtoa_r+0x95e>
  40904e:	4b90      	ldr	r3, [pc, #576]	; (409290 <_dtoa_r+0x768>)
  409050:	4650      	mov	r0, sl
  409052:	4659      	mov	r1, fp
  409054:	f005 050f 	and.w	r5, r5, #15
  409058:	f04f 0803 	mov.w	r8, #3
  40905c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  409060:	f002 ffa6 	bl	40bfb0 <__aeabi_ddiv>
  409064:	4682      	mov	sl, r0
  409066:	468b      	mov	fp, r1
  409068:	b18d      	cbz	r5, 40908e <_dtoa_r+0x566>
  40906a:	f8df 9224 	ldr.w	r9, [pc, #548]	; 409290 <_dtoa_r+0x768>
  40906e:	07eb      	lsls	r3, r5, #31
  409070:	4630      	mov	r0, r6
  409072:	4639      	mov	r1, r7
  409074:	d507      	bpl.n	409086 <_dtoa_r+0x55e>
  409076:	f108 0801 	add.w	r8, r8, #1
  40907a:	e9d9 2300 	ldrd	r2, r3, [r9]
  40907e:	f002 fe6d 	bl	40bd5c <__aeabi_dmul>
  409082:	4606      	mov	r6, r0
  409084:	460f      	mov	r7, r1
  409086:	106d      	asrs	r5, r5, #1
  409088:	f109 0908 	add.w	r9, r9, #8
  40908c:	d1ef      	bne.n	40906e <_dtoa_r+0x546>
  40908e:	4650      	mov	r0, sl
  409090:	4659      	mov	r1, fp
  409092:	4632      	mov	r2, r6
  409094:	463b      	mov	r3, r7
  409096:	f002 ff8b 	bl	40bfb0 <__aeabi_ddiv>
  40909a:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40909e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4090a0:	b143      	cbz	r3, 4090b4 <_dtoa_r+0x58c>
  4090a2:	2200      	movs	r2, #0
  4090a4:	4b7b      	ldr	r3, [pc, #492]	; (409294 <_dtoa_r+0x76c>)
  4090a6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4090aa:	f003 f8c9 	bl	40c240 <__aeabi_dcmplt>
  4090ae:	2800      	cmp	r0, #0
  4090b0:	f040 8393 	bne.w	4097da <_dtoa_r+0xcb2>
  4090b4:	4640      	mov	r0, r8
  4090b6:	f002 fdeb 	bl	40bc90 <__aeabi_i2d>
  4090ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  4090be:	f002 fe4d 	bl	40bd5c <__aeabi_dmul>
  4090c2:	4b75      	ldr	r3, [pc, #468]	; (409298 <_dtoa_r+0x770>)
  4090c4:	2200      	movs	r2, #0
  4090c6:	f002 fc97 	bl	40b9f8 <__adddf3>
  4090ca:	9b04      	ldr	r3, [sp, #16]
  4090cc:	4606      	mov	r6, r0
  4090ce:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4090d2:	2b00      	cmp	r3, #0
  4090d4:	f000 8161 	beq.w	40939a <_dtoa_r+0x872>
  4090d8:	9b02      	ldr	r3, [sp, #8]
  4090da:	f8dd c010 	ldr.w	ip, [sp, #16]
  4090de:	9314      	str	r3, [sp, #80]	; 0x50
  4090e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4090e2:	2b00      	cmp	r3, #0
  4090e4:	f000 820b 	beq.w	4094fe <_dtoa_r+0x9d6>
  4090e8:	4b68      	ldr	r3, [pc, #416]	; (40928c <_dtoa_r+0x764>)
  4090ea:	2000      	movs	r0, #0
  4090ec:	9a05      	ldr	r2, [sp, #20]
  4090ee:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
  4090f2:	496a      	ldr	r1, [pc, #424]	; (40929c <_dtoa_r+0x774>)
  4090f4:	1c55      	adds	r5, r2, #1
  4090f6:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4090fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4090fe:	f002 ff57 	bl	40bfb0 <__aeabi_ddiv>
  409102:	4632      	mov	r2, r6
  409104:	463b      	mov	r3, r7
  409106:	f002 fc75 	bl	40b9f4 <__aeabi_dsub>
  40910a:	4682      	mov	sl, r0
  40910c:	468b      	mov	fp, r1
  40910e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  409112:	4649      	mov	r1, r9
  409114:	4640      	mov	r0, r8
  409116:	f003 f8bb 	bl	40c290 <__aeabi_d2iz>
  40911a:	4606      	mov	r6, r0
  40911c:	f002 fdb8 	bl	40bc90 <__aeabi_i2d>
  409120:	4602      	mov	r2, r0
  409122:	3630      	adds	r6, #48	; 0x30
  409124:	460b      	mov	r3, r1
  409126:	4640      	mov	r0, r8
  409128:	4649      	mov	r1, r9
  40912a:	f002 fc63 	bl	40b9f4 <__aeabi_dsub>
  40912e:	9f05      	ldr	r7, [sp, #20]
  409130:	4680      	mov	r8, r0
  409132:	4689      	mov	r9, r1
  409134:	b2f6      	uxtb	r6, r6
  409136:	4650      	mov	r0, sl
  409138:	4659      	mov	r1, fp
  40913a:	4642      	mov	r2, r8
  40913c:	464b      	mov	r3, r9
  40913e:	703e      	strb	r6, [r7, #0]
  409140:	f003 f89c 	bl	40c27c <__aeabi_dcmpgt>
  409144:	2800      	cmp	r0, #0
  409146:	f040 8243 	bne.w	4095d0 <_dtoa_r+0xaa8>
  40914a:	4642      	mov	r2, r8
  40914c:	464b      	mov	r3, r9
  40914e:	2000      	movs	r0, #0
  409150:	4950      	ldr	r1, [pc, #320]	; (409294 <_dtoa_r+0x76c>)
  409152:	f002 fc4f 	bl	40b9f4 <__aeabi_dsub>
  409156:	4602      	mov	r2, r0
  409158:	460b      	mov	r3, r1
  40915a:	4650      	mov	r0, sl
  40915c:	4659      	mov	r1, fp
  40915e:	f003 f88d 	bl	40c27c <__aeabi_dcmpgt>
  409162:	2800      	cmp	r0, #0
  409164:	f040 80eb 	bne.w	40933e <_dtoa_r+0x816>
  409168:	f8dd c048 	ldr.w	ip, [sp, #72]	; 0x48
  40916c:	f1bc 0f01 	cmp.w	ip, #1
  409170:	f340 8192 	ble.w	409498 <_dtoa_r+0x970>
  409174:	9f05      	ldr	r7, [sp, #20]
  409176:	9412      	str	r4, [sp, #72]	; 0x48
  409178:	4467      	add	r7, ip
  40917a:	9708      	str	r7, [sp, #32]
  40917c:	e00e      	b.n	40919c <_dtoa_r+0x674>
  40917e:	2000      	movs	r0, #0
  409180:	4944      	ldr	r1, [pc, #272]	; (409294 <_dtoa_r+0x76c>)
  409182:	f002 fc37 	bl	40b9f4 <__aeabi_dsub>
  409186:	4652      	mov	r2, sl
  409188:	465b      	mov	r3, fp
  40918a:	f003 f859 	bl	40c240 <__aeabi_dcmplt>
  40918e:	2800      	cmp	r0, #0
  409190:	f040 83a1 	bne.w	4098d6 <_dtoa_r+0xdae>
  409194:	9b08      	ldr	r3, [sp, #32]
  409196:	429d      	cmp	r5, r3
  409198:	f000 817d 	beq.w	409496 <_dtoa_r+0x96e>
  40919c:	4650      	mov	r0, sl
  40919e:	4659      	mov	r1, fp
  4091a0:	2200      	movs	r2, #0
  4091a2:	4b3f      	ldr	r3, [pc, #252]	; (4092a0 <_dtoa_r+0x778>)
  4091a4:	f002 fdda 	bl	40bd5c <__aeabi_dmul>
  4091a8:	2200      	movs	r2, #0
  4091aa:	4b3d      	ldr	r3, [pc, #244]	; (4092a0 <_dtoa_r+0x778>)
  4091ac:	4682      	mov	sl, r0
  4091ae:	468b      	mov	fp, r1
  4091b0:	4640      	mov	r0, r8
  4091b2:	4649      	mov	r1, r9
  4091b4:	f002 fdd2 	bl	40bd5c <__aeabi_dmul>
  4091b8:	4606      	mov	r6, r0
  4091ba:	460f      	mov	r7, r1
  4091bc:	f003 f868 	bl	40c290 <__aeabi_d2iz>
  4091c0:	4604      	mov	r4, r0
  4091c2:	f002 fd65 	bl	40bc90 <__aeabi_i2d>
  4091c6:	4602      	mov	r2, r0
  4091c8:	460b      	mov	r3, r1
  4091ca:	3430      	adds	r4, #48	; 0x30
  4091cc:	4630      	mov	r0, r6
  4091ce:	4639      	mov	r1, r7
  4091d0:	b2e6      	uxtb	r6, r4
  4091d2:	f002 fc0f 	bl	40b9f4 <__aeabi_dsub>
  4091d6:	4680      	mov	r8, r0
  4091d8:	4689      	mov	r9, r1
  4091da:	4652      	mov	r2, sl
  4091dc:	465b      	mov	r3, fp
  4091de:	f805 6b01 	strb.w	r6, [r5], #1
  4091e2:	f003 f82d 	bl	40c240 <__aeabi_dcmplt>
  4091e6:	4642      	mov	r2, r8
  4091e8:	464b      	mov	r3, r9
  4091ea:	2800      	cmp	r0, #0
  4091ec:	d0c7      	beq.n	40917e <_dtoa_r+0x656>
  4091ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4091f0:	9c12      	ldr	r4, [sp, #72]	; 0x48
  4091f2:	9302      	str	r3, [sp, #8]
  4091f4:	e69b      	b.n	408f2e <_dtoa_r+0x406>
  4091f6:	2300      	movs	r3, #0
  4091f8:	930b      	str	r3, [sp, #44]	; 0x2c
  4091fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4091fc:	9a02      	ldr	r2, [sp, #8]
  4091fe:	4413      	add	r3, r2
  409200:	9310      	str	r3, [sp, #64]	; 0x40
  409202:	3301      	adds	r3, #1
  409204:	2b00      	cmp	r3, #0
  409206:	9304      	str	r3, [sp, #16]
  409208:	f340 82c9 	ble.w	40979e <_dtoa_r+0xc76>
  40920c:	9e04      	ldr	r6, [sp, #16]
  40920e:	2e0e      	cmp	r6, #14
  409210:	bf8c      	ite	hi
  409212:	2500      	movhi	r5, #0
  409214:	f005 0501 	andls.w	r5, r5, #1
  409218:	e6f2      	b.n	409000 <_dtoa_r+0x4d8>
  40921a:	2300      	movs	r3, #0
  40921c:	930b      	str	r3, [sp, #44]	; 0x2c
  40921e:	e6e3      	b.n	408fe8 <_dtoa_r+0x4c0>
  409220:	9905      	ldr	r1, [sp, #20]
  409222:	4642      	mov	r2, r8
  409224:	464b      	mov	r3, r9
  409226:	4650      	mov	r0, sl
  409228:	1c4d      	adds	r5, r1, #1
  40922a:	4659      	mov	r1, fp
  40922c:	f002 fec0 	bl	40bfb0 <__aeabi_ddiv>
  409230:	4656      	mov	r6, sl
  409232:	f003 f82d 	bl	40c290 <__aeabi_d2iz>
  409236:	4682      	mov	sl, r0
  409238:	f002 fd2a 	bl	40bc90 <__aeabi_i2d>
  40923c:	4642      	mov	r2, r8
  40923e:	464b      	mov	r3, r9
  409240:	f002 fd8c 	bl	40bd5c <__aeabi_dmul>
  409244:	4602      	mov	r2, r0
  409246:	460b      	mov	r3, r1
  409248:	4630      	mov	r0, r6
  40924a:	4659      	mov	r1, fp
  40924c:	f002 fbd2 	bl	40b9f4 <__aeabi_dsub>
  409250:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  409254:	9a05      	ldr	r2, [sp, #20]
  409256:	4606      	mov	r6, r0
  409258:	460f      	mov	r7, r1
  40925a:	7013      	strb	r3, [r2, #0]
  40925c:	9b04      	ldr	r3, [sp, #16]
  40925e:	2b01      	cmp	r3, #1
  409260:	d04d      	beq.n	4092fe <_dtoa_r+0x7d6>
  409262:	2200      	movs	r2, #0
  409264:	4b0e      	ldr	r3, [pc, #56]	; (4092a0 <_dtoa_r+0x778>)
  409266:	f002 fd79 	bl	40bd5c <__aeabi_dmul>
  40926a:	2200      	movs	r2, #0
  40926c:	2300      	movs	r3, #0
  40926e:	4606      	mov	r6, r0
  409270:	460f      	mov	r7, r1
  409272:	f002 ffdb 	bl	40c22c <__aeabi_dcmpeq>
  409276:	2800      	cmp	r0, #0
  409278:	f47f ae59 	bne.w	408f2e <_dtoa_r+0x406>
  40927c:	9403      	str	r4, [sp, #12]
  40927e:	f8dd b014 	ldr.w	fp, [sp, #20]
  409282:	9c04      	ldr	r4, [sp, #16]
  409284:	e019      	b.n	4092ba <_dtoa_r+0x792>
  409286:	bf00      	nop
  409288:	fffffbee 	.word	0xfffffbee
  40928c:	0040d3f0 	.word	0x0040d3f0
  409290:	0040d4c8 	.word	0x0040d4c8
  409294:	3ff00000 	.word	0x3ff00000
  409298:	401c0000 	.word	0x401c0000
  40929c:	3fe00000 	.word	0x3fe00000
  4092a0:	40240000 	.word	0x40240000
  4092a4:	f002 fd5a 	bl	40bd5c <__aeabi_dmul>
  4092a8:	2200      	movs	r2, #0
  4092aa:	2300      	movs	r3, #0
  4092ac:	4606      	mov	r6, r0
  4092ae:	460f      	mov	r7, r1
  4092b0:	f002 ffbc 	bl	40c22c <__aeabi_dcmpeq>
  4092b4:	2800      	cmp	r0, #0
  4092b6:	f040 82e5 	bne.w	409884 <_dtoa_r+0xd5c>
  4092ba:	4642      	mov	r2, r8
  4092bc:	464b      	mov	r3, r9
  4092be:	4630      	mov	r0, r6
  4092c0:	4639      	mov	r1, r7
  4092c2:	f002 fe75 	bl	40bfb0 <__aeabi_ddiv>
  4092c6:	f002 ffe3 	bl	40c290 <__aeabi_d2iz>
  4092ca:	4682      	mov	sl, r0
  4092cc:	f002 fce0 	bl	40bc90 <__aeabi_i2d>
  4092d0:	4642      	mov	r2, r8
  4092d2:	464b      	mov	r3, r9
  4092d4:	f002 fd42 	bl	40bd5c <__aeabi_dmul>
  4092d8:	4602      	mov	r2, r0
  4092da:	460b      	mov	r3, r1
  4092dc:	4630      	mov	r0, r6
  4092de:	4639      	mov	r1, r7
  4092e0:	f002 fb88 	bl	40b9f4 <__aeabi_dsub>
  4092e4:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  4092e8:	4606      	mov	r6, r0
  4092ea:	460f      	mov	r7, r1
  4092ec:	f805 eb01 	strb.w	lr, [r5], #1
  4092f0:	ebcb 0e05 	rsb	lr, fp, r5
  4092f4:	2200      	movs	r2, #0
  4092f6:	4bb8      	ldr	r3, [pc, #736]	; (4095d8 <_dtoa_r+0xab0>)
  4092f8:	4574      	cmp	r4, lr
  4092fa:	d1d3      	bne.n	4092a4 <_dtoa_r+0x77c>
  4092fc:	9c03      	ldr	r4, [sp, #12]
  4092fe:	4632      	mov	r2, r6
  409300:	463b      	mov	r3, r7
  409302:	4630      	mov	r0, r6
  409304:	4639      	mov	r1, r7
  409306:	f002 fb77 	bl	40b9f8 <__adddf3>
  40930a:	4606      	mov	r6, r0
  40930c:	460f      	mov	r7, r1
  40930e:	4640      	mov	r0, r8
  409310:	4649      	mov	r1, r9
  409312:	4632      	mov	r2, r6
  409314:	463b      	mov	r3, r7
  409316:	f002 ff93 	bl	40c240 <__aeabi_dcmplt>
  40931a:	b960      	cbnz	r0, 409336 <_dtoa_r+0x80e>
  40931c:	4640      	mov	r0, r8
  40931e:	4649      	mov	r1, r9
  409320:	4632      	mov	r2, r6
  409322:	463b      	mov	r3, r7
  409324:	f002 ff82 	bl	40c22c <__aeabi_dcmpeq>
  409328:	2800      	cmp	r0, #0
  40932a:	f43f ae00 	beq.w	408f2e <_dtoa_r+0x406>
  40932e:	f01a 0f01 	tst.w	sl, #1
  409332:	f43f adfc 	beq.w	408f2e <_dtoa_r+0x406>
  409336:	9b02      	ldr	r3, [sp, #8]
  409338:	9314      	str	r3, [sp, #80]	; 0x50
  40933a:	f815 6c01 	ldrb.w	r6, [r5, #-1]
  40933e:	1e6a      	subs	r2, r5, #1
  409340:	9b05      	ldr	r3, [sp, #20]
  409342:	e004      	b.n	40934e <_dtoa_r+0x826>
  409344:	429a      	cmp	r2, r3
  409346:	f000 8277 	beq.w	409838 <_dtoa_r+0xd10>
  40934a:	f812 6d01 	ldrb.w	r6, [r2, #-1]!
  40934e:	2e39      	cmp	r6, #57	; 0x39
  409350:	f102 0501 	add.w	r5, r2, #1
  409354:	d0f6      	beq.n	409344 <_dtoa_r+0x81c>
  409356:	1c73      	adds	r3, r6, #1
  409358:	9914      	ldr	r1, [sp, #80]	; 0x50
  40935a:	b2db      	uxtb	r3, r3
  40935c:	9102      	str	r1, [sp, #8]
  40935e:	7013      	strb	r3, [r2, #0]
  409360:	e5e5      	b.n	408f2e <_dtoa_r+0x406>
  409362:	9b22      	ldr	r3, [sp, #136]	; 0x88
  409364:	2b01      	cmp	r3, #1
  409366:	f340 8161 	ble.w	40962c <_dtoa_r+0xb04>
  40936a:	f04f 0800 	mov.w	r8, #0
  40936e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409370:	2b00      	cmp	r3, #0
  409372:	f47f ad80 	bne.w	408e76 <_dtoa_r+0x34e>
  409376:	2001      	movs	r0, #1
  409378:	e585      	b.n	408e86 <_dtoa_r+0x35e>
  40937a:	4640      	mov	r0, r8
  40937c:	f002 fc88 	bl	40bc90 <__aeabi_i2d>
  409380:	4602      	mov	r2, r0
  409382:	460b      	mov	r3, r1
  409384:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  409388:	f002 fce8 	bl	40bd5c <__aeabi_dmul>
  40938c:	2200      	movs	r2, #0
  40938e:	4b93      	ldr	r3, [pc, #588]	; (4095dc <_dtoa_r+0xab4>)
  409390:	f002 fb32 	bl	40b9f8 <__adddf3>
  409394:	4606      	mov	r6, r0
  409396:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40939a:	2200      	movs	r2, #0
  40939c:	4b90      	ldr	r3, [pc, #576]	; (4095e0 <_dtoa_r+0xab8>)
  40939e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4093a2:	f002 fb27 	bl	40b9f4 <__aeabi_dsub>
  4093a6:	4632      	mov	r2, r6
  4093a8:	463b      	mov	r3, r7
  4093aa:	4680      	mov	r8, r0
  4093ac:	4689      	mov	r9, r1
  4093ae:	f002 ff65 	bl	40c27c <__aeabi_dcmpgt>
  4093b2:	4605      	mov	r5, r0
  4093b4:	2800      	cmp	r0, #0
  4093b6:	f040 809f 	bne.w	4094f8 <_dtoa_r+0x9d0>
  4093ba:	4632      	mov	r2, r6
  4093bc:	4640      	mov	r0, r8
  4093be:	4649      	mov	r1, r9
  4093c0:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  4093c4:	f002 ff3c 	bl	40c240 <__aeabi_dcmplt>
  4093c8:	2800      	cmp	r0, #0
  4093ca:	d065      	beq.n	409498 <_dtoa_r+0x970>
  4093cc:	462f      	mov	r7, r5
  4093ce:	9508      	str	r5, [sp, #32]
  4093d0:	e4df      	b.n	408d92 <_dtoa_r+0x26a>
  4093d2:	201c      	movs	r0, #28
  4093d4:	e564      	b.n	408ea0 <_dtoa_r+0x378>
  4093d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4093d8:	2b00      	cmp	r3, #0
  4093da:	f040 814f 	bne.w	40967c <_dtoa_r+0xb54>
  4093de:	f8dd a014 	ldr.w	sl, [sp, #20]
  4093e2:	9e06      	ldr	r6, [sp, #24]
  4093e4:	4655      	mov	r5, sl
  4093e6:	f8dd 8010 	ldr.w	r8, [sp, #16]
  4093ea:	e002      	b.n	4093f2 <_dtoa_r+0x8ca>
  4093ec:	f001 fbf2 	bl	40abd4 <__multadd>
  4093f0:	4606      	mov	r6, r0
  4093f2:	4639      	mov	r1, r7
  4093f4:	4630      	mov	r0, r6
  4093f6:	f7ff faf7 	bl	4089e8 <quorem>
  4093fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
  4093fe:	4631      	mov	r1, r6
  409400:	4620      	mov	r0, r4
  409402:	f805 9b01 	strb.w	r9, [r5], #1
  409406:	ebca 0e05 	rsb	lr, sl, r5
  40940a:	220a      	movs	r2, #10
  40940c:	2300      	movs	r3, #0
  40940e:	45c6      	cmp	lr, r8
  409410:	dbec      	blt.n	4093ec <_dtoa_r+0x8c4>
  409412:	9b05      	ldr	r3, [sp, #20]
  409414:	f04f 0a00 	mov.w	sl, #0
  409418:	9a04      	ldr	r2, [sp, #16]
  40941a:	9606      	str	r6, [sp, #24]
  40941c:	2a01      	cmp	r2, #1
  40941e:	bfac      	ite	ge
  409420:	189b      	addge	r3, r3, r2
  409422:	3301      	addlt	r3, #1
  409424:	461d      	mov	r5, r3
  409426:	9906      	ldr	r1, [sp, #24]
  409428:	2201      	movs	r2, #1
  40942a:	4620      	mov	r0, r4
  40942c:	f001 fd64 	bl	40aef8 <__lshift>
  409430:	4639      	mov	r1, r7
  409432:	9006      	str	r0, [sp, #24]
  409434:	f001 fdba 	bl	40afac <__mcmp>
  409438:	2800      	cmp	r0, #0
  40943a:	f340 824e 	ble.w	4098da <_dtoa_r+0xdb2>
  40943e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  409442:	1e6b      	subs	r3, r5, #1
  409444:	9905      	ldr	r1, [sp, #20]
  409446:	e004      	b.n	409452 <_dtoa_r+0x92a>
  409448:	428b      	cmp	r3, r1
  40944a:	f000 820b 	beq.w	409864 <_dtoa_r+0xd3c>
  40944e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  409452:	2a39      	cmp	r2, #57	; 0x39
  409454:	f103 0501 	add.w	r5, r3, #1
  409458:	d0f6      	beq.n	409448 <_dtoa_r+0x920>
  40945a:	3201      	adds	r2, #1
  40945c:	701a      	strb	r2, [r3, #0]
  40945e:	4639      	mov	r1, r7
  409460:	4620      	mov	r0, r4
  409462:	f001 fbad 	bl	40abc0 <_Bfree>
  409466:	9b08      	ldr	r3, [sp, #32]
  409468:	2b00      	cmp	r3, #0
  40946a:	f43f ad60 	beq.w	408f2e <_dtoa_r+0x406>
  40946e:	459a      	cmp	sl, r3
  409470:	f43f ad59 	beq.w	408f26 <_dtoa_r+0x3fe>
  409474:	f1ba 0f00 	cmp.w	sl, #0
  409478:	f43f ad55 	beq.w	408f26 <_dtoa_r+0x3fe>
  40947c:	4651      	mov	r1, sl
  40947e:	4620      	mov	r0, r4
  409480:	f001 fb9e 	bl	40abc0 <_Bfree>
  409484:	e54f      	b.n	408f26 <_dtoa_r+0x3fe>
  409486:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40948a:	f04f 0802 	mov.w	r8, #2
  40948e:	e5eb      	b.n	409068 <_dtoa_r+0x540>
  409490:	9805      	ldr	r0, [sp, #20]
  409492:	f7ff bb7a 	b.w	408b8a <_dtoa_r+0x62>
  409496:	9c12      	ldr	r4, [sp, #72]	; 0x48
  409498:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40949c:	e452      	b.n	408d44 <_dtoa_r+0x21c>
  40949e:	9b02      	ldr	r3, [sp, #8]
  4094a0:	425d      	negs	r5, r3
  4094a2:	2d00      	cmp	r5, #0
  4094a4:	f000 81c1 	beq.w	40982a <_dtoa_r+0xd02>
  4094a8:	f005 020f 	and.w	r2, r5, #15
  4094ac:	4b4d      	ldr	r3, [pc, #308]	; (4095e4 <_dtoa_r+0xabc>)
  4094ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4094b2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4094b6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4094ba:	f002 fc4f 	bl	40bd5c <__aeabi_dmul>
  4094be:	112d      	asrs	r5, r5, #4
  4094c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
  4094c4:	f000 8275 	beq.w	4099b2 <_dtoa_r+0xe8a>
  4094c8:	4e47      	ldr	r6, [pc, #284]	; (4095e8 <_dtoa_r+0xac0>)
  4094ca:	f04f 0802 	mov.w	r8, #2
  4094ce:	4602      	mov	r2, r0
  4094d0:	460b      	mov	r3, r1
  4094d2:	07ef      	lsls	r7, r5, #31
  4094d4:	4610      	mov	r0, r2
  4094d6:	4619      	mov	r1, r3
  4094d8:	d507      	bpl.n	4094ea <_dtoa_r+0x9c2>
  4094da:	f108 0801 	add.w	r8, r8, #1
  4094de:	e9d6 2300 	ldrd	r2, r3, [r6]
  4094e2:	f002 fc3b 	bl	40bd5c <__aeabi_dmul>
  4094e6:	4602      	mov	r2, r0
  4094e8:	460b      	mov	r3, r1
  4094ea:	106d      	asrs	r5, r5, #1
  4094ec:	f106 0608 	add.w	r6, r6, #8
  4094f0:	d1ef      	bne.n	4094d2 <_dtoa_r+0x9aa>
  4094f2:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4094f6:	e5d2      	b.n	40909e <_dtoa_r+0x576>
  4094f8:	2700      	movs	r7, #0
  4094fa:	9708      	str	r7, [sp, #32]
  4094fc:	e506      	b.n	408f0c <_dtoa_r+0x3e4>
  4094fe:	f10c 3bff 	add.w	fp, ip, #4294967295
  409502:	4938      	ldr	r1, [pc, #224]	; (4095e4 <_dtoa_r+0xabc>)
  409504:	4632      	mov	r2, r6
  409506:	463b      	mov	r3, r7
  409508:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  40950c:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
  409510:	9f05      	ldr	r7, [sp, #20]
  409512:	e9d1 0100 	ldrd	r0, r1, [r1]
  409516:	f002 fc21 	bl	40bd5c <__aeabi_dmul>
  40951a:	1c7d      	adds	r5, r7, #1
  40951c:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  409520:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  409524:	4649      	mov	r1, r9
  409526:	4640      	mov	r0, r8
  409528:	f002 feb2 	bl	40c290 <__aeabi_d2iz>
  40952c:	4606      	mov	r6, r0
  40952e:	f002 fbaf 	bl	40bc90 <__aeabi_i2d>
  409532:	4602      	mov	r2, r0
  409534:	460b      	mov	r3, r1
  409536:	4640      	mov	r0, r8
  409538:	4649      	mov	r1, r9
  40953a:	3630      	adds	r6, #48	; 0x30
  40953c:	f002 fa5a 	bl	40b9f4 <__aeabi_dsub>
  409540:	f8dd c054 	ldr.w	ip, [sp, #84]	; 0x54
  409544:	4680      	mov	r8, r0
  409546:	4689      	mov	r9, r1
  409548:	f1bc 0f01 	cmp.w	ip, #1
  40954c:	703e      	strb	r6, [r7, #0]
  40954e:	d020      	beq.n	409592 <_dtoa_r+0xa6a>
  409550:	9b05      	ldr	r3, [sp, #20]
  409552:	4640      	mov	r0, r8
  409554:	46aa      	mov	sl, r5
  409556:	46a8      	mov	r8, r5
  409558:	eb03 070c 	add.w	r7, r3, ip
  40955c:	46b9      	mov	r9, r7
  40955e:	2200      	movs	r2, #0
  409560:	4b1d      	ldr	r3, [pc, #116]	; (4095d8 <_dtoa_r+0xab0>)
  409562:	f002 fbfb 	bl	40bd5c <__aeabi_dmul>
  409566:	460f      	mov	r7, r1
  409568:	4606      	mov	r6, r0
  40956a:	f002 fe91 	bl	40c290 <__aeabi_d2iz>
  40956e:	4605      	mov	r5, r0
  409570:	f002 fb8e 	bl	40bc90 <__aeabi_i2d>
  409574:	4602      	mov	r2, r0
  409576:	460b      	mov	r3, r1
  409578:	3530      	adds	r5, #48	; 0x30
  40957a:	4630      	mov	r0, r6
  40957c:	4639      	mov	r1, r7
  40957e:	f002 fa39 	bl	40b9f4 <__aeabi_dsub>
  409582:	f80a 5b01 	strb.w	r5, [sl], #1
  409586:	45ca      	cmp	sl, r9
  409588:	d1e9      	bne.n	40955e <_dtoa_r+0xa36>
  40958a:	4645      	mov	r5, r8
  40958c:	4689      	mov	r9, r1
  40958e:	4680      	mov	r8, r0
  409590:	445d      	add	r5, fp
  409592:	2200      	movs	r2, #0
  409594:	4b15      	ldr	r3, [pc, #84]	; (4095ec <_dtoa_r+0xac4>)
  409596:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40959a:	f002 fa2d 	bl	40b9f8 <__adddf3>
  40959e:	4642      	mov	r2, r8
  4095a0:	464b      	mov	r3, r9
  4095a2:	f002 fe4d 	bl	40c240 <__aeabi_dcmplt>
  4095a6:	2800      	cmp	r0, #0
  4095a8:	f47f aec7 	bne.w	40933a <_dtoa_r+0x812>
  4095ac:	2000      	movs	r0, #0
  4095ae:	490f      	ldr	r1, [pc, #60]	; (4095ec <_dtoa_r+0xac4>)
  4095b0:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  4095b4:	f002 fa1e 	bl	40b9f4 <__aeabi_dsub>
  4095b8:	4642      	mov	r2, r8
  4095ba:	464b      	mov	r3, r9
  4095bc:	f002 fe5e 	bl	40c27c <__aeabi_dcmpgt>
  4095c0:	b908      	cbnz	r0, 4095c6 <_dtoa_r+0xa9e>
  4095c2:	e769      	b.n	409498 <_dtoa_r+0x970>
  4095c4:	4615      	mov	r5, r2
  4095c6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4095ca:	1e6a      	subs	r2, r5, #1
  4095cc:	2b30      	cmp	r3, #48	; 0x30
  4095ce:	d0f9      	beq.n	4095c4 <_dtoa_r+0xa9c>
  4095d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4095d2:	9302      	str	r3, [sp, #8]
  4095d4:	e4ab      	b.n	408f2e <_dtoa_r+0x406>
  4095d6:	bf00      	nop
  4095d8:	40240000 	.word	0x40240000
  4095dc:	401c0000 	.word	0x401c0000
  4095e0:	40140000 	.word	0x40140000
  4095e4:	0040d3f0 	.word	0x0040d3f0
  4095e8:	0040d4c8 	.word	0x0040d4c8
  4095ec:	3fe00000 	.word	0x3fe00000
  4095f0:	9806      	ldr	r0, [sp, #24]
  4095f2:	4639      	mov	r1, r7
  4095f4:	f001 fcda 	bl	40afac <__mcmp>
  4095f8:	2800      	cmp	r0, #0
  4095fa:	f6bf ac6e 	bge.w	408eda <_dtoa_r+0x3b2>
  4095fe:	9e02      	ldr	r6, [sp, #8]
  409600:	2300      	movs	r3, #0
  409602:	9906      	ldr	r1, [sp, #24]
  409604:	4620      	mov	r0, r4
  409606:	3e01      	subs	r6, #1
  409608:	220a      	movs	r2, #10
  40960a:	9602      	str	r6, [sp, #8]
  40960c:	f001 fae2 	bl	40abd4 <__multadd>
  409610:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409612:	9006      	str	r0, [sp, #24]
  409614:	bb1b      	cbnz	r3, 40965e <_dtoa_r+0xb36>
  409616:	9b22      	ldr	r3, [sp, #136]	; 0x88
  409618:	2b02      	cmp	r3, #2
  40961a:	f340 81ce 	ble.w	4099ba <_dtoa_r+0xe92>
  40961e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409620:	2b00      	cmp	r3, #0
  409622:	f300 81ca 	bgt.w	4099ba <_dtoa_r+0xe92>
  409626:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409628:	9304      	str	r3, [sp, #16]
  40962a:	e45e      	b.n	408eea <_dtoa_r+0x3c2>
  40962c:	f1ba 0f00 	cmp.w	sl, #0
  409630:	f47f ae9b 	bne.w	40936a <_dtoa_r+0x842>
  409634:	f3cb 0313 	ubfx	r3, fp, #0, #20
  409638:	2b00      	cmp	r3, #0
  40963a:	f47f ae96 	bne.w	40936a <_dtoa_r+0x842>
  40963e:	f02b 4600 	bic.w	r6, fp, #2147483648	; 0x80000000
  409642:	0d36      	lsrs	r6, r6, #20
  409644:	0536      	lsls	r6, r6, #20
  409646:	2e00      	cmp	r6, #0
  409648:	f000 818a 	beq.w	409960 <_dtoa_r+0xe38>
  40964c:	9b07      	ldr	r3, [sp, #28]
  40964e:	f04f 0801 	mov.w	r8, #1
  409652:	3301      	adds	r3, #1
  409654:	9307      	str	r3, [sp, #28]
  409656:	9b03      	ldr	r3, [sp, #12]
  409658:	3301      	adds	r3, #1
  40965a:	9303      	str	r3, [sp, #12]
  40965c:	e687      	b.n	40936e <_dtoa_r+0x846>
  40965e:	2300      	movs	r3, #0
  409660:	9908      	ldr	r1, [sp, #32]
  409662:	4620      	mov	r0, r4
  409664:	220a      	movs	r2, #10
  409666:	f001 fab5 	bl	40abd4 <__multadd>
  40966a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40966c:	9008      	str	r0, [sp, #32]
  40966e:	2b02      	cmp	r3, #2
  409670:	dd02      	ble.n	409678 <_dtoa_r+0xb50>
  409672:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409674:	2b00      	cmp	r3, #0
  409676:	ddd6      	ble.n	409626 <_dtoa_r+0xafe>
  409678:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40967a:	9304      	str	r3, [sp, #16]
  40967c:	2d00      	cmp	r5, #0
  40967e:	dd05      	ble.n	40968c <_dtoa_r+0xb64>
  409680:	9908      	ldr	r1, [sp, #32]
  409682:	462a      	mov	r2, r5
  409684:	4620      	mov	r0, r4
  409686:	f001 fc37 	bl	40aef8 <__lshift>
  40968a:	9008      	str	r0, [sp, #32]
  40968c:	f1b8 0f00 	cmp.w	r8, #0
  409690:	f040 8133 	bne.w	4098fa <_dtoa_r+0xdd2>
  409694:	9e08      	ldr	r6, [sp, #32]
  409696:	f00a 0101 	and.w	r1, sl, #1
  40969a:	9b04      	ldr	r3, [sp, #16]
  40969c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40969e:	3b01      	subs	r3, #1
  4096a0:	910b      	str	r1, [sp, #44]	; 0x2c
  4096a2:	9905      	ldr	r1, [sp, #20]
  4096a4:	fab2 f282 	clz	r2, r2
  4096a8:	970a      	str	r7, [sp, #40]	; 0x28
  4096aa:	18cb      	adds	r3, r1, r3
  4096ac:	4688      	mov	r8, r1
  4096ae:	f8dd b020 	ldr.w	fp, [sp, #32]
  4096b2:	930c      	str	r3, [sp, #48]	; 0x30
  4096b4:	0953      	lsrs	r3, r2, #5
  4096b6:	9f06      	ldr	r7, [sp, #24]
  4096b8:	9303      	str	r3, [sp, #12]
  4096ba:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4096bc:	4638      	mov	r0, r7
  4096be:	4629      	mov	r1, r5
  4096c0:	f7ff f992 	bl	4089e8 <quorem>
  4096c4:	4659      	mov	r1, fp
  4096c6:	4681      	mov	r9, r0
  4096c8:	4638      	mov	r0, r7
  4096ca:	f001 fc6f 	bl	40afac <__mcmp>
  4096ce:	4629      	mov	r1, r5
  4096d0:	4632      	mov	r2, r6
  4096d2:	4682      	mov	sl, r0
  4096d4:	4620      	mov	r0, r4
  4096d6:	f001 fc8d 	bl	40aff4 <__mdiff>
  4096da:	68c2      	ldr	r2, [r0, #12]
  4096dc:	4605      	mov	r5, r0
  4096de:	f109 0c30 	add.w	ip, r9, #48	; 0x30
  4096e2:	9207      	str	r2, [sp, #28]
  4096e4:	2a00      	cmp	r2, #0
  4096e6:	d150      	bne.n	40978a <_dtoa_r+0xc62>
  4096e8:	4629      	mov	r1, r5
  4096ea:	4638      	mov	r0, r7
  4096ec:	f8cd c018 	str.w	ip, [sp, #24]
  4096f0:	f001 fc5c 	bl	40afac <__mcmp>
  4096f4:	4629      	mov	r1, r5
  4096f6:	9004      	str	r0, [sp, #16]
  4096f8:	4620      	mov	r0, r4
  4096fa:	f001 fa61 	bl	40abc0 <_Bfree>
  4096fe:	9a03      	ldr	r2, [sp, #12]
  409700:	9b04      	ldr	r3, [sp, #16]
  409702:	f8dd c018 	ldr.w	ip, [sp, #24]
  409706:	b132      	cbz	r2, 409716 <_dtoa_r+0xbee>
  409708:	b92b      	cbnz	r3, 409716 <_dtoa_r+0xbee>
  40970a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40970c:	9a07      	ldr	r2, [sp, #28]
  40970e:	2b00      	cmp	r3, #0
  409710:	f000 8128 	beq.w	409964 <_dtoa_r+0xe3c>
  409714:	4613      	mov	r3, r2
  409716:	f1ba 0f00 	cmp.w	sl, #0
  40971a:	f2c0 80bc 	blt.w	409896 <_dtoa_r+0xd6e>
  40971e:	9a03      	ldr	r2, [sp, #12]
  409720:	b132      	cbz	r2, 409730 <_dtoa_r+0xc08>
  409722:	f1ba 0f00 	cmp.w	sl, #0
  409726:	d103      	bne.n	409730 <_dtoa_r+0xc08>
  409728:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40972a:	2a00      	cmp	r2, #0
  40972c:	f000 80b3 	beq.w	409896 <_dtoa_r+0xd6e>
  409730:	2b00      	cmp	r3, #0
  409732:	f300 80fe 	bgt.w	409932 <_dtoa_r+0xe0a>
  409736:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409738:	f108 0901 	add.w	r9, r8, #1
  40973c:	f888 c000 	strb.w	ip, [r8]
  409740:	4598      	cmp	r8, r3
  409742:	464d      	mov	r5, r9
  409744:	f000 8106 	beq.w	409954 <_dtoa_r+0xe2c>
  409748:	4639      	mov	r1, r7
  40974a:	220a      	movs	r2, #10
  40974c:	2300      	movs	r3, #0
  40974e:	4620      	mov	r0, r4
  409750:	f001 fa40 	bl	40abd4 <__multadd>
  409754:	45b3      	cmp	fp, r6
  409756:	4607      	mov	r7, r0
  409758:	4659      	mov	r1, fp
  40975a:	4620      	mov	r0, r4
  40975c:	f04f 020a 	mov.w	r2, #10
  409760:	f04f 0300 	mov.w	r3, #0
  409764:	d00b      	beq.n	40977e <_dtoa_r+0xc56>
  409766:	f001 fa35 	bl	40abd4 <__multadd>
  40976a:	4631      	mov	r1, r6
  40976c:	4683      	mov	fp, r0
  40976e:	220a      	movs	r2, #10
  409770:	4620      	mov	r0, r4
  409772:	2300      	movs	r3, #0
  409774:	f001 fa2e 	bl	40abd4 <__multadd>
  409778:	46c8      	mov	r8, r9
  40977a:	4606      	mov	r6, r0
  40977c:	e79d      	b.n	4096ba <_dtoa_r+0xb92>
  40977e:	f001 fa29 	bl	40abd4 <__multadd>
  409782:	46c8      	mov	r8, r9
  409784:	4683      	mov	fp, r0
  409786:	4606      	mov	r6, r0
  409788:	e797      	b.n	4096ba <_dtoa_r+0xb92>
  40978a:	4601      	mov	r1, r0
  40978c:	4620      	mov	r0, r4
  40978e:	f8cd c010 	str.w	ip, [sp, #16]
  409792:	f001 fa15 	bl	40abc0 <_Bfree>
  409796:	2301      	movs	r3, #1
  409798:	f8dd c010 	ldr.w	ip, [sp, #16]
  40979c:	e7bb      	b.n	409716 <_dtoa_r+0xbee>
  40979e:	2b0e      	cmp	r3, #14
  4097a0:	bf8c      	ite	hi
  4097a2:	2300      	movhi	r3, #0
  4097a4:	2301      	movls	r3, #1
  4097a6:	2100      	movs	r1, #0
  4097a8:	401d      	ands	r5, r3
  4097aa:	6461      	str	r1, [r4, #68]	; 0x44
  4097ac:	e436      	b.n	40901c <_dtoa_r+0x4f4>
  4097ae:	2301      	movs	r3, #1
  4097b0:	9323      	str	r3, [sp, #140]	; 0x8c
  4097b2:	9310      	str	r3, [sp, #64]	; 0x40
  4097b4:	9304      	str	r3, [sp, #16]
  4097b6:	e7f6      	b.n	4097a6 <_dtoa_r+0xc7e>
  4097b8:	9906      	ldr	r1, [sp, #24]
  4097ba:	4620      	mov	r0, r4
  4097bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4097be:	f001 fb4b 	bl	40ae58 <__pow5mult>
  4097c2:	9006      	str	r0, [sp, #24]
  4097c4:	f7ff bb42 	b.w	408e4c <_dtoa_r+0x324>
  4097c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4097ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4097cc:	1af3      	subs	r3, r6, r3
  4097ce:	960a      	str	r6, [sp, #40]	; 0x28
  4097d0:	2600      	movs	r6, #0
  4097d2:	441a      	add	r2, r3
  4097d4:	920c      	str	r2, [sp, #48]	; 0x30
  4097d6:	f7ff bbf3 	b.w	408fc0 <_dtoa_r+0x498>
  4097da:	9b04      	ldr	r3, [sp, #16]
  4097dc:	2b00      	cmp	r3, #0
  4097de:	f43f adcc 	beq.w	40937a <_dtoa_r+0x852>
  4097e2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4097e4:	2d00      	cmp	r5, #0
  4097e6:	f77f ae57 	ble.w	409498 <_dtoa_r+0x970>
  4097ea:	2200      	movs	r2, #0
  4097ec:	4b86      	ldr	r3, [pc, #536]	; (409a08 <_dtoa_r+0xee0>)
  4097ee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4097f2:	f002 fab3 	bl	40bd5c <__aeabi_dmul>
  4097f6:	9b02      	ldr	r3, [sp, #8]
  4097f8:	4606      	mov	r6, r0
  4097fa:	460f      	mov	r7, r1
  4097fc:	3b01      	subs	r3, #1
  4097fe:	f108 0001 	add.w	r0, r8, #1
  409802:	e9cd 6708 	strd	r6, r7, [sp, #32]
  409806:	9314      	str	r3, [sp, #80]	; 0x50
  409808:	f002 fa42 	bl	40bc90 <__aeabi_i2d>
  40980c:	4602      	mov	r2, r0
  40980e:	460b      	mov	r3, r1
  409810:	4630      	mov	r0, r6
  409812:	4639      	mov	r1, r7
  409814:	f002 faa2 	bl	40bd5c <__aeabi_dmul>
  409818:	2200      	movs	r2, #0
  40981a:	4b7c      	ldr	r3, [pc, #496]	; (409a0c <_dtoa_r+0xee4>)
  40981c:	f002 f8ec 	bl	40b9f8 <__adddf3>
  409820:	46ac      	mov	ip, r5
  409822:	4606      	mov	r6, r0
  409824:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  409828:	e45a      	b.n	4090e0 <_dtoa_r+0x5b8>
  40982a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  40982e:	f04f 0802 	mov.w	r8, #2
  409832:	e9cd 2308 	strd	r2, r3, [sp, #32]
  409836:	e432      	b.n	40909e <_dtoa_r+0x576>
  409838:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40983a:	2130      	movs	r1, #48	; 0x30
  40983c:	3301      	adds	r3, #1
  40983e:	7011      	strb	r1, [r2, #0]
  409840:	9302      	str	r3, [sp, #8]
  409842:	2331      	movs	r3, #49	; 0x31
  409844:	7013      	strb	r3, [r2, #0]
  409846:	f7ff bb72 	b.w	408f2e <_dtoa_r+0x406>
  40984a:	9906      	ldr	r1, [sp, #24]
  40984c:	4620      	mov	r0, r4
  40984e:	f001 fb03 	bl	40ae58 <__pow5mult>
  409852:	9006      	str	r0, [sp, #24]
  409854:	f7ff bafa 	b.w	408e4c <_dtoa_r+0x324>
  409858:	f1ba 0f00 	cmp.w	sl, #0
  40985c:	f43f aeea 	beq.w	409634 <_dtoa_r+0xb0c>
  409860:	f7ff bb07 	b.w	408e72 <_dtoa_r+0x34a>
  409864:	9a02      	ldr	r2, [sp, #8]
  409866:	2331      	movs	r3, #49	; 0x31
  409868:	3201      	adds	r2, #1
  40986a:	9202      	str	r2, [sp, #8]
  40986c:	9a05      	ldr	r2, [sp, #20]
  40986e:	7013      	strb	r3, [r2, #0]
  409870:	e5f5      	b.n	40945e <_dtoa_r+0x936>
  409872:	9a11      	ldr	r2, [sp, #68]	; 0x44
  409874:	2a00      	cmp	r2, #0
  409876:	d055      	beq.n	409924 <_dtoa_r+0xdfc>
  409878:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40987c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40987e:	9d07      	ldr	r5, [sp, #28]
  409880:	f7ff bba4 	b.w	408fcc <_dtoa_r+0x4a4>
  409884:	9c03      	ldr	r4, [sp, #12]
  409886:	f7ff bb52 	b.w	408f2e <_dtoa_r+0x406>
  40988a:	9b07      	ldr	r3, [sp, #28]
  40988c:	9a04      	ldr	r2, [sp, #16]
  40988e:	1a9d      	subs	r5, r3, r2
  409890:	2300      	movs	r3, #0
  409892:	f7ff bb9b 	b.w	408fcc <_dtoa_r+0x4a4>
  409896:	2b00      	cmp	r3, #0
  409898:	9706      	str	r7, [sp, #24]
  40989a:	46e1      	mov	r9, ip
  40989c:	f8cd b020 	str.w	fp, [sp, #32]
  4098a0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4098a2:	4665      	mov	r5, ip
  4098a4:	dd0f      	ble.n	4098c6 <_dtoa_r+0xd9e>
  4098a6:	9906      	ldr	r1, [sp, #24]
  4098a8:	2201      	movs	r2, #1
  4098aa:	4620      	mov	r0, r4
  4098ac:	f001 fb24 	bl	40aef8 <__lshift>
  4098b0:	4639      	mov	r1, r7
  4098b2:	9006      	str	r0, [sp, #24]
  4098b4:	f001 fb7a 	bl	40afac <__mcmp>
  4098b8:	2800      	cmp	r0, #0
  4098ba:	dd75      	ble.n	4099a8 <_dtoa_r+0xe80>
  4098bc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4098c0:	d066      	beq.n	409990 <_dtoa_r+0xe68>
  4098c2:	f109 0501 	add.w	r5, r9, #1
  4098c6:	f8dd a020 	ldr.w	sl, [sp, #32]
  4098ca:	f888 5000 	strb.w	r5, [r8]
  4098ce:	f108 0501 	add.w	r5, r8, #1
  4098d2:	9608      	str	r6, [sp, #32]
  4098d4:	e5c3      	b.n	40945e <_dtoa_r+0x936>
  4098d6:	9c12      	ldr	r4, [sp, #72]	; 0x48
  4098d8:	e531      	b.n	40933e <_dtoa_r+0x816>
  4098da:	d104      	bne.n	4098e6 <_dtoa_r+0xdbe>
  4098dc:	f019 0f01 	tst.w	r9, #1
  4098e0:	d001      	beq.n	4098e6 <_dtoa_r+0xdbe>
  4098e2:	e5ac      	b.n	40943e <_dtoa_r+0x916>
  4098e4:	4615      	mov	r5, r2
  4098e6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4098ea:	1e6a      	subs	r2, r5, #1
  4098ec:	2b30      	cmp	r3, #48	; 0x30
  4098ee:	d0f9      	beq.n	4098e4 <_dtoa_r+0xdbc>
  4098f0:	e5b5      	b.n	40945e <_dtoa_r+0x936>
  4098f2:	2700      	movs	r7, #0
  4098f4:	9708      	str	r7, [sp, #32]
  4098f6:	f7ff ba4c 	b.w	408d92 <_dtoa_r+0x26a>
  4098fa:	9e08      	ldr	r6, [sp, #32]
  4098fc:	4620      	mov	r0, r4
  4098fe:	6871      	ldr	r1, [r6, #4]
  409900:	f001 f936 	bl	40ab70 <_Balloc>
  409904:	6933      	ldr	r3, [r6, #16]
  409906:	4605      	mov	r5, r0
  409908:	f106 010c 	add.w	r1, r6, #12
  40990c:	1c9a      	adds	r2, r3, #2
  40990e:	300c      	adds	r0, #12
  409910:	0092      	lsls	r2, r2, #2
  409912:	f001 f82d 	bl	40a970 <memcpy>
  409916:	4620      	mov	r0, r4
  409918:	4629      	mov	r1, r5
  40991a:	2201      	movs	r2, #1
  40991c:	f001 faec 	bl	40aef8 <__lshift>
  409920:	4606      	mov	r6, r0
  409922:	e6b8      	b.n	409696 <_dtoa_r+0xb6e>
  409924:	9b16      	ldr	r3, [sp, #88]	; 0x58
  409926:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  409928:	9d07      	ldr	r5, [sp, #28]
  40992a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40992e:	f7ff bb4d 	b.w	408fcc <_dtoa_r+0x4a4>
  409932:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  409936:	9706      	str	r7, [sp, #24]
  409938:	f8cd b020 	str.w	fp, [sp, #32]
  40993c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40993e:	d030      	beq.n	4099a2 <_dtoa_r+0xe7a>
  409940:	f10c 0901 	add.w	r9, ip, #1
  409944:	f8dd a020 	ldr.w	sl, [sp, #32]
  409948:	f108 0501 	add.w	r5, r8, #1
  40994c:	9608      	str	r6, [sp, #32]
  40994e:	f888 9000 	strb.w	r9, [r8]
  409952:	e584      	b.n	40945e <_dtoa_r+0x936>
  409954:	9706      	str	r7, [sp, #24]
  409956:	46e1      	mov	r9, ip
  409958:	46da      	mov	sl, fp
  40995a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40995c:	9608      	str	r6, [sp, #32]
  40995e:	e562      	b.n	409426 <_dtoa_r+0x8fe>
  409960:	46b0      	mov	r8, r6
  409962:	e504      	b.n	40936e <_dtoa_r+0x846>
  409964:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  409968:	9706      	str	r7, [sp, #24]
  40996a:	f8cd b020 	str.w	fp, [sp, #32]
  40996e:	4655      	mov	r5, sl
  409970:	46cb      	mov	fp, r9
  409972:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  409974:	46e1      	mov	r9, ip
  409976:	d00b      	beq.n	409990 <_dtoa_r+0xe68>
  409978:	2d00      	cmp	r5, #0
  40997a:	dd01      	ble.n	409980 <_dtoa_r+0xe58>
  40997c:	f10b 0931 	add.w	r9, fp, #49	; 0x31
  409980:	f8dd a020 	ldr.w	sl, [sp, #32]
  409984:	f108 0501 	add.w	r5, r8, #1
  409988:	f888 9000 	strb.w	r9, [r8]
  40998c:	9608      	str	r6, [sp, #32]
  40998e:	e566      	b.n	40945e <_dtoa_r+0x936>
  409990:	f8dd a020 	ldr.w	sl, [sp, #32]
  409994:	9608      	str	r6, [sp, #32]
  409996:	2239      	movs	r2, #57	; 0x39
  409998:	f108 0501 	add.w	r5, r8, #1
  40999c:	f888 2000 	strb.w	r2, [r8]
  4099a0:	e54f      	b.n	409442 <_dtoa_r+0x91a>
  4099a2:	46da      	mov	sl, fp
  4099a4:	9608      	str	r6, [sp, #32]
  4099a6:	e7f6      	b.n	409996 <_dtoa_r+0xe6e>
  4099a8:	d18d      	bne.n	4098c6 <_dtoa_r+0xd9e>
  4099aa:	f019 0f01 	tst.w	r9, #1
  4099ae:	d08a      	beq.n	4098c6 <_dtoa_r+0xd9e>
  4099b0:	e784      	b.n	4098bc <_dtoa_r+0xd94>
  4099b2:	f04f 0802 	mov.w	r8, #2
  4099b6:	f7ff bb72 	b.w	40909e <_dtoa_r+0x576>
  4099ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4099bc:	9304      	str	r3, [sp, #16]
  4099be:	e50e      	b.n	4093de <_dtoa_r+0x8b6>
  4099c0:	f43f aa75 	beq.w	408eae <_dtoa_r+0x386>
  4099c4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4099c8:	f7ff ba6a 	b.w	408ea0 <_dtoa_r+0x378>
  4099cc:	2501      	movs	r5, #1
  4099ce:	f7ff b982 	b.w	408cd6 <_dtoa_r+0x1ae>
  4099d2:	2500      	movs	r5, #0
  4099d4:	4620      	mov	r0, r4
  4099d6:	6465      	str	r5, [r4, #68]	; 0x44
  4099d8:	4629      	mov	r1, r5
  4099da:	f001 f8c9 	bl	40ab70 <_Balloc>
  4099de:	9a02      	ldr	r2, [sp, #8]
  4099e0:	9005      	str	r0, [sp, #20]
  4099e2:	2a0e      	cmp	r2, #14
  4099e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4099e6:	6420      	str	r0, [r4, #64]	; 0x40
  4099e8:	f73f aad7 	bgt.w	408f9a <_dtoa_r+0x472>
  4099ec:	42ab      	cmp	r3, r5
  4099ee:	f6ff aad4 	blt.w	408f9a <_dtoa_r+0x472>
  4099f2:	f04f 33ff 	mov.w	r3, #4294967295
  4099f6:	9523      	str	r5, [sp, #140]	; 0x8c
  4099f8:	9304      	str	r3, [sp, #16]
  4099fa:	f7ff b9a9 	b.w	408d50 <_dtoa_r+0x228>
  4099fe:	2301      	movs	r3, #1
  409a00:	930b      	str	r3, [sp, #44]	; 0x2c
  409a02:	f7ff bbfa 	b.w	4091fa <_dtoa_r+0x6d2>
  409a06:	bf00      	nop
  409a08:	40240000 	.word	0x40240000
  409a0c:	401c0000 	.word	0x401c0000

00409a10 <__sflush_r>:
  409a10:	898b      	ldrh	r3, [r1, #12]
  409a12:	b29a      	uxth	r2, r3
  409a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409a18:	460d      	mov	r5, r1
  409a1a:	0711      	lsls	r1, r2, #28
  409a1c:	4680      	mov	r8, r0
  409a1e:	d43c      	bmi.n	409a9a <__sflush_r+0x8a>
  409a20:	686a      	ldr	r2, [r5, #4]
  409a22:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  409a26:	2a00      	cmp	r2, #0
  409a28:	81ab      	strh	r3, [r5, #12]
  409a2a:	dd76      	ble.n	409b1a <__sflush_r+0x10a>
  409a2c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  409a2e:	2e00      	cmp	r6, #0
  409a30:	d04b      	beq.n	409aca <__sflush_r+0xba>
  409a32:	b29b      	uxth	r3, r3
  409a34:	2100      	movs	r1, #0
  409a36:	f8d8 4000 	ldr.w	r4, [r8]
  409a3a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  409a3e:	f8c8 1000 	str.w	r1, [r8]
  409a42:	b292      	uxth	r2, r2
  409a44:	2a00      	cmp	r2, #0
  409a46:	d06c      	beq.n	409b22 <__sflush_r+0x112>
  409a48:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  409a4a:	075f      	lsls	r7, r3, #29
  409a4c:	d505      	bpl.n	409a5a <__sflush_r+0x4a>
  409a4e:	6869      	ldr	r1, [r5, #4]
  409a50:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  409a52:	1a52      	subs	r2, r2, r1
  409a54:	b10b      	cbz	r3, 409a5a <__sflush_r+0x4a>
  409a56:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  409a58:	1ad2      	subs	r2, r2, r3
  409a5a:	4640      	mov	r0, r8
  409a5c:	69e9      	ldr	r1, [r5, #28]
  409a5e:	2300      	movs	r3, #0
  409a60:	47b0      	blx	r6
  409a62:	1c46      	adds	r6, r0, #1
  409a64:	d03e      	beq.n	409ae4 <__sflush_r+0xd4>
  409a66:	89ab      	ldrh	r3, [r5, #12]
  409a68:	2100      	movs	r1, #0
  409a6a:	692a      	ldr	r2, [r5, #16]
  409a6c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  409a70:	6069      	str	r1, [r5, #4]
  409a72:	602a      	str	r2, [r5, #0]
  409a74:	b29b      	uxth	r3, r3
  409a76:	04da      	lsls	r2, r3, #19
  409a78:	81ab      	strh	r3, [r5, #12]
  409a7a:	d44c      	bmi.n	409b16 <__sflush_r+0x106>
  409a7c:	6b29      	ldr	r1, [r5, #48]	; 0x30
  409a7e:	f8c8 4000 	str.w	r4, [r8]
  409a82:	b311      	cbz	r1, 409aca <__sflush_r+0xba>
  409a84:	f105 0340 	add.w	r3, r5, #64	; 0x40
  409a88:	4299      	cmp	r1, r3
  409a8a:	d002      	beq.n	409a92 <__sflush_r+0x82>
  409a8c:	4640      	mov	r0, r8
  409a8e:	f000 f96b 	bl	409d68 <_free_r>
  409a92:	2000      	movs	r0, #0
  409a94:	6328      	str	r0, [r5, #48]	; 0x30
  409a96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409a9a:	692e      	ldr	r6, [r5, #16]
  409a9c:	b1ae      	cbz	r6, 409aca <__sflush_r+0xba>
  409a9e:	682c      	ldr	r4, [r5, #0]
  409aa0:	0791      	lsls	r1, r2, #30
  409aa2:	602e      	str	r6, [r5, #0]
  409aa4:	eba4 0406 	sub.w	r4, r4, r6
  409aa8:	d11a      	bne.n	409ae0 <__sflush_r+0xd0>
  409aaa:	696b      	ldr	r3, [r5, #20]
  409aac:	60ab      	str	r3, [r5, #8]
  409aae:	e00a      	b.n	409ac6 <__sflush_r+0xb6>
  409ab0:	4632      	mov	r2, r6
  409ab2:	4623      	mov	r3, r4
  409ab4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  409ab6:	4640      	mov	r0, r8
  409ab8:	69e9      	ldr	r1, [r5, #28]
  409aba:	47b8      	blx	r7
  409abc:	2800      	cmp	r0, #0
  409abe:	eba4 0400 	sub.w	r4, r4, r0
  409ac2:	4406      	add	r6, r0
  409ac4:	dd04      	ble.n	409ad0 <__sflush_r+0xc0>
  409ac6:	2c00      	cmp	r4, #0
  409ac8:	dcf2      	bgt.n	409ab0 <__sflush_r+0xa0>
  409aca:	2000      	movs	r0, #0
  409acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409ad0:	89ab      	ldrh	r3, [r5, #12]
  409ad2:	f04f 30ff 	mov.w	r0, #4294967295
  409ad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409ada:	81ab      	strh	r3, [r5, #12]
  409adc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409ae0:	2300      	movs	r3, #0
  409ae2:	e7e3      	b.n	409aac <__sflush_r+0x9c>
  409ae4:	f8d8 3000 	ldr.w	r3, [r8]
  409ae8:	fab3 f283 	clz	r2, r3
  409aec:	2b00      	cmp	r3, #0
  409aee:	bf18      	it	ne
  409af0:	2b1d      	cmpne	r3, #29
  409af2:	ea4f 1252 	mov.w	r2, r2, lsr #5
  409af6:	d001      	beq.n	409afc <__sflush_r+0xec>
  409af8:	2b16      	cmp	r3, #22
  409afa:	d127      	bne.n	409b4c <__sflush_r+0x13c>
  409afc:	89ab      	ldrh	r3, [r5, #12]
  409afe:	2600      	movs	r6, #0
  409b00:	6929      	ldr	r1, [r5, #16]
  409b02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  409b06:	b29b      	uxth	r3, r3
  409b08:	81ab      	strh	r3, [r5, #12]
  409b0a:	04db      	lsls	r3, r3, #19
  409b0c:	e885 0042 	stmia.w	r5, {r1, r6}
  409b10:	d5b4      	bpl.n	409a7c <__sflush_r+0x6c>
  409b12:	2a00      	cmp	r2, #0
  409b14:	d0b2      	beq.n	409a7c <__sflush_r+0x6c>
  409b16:	6528      	str	r0, [r5, #80]	; 0x50
  409b18:	e7b0      	b.n	409a7c <__sflush_r+0x6c>
  409b1a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  409b1c:	2a00      	cmp	r2, #0
  409b1e:	dc85      	bgt.n	409a2c <__sflush_r+0x1c>
  409b20:	e7d3      	b.n	409aca <__sflush_r+0xba>
  409b22:	2301      	movs	r3, #1
  409b24:	4640      	mov	r0, r8
  409b26:	69e9      	ldr	r1, [r5, #28]
  409b28:	47b0      	blx	r6
  409b2a:	1c43      	adds	r3, r0, #1
  409b2c:	4602      	mov	r2, r0
  409b2e:	d002      	beq.n	409b36 <__sflush_r+0x126>
  409b30:	89ab      	ldrh	r3, [r5, #12]
  409b32:	6aae      	ldr	r6, [r5, #40]	; 0x28
  409b34:	e789      	b.n	409a4a <__sflush_r+0x3a>
  409b36:	f8d8 3000 	ldr.w	r3, [r8]
  409b3a:	2b00      	cmp	r3, #0
  409b3c:	d0f8      	beq.n	409b30 <__sflush_r+0x120>
  409b3e:	2b16      	cmp	r3, #22
  409b40:	d001      	beq.n	409b46 <__sflush_r+0x136>
  409b42:	2b1d      	cmp	r3, #29
  409b44:	d1c4      	bne.n	409ad0 <__sflush_r+0xc0>
  409b46:	f8c8 4000 	str.w	r4, [r8]
  409b4a:	e7be      	b.n	409aca <__sflush_r+0xba>
  409b4c:	89ab      	ldrh	r3, [r5, #12]
  409b4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409b52:	81ab      	strh	r3, [r5, #12]
  409b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00409b58 <_fflush_r>:
  409b58:	b510      	push	{r4, lr}
  409b5a:	4604      	mov	r4, r0
  409b5c:	b082      	sub	sp, #8
  409b5e:	b108      	cbz	r0, 409b64 <_fflush_r+0xc>
  409b60:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409b62:	b153      	cbz	r3, 409b7a <_fflush_r+0x22>
  409b64:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  409b68:	b908      	cbnz	r0, 409b6e <_fflush_r+0x16>
  409b6a:	b002      	add	sp, #8
  409b6c:	bd10      	pop	{r4, pc}
  409b6e:	4620      	mov	r0, r4
  409b70:	b002      	add	sp, #8
  409b72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  409b76:	f7ff bf4b 	b.w	409a10 <__sflush_r>
  409b7a:	9101      	str	r1, [sp, #4]
  409b7c:	f000 f886 	bl	409c8c <__sinit>
  409b80:	9901      	ldr	r1, [sp, #4]
  409b82:	e7ef      	b.n	409b64 <_fflush_r+0xc>

00409b84 <_cleanup_r>:
  409b84:	4901      	ldr	r1, [pc, #4]	; (409b8c <_cleanup_r+0x8>)
  409b86:	f000 bb59 	b.w	40a23c <_fwalk_reent>
  409b8a:	bf00      	nop
  409b8c:	0040b8cd 	.word	0x0040b8cd

00409b90 <__sinit.part.1>:
  409b90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409b94:	4682      	mov	sl, r0
  409b96:	2400      	movs	r4, #0
  409b98:	4837      	ldr	r0, [pc, #220]	; (409c78 <__sinit.part.1+0xe8>)
  409b9a:	2103      	movs	r1, #3
  409b9c:	f8da 5004 	ldr.w	r5, [sl, #4]
  409ba0:	f50a 723b 	add.w	r2, sl, #748	; 0x2ec
  409ba4:	2604      	movs	r6, #4
  409ba6:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
  409baa:	f8ca 12e4 	str.w	r1, [sl, #740]	; 0x2e4
  409bae:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  409bb2:	f8ca 22e8 	str.w	r2, [sl, #744]	; 0x2e8
  409bb6:	4621      	mov	r1, r4
  409bb8:	f8ca 42e0 	str.w	r4, [sl, #736]	; 0x2e0
  409bbc:	2208      	movs	r2, #8
  409bbe:	81ae      	strh	r6, [r5, #12]
  409bc0:	602c      	str	r4, [r5, #0]
  409bc2:	606c      	str	r4, [r5, #4]
  409bc4:	60ac      	str	r4, [r5, #8]
  409bc6:	666c      	str	r4, [r5, #100]	; 0x64
  409bc8:	81ec      	strh	r4, [r5, #14]
  409bca:	612c      	str	r4, [r5, #16]
  409bcc:	616c      	str	r4, [r5, #20]
  409bce:	61ac      	str	r4, [r5, #24]
  409bd0:	f7fd fa26 	bl	407020 <memset>
  409bd4:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 409c80 <__sinit.part.1+0xf0>
  409bd8:	f8da 6008 	ldr.w	r6, [sl, #8]
  409bdc:	f04f 0301 	mov.w	r3, #1
  409be0:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 409c84 <__sinit.part.1+0xf4>
  409be4:	f04f 0e09 	mov.w	lr, #9
  409be8:	f8df 809c 	ldr.w	r8, [pc, #156]	; 409c88 <__sinit.part.1+0xf8>
  409bec:	4621      	mov	r1, r4
  409bee:	4f23      	ldr	r7, [pc, #140]	; (409c7c <__sinit.part.1+0xec>)
  409bf0:	2208      	movs	r2, #8
  409bf2:	61ed      	str	r5, [r5, #28]
  409bf4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  409bf8:	f8c5 b020 	str.w	fp, [r5, #32]
  409bfc:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  409c00:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  409c04:	62ef      	str	r7, [r5, #44]	; 0x2c
  409c06:	81f3      	strh	r3, [r6, #14]
  409c08:	f8a6 e00c 	strh.w	lr, [r6, #12]
  409c0c:	6034      	str	r4, [r6, #0]
  409c0e:	6074      	str	r4, [r6, #4]
  409c10:	60b4      	str	r4, [r6, #8]
  409c12:	6674      	str	r4, [r6, #100]	; 0x64
  409c14:	6134      	str	r4, [r6, #16]
  409c16:	6174      	str	r4, [r6, #20]
  409c18:	61b4      	str	r4, [r6, #24]
  409c1a:	f7fd fa01 	bl	407020 <memset>
  409c1e:	f8da 500c 	ldr.w	r5, [sl, #12]
  409c22:	f04f 0c12 	mov.w	ip, #18
  409c26:	f04f 0e02 	mov.w	lr, #2
  409c2a:	61f6      	str	r6, [r6, #28]
  409c2c:	4621      	mov	r1, r4
  409c2e:	f8c6 b020 	str.w	fp, [r6, #32]
  409c32:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  409c36:	f8c6 9024 	str.w	r9, [r6, #36]	; 0x24
  409c3a:	2208      	movs	r2, #8
  409c3c:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
  409c40:	62f7      	str	r7, [r6, #44]	; 0x2c
  409c42:	602c      	str	r4, [r5, #0]
  409c44:	606c      	str	r4, [r5, #4]
  409c46:	60ac      	str	r4, [r5, #8]
  409c48:	666c      	str	r4, [r5, #100]	; 0x64
  409c4a:	612c      	str	r4, [r5, #16]
  409c4c:	616c      	str	r4, [r5, #20]
  409c4e:	61ac      	str	r4, [r5, #24]
  409c50:	f8a5 c00c 	strh.w	ip, [r5, #12]
  409c54:	f8a5 e00e 	strh.w	lr, [r5, #14]
  409c58:	f7fd f9e2 	bl	407020 <memset>
  409c5c:	2301      	movs	r3, #1
  409c5e:	61ed      	str	r5, [r5, #28]
  409c60:	f8c5 b020 	str.w	fp, [r5, #32]
  409c64:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  409c68:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  409c6c:	62ef      	str	r7, [r5, #44]	; 0x2c
  409c6e:	f8ca 3038 	str.w	r3, [sl, #56]	; 0x38
  409c72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c76:	bf00      	nop
  409c78:	00409b85 	.word	0x00409b85
  409c7c:	0040b661 	.word	0x0040b661
  409c80:	0040b5e1 	.word	0x0040b5e1
  409c84:	0040b605 	.word	0x0040b605
  409c88:	0040b63d 	.word	0x0040b63d

00409c8c <__sinit>:
  409c8c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409c8e:	b103      	cbz	r3, 409c92 <__sinit+0x6>
  409c90:	4770      	bx	lr
  409c92:	f7ff bf7d 	b.w	409b90 <__sinit.part.1>
  409c96:	bf00      	nop

00409c98 <__sfp_lock_acquire>:
  409c98:	4770      	bx	lr
  409c9a:	bf00      	nop

00409c9c <__sfp_lock_release>:
  409c9c:	4770      	bx	lr
  409c9e:	bf00      	nop

00409ca0 <__libc_fini_array>:
  409ca0:	b538      	push	{r3, r4, r5, lr}
  409ca2:	4b08      	ldr	r3, [pc, #32]	; (409cc4 <__libc_fini_array+0x24>)
  409ca4:	4d08      	ldr	r5, [pc, #32]	; (409cc8 <__libc_fini_array+0x28>)
  409ca6:	1aed      	subs	r5, r5, r3
  409ca8:	10ac      	asrs	r4, r5, #2
  409caa:	bf18      	it	ne
  409cac:	18ed      	addne	r5, r5, r3
  409cae:	d005      	beq.n	409cbc <__libc_fini_array+0x1c>
  409cb0:	3c01      	subs	r4, #1
  409cb2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  409cb6:	4798      	blx	r3
  409cb8:	2c00      	cmp	r4, #0
  409cba:	d1f9      	bne.n	409cb0 <__libc_fini_array+0x10>
  409cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  409cc0:	f003 bc20 	b.w	40d504 <_fini>
  409cc4:	0040d510 	.word	0x0040d510
  409cc8:	0040d514 	.word	0x0040d514

00409ccc <_malloc_trim_r>:
  409ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409cce:	4f22      	ldr	r7, [pc, #136]	; (409d58 <_malloc_trim_r+0x8c>)
  409cd0:	460c      	mov	r4, r1
  409cd2:	4606      	mov	r6, r0
  409cd4:	f000 ff48 	bl	40ab68 <__malloc_lock>
  409cd8:	68ba      	ldr	r2, [r7, #8]
  409cda:	4b20      	ldr	r3, [pc, #128]	; (409d5c <_malloc_trim_r+0x90>)
  409cdc:	6855      	ldr	r5, [r2, #4]
  409cde:	f025 0503 	bic.w	r5, r5, #3
  409ce2:	1b2c      	subs	r4, r5, r4
  409ce4:	f604 74ef 	addw	r4, r4, #4079	; 0xfef
  409ce8:	4023      	ands	r3, r4
  409cea:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
  409cee:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  409cf2:	db07      	blt.n	409d04 <_malloc_trim_r+0x38>
  409cf4:	4630      	mov	r0, r6
  409cf6:	2100      	movs	r1, #0
  409cf8:	f001 fc60 	bl	40b5bc <_sbrk_r>
  409cfc:	68bb      	ldr	r3, [r7, #8]
  409cfe:	442b      	add	r3, r5
  409d00:	4298      	cmp	r0, r3
  409d02:	d004      	beq.n	409d0e <_malloc_trim_r+0x42>
  409d04:	4630      	mov	r0, r6
  409d06:	f000 ff31 	bl	40ab6c <__malloc_unlock>
  409d0a:	2000      	movs	r0, #0
  409d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409d0e:	4630      	mov	r0, r6
  409d10:	4261      	negs	r1, r4
  409d12:	f001 fc53 	bl	40b5bc <_sbrk_r>
  409d16:	3001      	adds	r0, #1
  409d18:	d00d      	beq.n	409d36 <_malloc_trim_r+0x6a>
  409d1a:	4a11      	ldr	r2, [pc, #68]	; (409d60 <_malloc_trim_r+0x94>)
  409d1c:	1b2d      	subs	r5, r5, r4
  409d1e:	68b9      	ldr	r1, [r7, #8]
  409d20:	4630      	mov	r0, r6
  409d22:	6813      	ldr	r3, [r2, #0]
  409d24:	f045 0501 	orr.w	r5, r5, #1
  409d28:	1b1b      	subs	r3, r3, r4
  409d2a:	604d      	str	r5, [r1, #4]
  409d2c:	6013      	str	r3, [r2, #0]
  409d2e:	f000 ff1d 	bl	40ab6c <__malloc_unlock>
  409d32:	2001      	movs	r0, #1
  409d34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409d36:	4630      	mov	r0, r6
  409d38:	2100      	movs	r1, #0
  409d3a:	f001 fc3f 	bl	40b5bc <_sbrk_r>
  409d3e:	68ba      	ldr	r2, [r7, #8]
  409d40:	1a83      	subs	r3, r0, r2
  409d42:	2b0f      	cmp	r3, #15
  409d44:	ddde      	ble.n	409d04 <_malloc_trim_r+0x38>
  409d46:	4c07      	ldr	r4, [pc, #28]	; (409d64 <_malloc_trim_r+0x98>)
  409d48:	f043 0301 	orr.w	r3, r3, #1
  409d4c:	4904      	ldr	r1, [pc, #16]	; (409d60 <_malloc_trim_r+0x94>)
  409d4e:	6824      	ldr	r4, [r4, #0]
  409d50:	6053      	str	r3, [r2, #4]
  409d52:	1b00      	subs	r0, r0, r4
  409d54:	6008      	str	r0, [r1, #0]
  409d56:	e7d5      	b.n	409d04 <_malloc_trim_r+0x38>
  409d58:	20400504 	.word	0x20400504
  409d5c:	fffff000 	.word	0xfffff000
  409d60:	204009ec 	.word	0x204009ec
  409d64:	20400910 	.word	0x20400910

00409d68 <_free_r>:
  409d68:	2900      	cmp	r1, #0
  409d6a:	d04d      	beq.n	409e08 <_free_r+0xa0>
  409d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409d70:	460c      	mov	r4, r1
  409d72:	4680      	mov	r8, r0
  409d74:	f000 fef8 	bl	40ab68 <__malloc_lock>
  409d78:	4963      	ldr	r1, [pc, #396]	; (409f08 <_free_r+0x1a0>)
  409d7a:	f854 7c04 	ldr.w	r7, [r4, #-4]
  409d7e:	f1a4 0508 	sub.w	r5, r4, #8
  409d82:	688e      	ldr	r6, [r1, #8]
  409d84:	f027 0301 	bic.w	r3, r7, #1
  409d88:	18ea      	adds	r2, r5, r3
  409d8a:	6850      	ldr	r0, [r2, #4]
  409d8c:	4296      	cmp	r6, r2
  409d8e:	f020 0003 	bic.w	r0, r0, #3
  409d92:	d059      	beq.n	409e48 <_free_r+0xe0>
  409d94:	07fe      	lsls	r6, r7, #31
  409d96:	6050      	str	r0, [r2, #4]
  409d98:	d40b      	bmi.n	409db2 <_free_r+0x4a>
  409d9a:	f854 4c08 	ldr.w	r4, [r4, #-8]
  409d9e:	f101 0708 	add.w	r7, r1, #8
  409da2:	1b2d      	subs	r5, r5, r4
  409da4:	4423      	add	r3, r4
  409da6:	68ac      	ldr	r4, [r5, #8]
  409da8:	42bc      	cmp	r4, r7
  409daa:	d066      	beq.n	409e7a <_free_r+0x112>
  409dac:	68ef      	ldr	r7, [r5, #12]
  409dae:	60e7      	str	r7, [r4, #12]
  409db0:	60bc      	str	r4, [r7, #8]
  409db2:	1814      	adds	r4, r2, r0
  409db4:	6864      	ldr	r4, [r4, #4]
  409db6:	07e4      	lsls	r4, r4, #31
  409db8:	d40c      	bmi.n	409dd4 <_free_r+0x6c>
  409dba:	4c54      	ldr	r4, [pc, #336]	; (409f0c <_free_r+0x1a4>)
  409dbc:	4403      	add	r3, r0
  409dbe:	6890      	ldr	r0, [r2, #8]
  409dc0:	42a0      	cmp	r0, r4
  409dc2:	d07c      	beq.n	409ebe <_free_r+0x156>
  409dc4:	68d4      	ldr	r4, [r2, #12]
  409dc6:	f043 0201 	orr.w	r2, r3, #1
  409dca:	60c4      	str	r4, [r0, #12]
  409dcc:	60a0      	str	r0, [r4, #8]
  409dce:	606a      	str	r2, [r5, #4]
  409dd0:	50eb      	str	r3, [r5, r3]
  409dd2:	e003      	b.n	409ddc <_free_r+0x74>
  409dd4:	f043 0201 	orr.w	r2, r3, #1
  409dd8:	606a      	str	r2, [r5, #4]
  409dda:	50eb      	str	r3, [r5, r3]
  409ddc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  409de0:	d213      	bcs.n	409e0a <_free_r+0xa2>
  409de2:	08db      	lsrs	r3, r3, #3
  409de4:	2001      	movs	r0, #1
  409de6:	684a      	ldr	r2, [r1, #4]
  409de8:	109c      	asrs	r4, r3, #2
  409dea:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
  409dee:	40a0      	lsls	r0, r4
  409df0:	689c      	ldr	r4, [r3, #8]
  409df2:	4302      	orrs	r2, r0
  409df4:	60eb      	str	r3, [r5, #12]
  409df6:	60ac      	str	r4, [r5, #8]
  409df8:	604a      	str	r2, [r1, #4]
  409dfa:	609d      	str	r5, [r3, #8]
  409dfc:	60e5      	str	r5, [r4, #12]
  409dfe:	4640      	mov	r0, r8
  409e00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409e04:	f000 beb2 	b.w	40ab6c <__malloc_unlock>
  409e08:	4770      	bx	lr
  409e0a:	0a5a      	lsrs	r2, r3, #9
  409e0c:	2a04      	cmp	r2, #4
  409e0e:	d847      	bhi.n	409ea0 <_free_r+0x138>
  409e10:	099a      	lsrs	r2, r3, #6
  409e12:	f102 0438 	add.w	r4, r2, #56	; 0x38
  409e16:	0060      	lsls	r0, r4, #1
  409e18:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  409e1c:	493a      	ldr	r1, [pc, #232]	; (409f08 <_free_r+0x1a0>)
  409e1e:	6882      	ldr	r2, [r0, #8]
  409e20:	4282      	cmp	r2, r0
  409e22:	d043      	beq.n	409eac <_free_r+0x144>
  409e24:	6851      	ldr	r1, [r2, #4]
  409e26:	f021 0103 	bic.w	r1, r1, #3
  409e2a:	4299      	cmp	r1, r3
  409e2c:	d902      	bls.n	409e34 <_free_r+0xcc>
  409e2e:	6892      	ldr	r2, [r2, #8]
  409e30:	4290      	cmp	r0, r2
  409e32:	d1f7      	bne.n	409e24 <_free_r+0xbc>
  409e34:	68d3      	ldr	r3, [r2, #12]
  409e36:	60eb      	str	r3, [r5, #12]
  409e38:	4640      	mov	r0, r8
  409e3a:	60aa      	str	r2, [r5, #8]
  409e3c:	609d      	str	r5, [r3, #8]
  409e3e:	60d5      	str	r5, [r2, #12]
  409e40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409e44:	f000 be92 	b.w	40ab6c <__malloc_unlock>
  409e48:	07ff      	lsls	r7, r7, #31
  409e4a:	4403      	add	r3, r0
  409e4c:	d407      	bmi.n	409e5e <_free_r+0xf6>
  409e4e:	f854 2c08 	ldr.w	r2, [r4, #-8]
  409e52:	1aad      	subs	r5, r5, r2
  409e54:	4413      	add	r3, r2
  409e56:	68a8      	ldr	r0, [r5, #8]
  409e58:	68ea      	ldr	r2, [r5, #12]
  409e5a:	60c2      	str	r2, [r0, #12]
  409e5c:	6090      	str	r0, [r2, #8]
  409e5e:	4a2c      	ldr	r2, [pc, #176]	; (409f10 <_free_r+0x1a8>)
  409e60:	f043 0001 	orr.w	r0, r3, #1
  409e64:	6812      	ldr	r2, [r2, #0]
  409e66:	6068      	str	r0, [r5, #4]
  409e68:	4293      	cmp	r3, r2
  409e6a:	608d      	str	r5, [r1, #8]
  409e6c:	d3c7      	bcc.n	409dfe <_free_r+0x96>
  409e6e:	4b29      	ldr	r3, [pc, #164]	; (409f14 <_free_r+0x1ac>)
  409e70:	4640      	mov	r0, r8
  409e72:	6819      	ldr	r1, [r3, #0]
  409e74:	f7ff ff2a 	bl	409ccc <_malloc_trim_r>
  409e78:	e7c1      	b.n	409dfe <_free_r+0x96>
  409e7a:	1811      	adds	r1, r2, r0
  409e7c:	6849      	ldr	r1, [r1, #4]
  409e7e:	07c9      	lsls	r1, r1, #31
  409e80:	d409      	bmi.n	409e96 <_free_r+0x12e>
  409e82:	4403      	add	r3, r0
  409e84:	68d1      	ldr	r1, [r2, #12]
  409e86:	6892      	ldr	r2, [r2, #8]
  409e88:	f043 0001 	orr.w	r0, r3, #1
  409e8c:	60d1      	str	r1, [r2, #12]
  409e8e:	608a      	str	r2, [r1, #8]
  409e90:	6068      	str	r0, [r5, #4]
  409e92:	50eb      	str	r3, [r5, r3]
  409e94:	e7b3      	b.n	409dfe <_free_r+0x96>
  409e96:	f043 0201 	orr.w	r2, r3, #1
  409e9a:	606a      	str	r2, [r5, #4]
  409e9c:	50eb      	str	r3, [r5, r3]
  409e9e:	e7ae      	b.n	409dfe <_free_r+0x96>
  409ea0:	2a14      	cmp	r2, #20
  409ea2:	d815      	bhi.n	409ed0 <_free_r+0x168>
  409ea4:	f102 045b 	add.w	r4, r2, #91	; 0x5b
  409ea8:	0060      	lsls	r0, r4, #1
  409eaa:	e7b5      	b.n	409e18 <_free_r+0xb0>
  409eac:	10a4      	asrs	r4, r4, #2
  409eae:	2701      	movs	r7, #1
  409eb0:	6848      	ldr	r0, [r1, #4]
  409eb2:	4613      	mov	r3, r2
  409eb4:	fa07 f404 	lsl.w	r4, r7, r4
  409eb8:	4320      	orrs	r0, r4
  409eba:	6048      	str	r0, [r1, #4]
  409ebc:	e7bb      	b.n	409e36 <_free_r+0xce>
  409ebe:	f043 0201 	orr.w	r2, r3, #1
  409ec2:	614d      	str	r5, [r1, #20]
  409ec4:	610d      	str	r5, [r1, #16]
  409ec6:	60e8      	str	r0, [r5, #12]
  409ec8:	60a8      	str	r0, [r5, #8]
  409eca:	606a      	str	r2, [r5, #4]
  409ecc:	50eb      	str	r3, [r5, r3]
  409ece:	e796      	b.n	409dfe <_free_r+0x96>
  409ed0:	2a54      	cmp	r2, #84	; 0x54
  409ed2:	d804      	bhi.n	409ede <_free_r+0x176>
  409ed4:	0b1a      	lsrs	r2, r3, #12
  409ed6:	f102 046e 	add.w	r4, r2, #110	; 0x6e
  409eda:	0060      	lsls	r0, r4, #1
  409edc:	e79c      	b.n	409e18 <_free_r+0xb0>
  409ede:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  409ee2:	d804      	bhi.n	409eee <_free_r+0x186>
  409ee4:	0bda      	lsrs	r2, r3, #15
  409ee6:	f102 0477 	add.w	r4, r2, #119	; 0x77
  409eea:	0060      	lsls	r0, r4, #1
  409eec:	e794      	b.n	409e18 <_free_r+0xb0>
  409eee:	f240 5054 	movw	r0, #1364	; 0x554
  409ef2:	4282      	cmp	r2, r0
  409ef4:	d804      	bhi.n	409f00 <_free_r+0x198>
  409ef6:	0c9a      	lsrs	r2, r3, #18
  409ef8:	f102 047c 	add.w	r4, r2, #124	; 0x7c
  409efc:	0060      	lsls	r0, r4, #1
  409efe:	e78b      	b.n	409e18 <_free_r+0xb0>
  409f00:	20fc      	movs	r0, #252	; 0xfc
  409f02:	247e      	movs	r4, #126	; 0x7e
  409f04:	e788      	b.n	409e18 <_free_r+0xb0>
  409f06:	bf00      	nop
  409f08:	20400504 	.word	0x20400504
  409f0c:	2040050c 	.word	0x2040050c
  409f10:	2040090c 	.word	0x2040090c
  409f14:	204009e8 	.word	0x204009e8

00409f18 <__sfvwrite_r>:
  409f18:	6893      	ldr	r3, [r2, #8]
  409f1a:	2b00      	cmp	r3, #0
  409f1c:	d07a      	beq.n	40a014 <__sfvwrite_r+0xfc>
  409f1e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409f22:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  409f26:	b083      	sub	sp, #12
  409f28:	460c      	mov	r4, r1
  409f2a:	4681      	mov	r9, r0
  409f2c:	f01e 0f08 	tst.w	lr, #8
  409f30:	4616      	mov	r6, r2
  409f32:	d026      	beq.n	409f82 <__sfvwrite_r+0x6a>
  409f34:	690b      	ldr	r3, [r1, #16]
  409f36:	b323      	cbz	r3, 409f82 <__sfvwrite_r+0x6a>
  409f38:	f00e 0802 	and.w	r8, lr, #2
  409f3c:	6835      	ldr	r5, [r6, #0]
  409f3e:	fa1f f088 	uxth.w	r0, r8
  409f42:	b370      	cbz	r0, 409fa2 <__sfvwrite_r+0x8a>
  409f44:	f04f 0a00 	mov.w	sl, #0
  409f48:	f8df b2ec 	ldr.w	fp, [pc, #748]	; 40a238 <__sfvwrite_r+0x320>
  409f4c:	46d0      	mov	r8, sl
  409f4e:	45d8      	cmp	r8, fp
  409f50:	4643      	mov	r3, r8
  409f52:	4652      	mov	r2, sl
  409f54:	4648      	mov	r0, r9
  409f56:	bf28      	it	cs
  409f58:	465b      	movcs	r3, fp
  409f5a:	f1b8 0f00 	cmp.w	r8, #0
  409f5e:	d053      	beq.n	40a008 <__sfvwrite_r+0xf0>
  409f60:	69e1      	ldr	r1, [r4, #28]
  409f62:	6a67      	ldr	r7, [r4, #36]	; 0x24
  409f64:	47b8      	blx	r7
  409f66:	2800      	cmp	r0, #0
  409f68:	dd73      	ble.n	40a052 <__sfvwrite_r+0x13a>
  409f6a:	68b3      	ldr	r3, [r6, #8]
  409f6c:	4482      	add	sl, r0
  409f6e:	ebc0 0808 	rsb	r8, r0, r8
  409f72:	1a18      	subs	r0, r3, r0
  409f74:	60b0      	str	r0, [r6, #8]
  409f76:	2800      	cmp	r0, #0
  409f78:	d1e9      	bne.n	409f4e <__sfvwrite_r+0x36>
  409f7a:	2000      	movs	r0, #0
  409f7c:	b003      	add	sp, #12
  409f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409f82:	4648      	mov	r0, r9
  409f84:	4621      	mov	r1, r4
  409f86:	f7fe fcbd 	bl	408904 <__swsetup_r>
  409f8a:	2800      	cmp	r0, #0
  409f8c:	f040 814c 	bne.w	40a228 <__sfvwrite_r+0x310>
  409f90:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  409f94:	6835      	ldr	r5, [r6, #0]
  409f96:	f00e 0802 	and.w	r8, lr, #2
  409f9a:	fa1f f088 	uxth.w	r0, r8
  409f9e:	2800      	cmp	r0, #0
  409fa0:	d1d0      	bne.n	409f44 <__sfvwrite_r+0x2c>
  409fa2:	f01e 0b01 	ands.w	fp, lr, #1
  409fa6:	d15d      	bne.n	40a064 <__sfvwrite_r+0x14c>
  409fa8:	46d8      	mov	r8, fp
  409faa:	f1b8 0f00 	cmp.w	r8, #0
  409fae:	d025      	beq.n	409ffc <__sfvwrite_r+0xe4>
  409fb0:	f41e 7f00 	tst.w	lr, #512	; 0x200
  409fb4:	68a7      	ldr	r7, [r4, #8]
  409fb6:	d02f      	beq.n	40a018 <__sfvwrite_r+0x100>
  409fb8:	45b8      	cmp	r8, r7
  409fba:	46ba      	mov	sl, r7
  409fbc:	f0c0 80a8 	bcc.w	40a110 <__sfvwrite_r+0x1f8>
  409fc0:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  409fc4:	f040 80b5 	bne.w	40a132 <__sfvwrite_r+0x21a>
  409fc8:	6820      	ldr	r0, [r4, #0]
  409fca:	4659      	mov	r1, fp
  409fcc:	4652      	mov	r2, sl
  409fce:	f000 fd69 	bl	40aaa4 <memmove>
  409fd2:	68a2      	ldr	r2, [r4, #8]
  409fd4:	6821      	ldr	r1, [r4, #0]
  409fd6:	4640      	mov	r0, r8
  409fd8:	1bd7      	subs	r7, r2, r7
  409fda:	eb01 030a 	add.w	r3, r1, sl
  409fde:	60a7      	str	r7, [r4, #8]
  409fe0:	6023      	str	r3, [r4, #0]
  409fe2:	68b3      	ldr	r3, [r6, #8]
  409fe4:	4483      	add	fp, r0
  409fe6:	ebc0 0808 	rsb	r8, r0, r8
  409fea:	1a18      	subs	r0, r3, r0
  409fec:	60b0      	str	r0, [r6, #8]
  409fee:	2800      	cmp	r0, #0
  409ff0:	d0c3      	beq.n	409f7a <__sfvwrite_r+0x62>
  409ff2:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  409ff6:	f1b8 0f00 	cmp.w	r8, #0
  409ffa:	d1d9      	bne.n	409fb0 <__sfvwrite_r+0x98>
  409ffc:	f8d5 b000 	ldr.w	fp, [r5]
  40a000:	3508      	adds	r5, #8
  40a002:	f855 8c04 	ldr.w	r8, [r5, #-4]
  40a006:	e7d0      	b.n	409faa <__sfvwrite_r+0x92>
  40a008:	f8d5 a000 	ldr.w	sl, [r5]
  40a00c:	3508      	adds	r5, #8
  40a00e:	f855 8c04 	ldr.w	r8, [r5, #-4]
  40a012:	e79c      	b.n	409f4e <__sfvwrite_r+0x36>
  40a014:	2000      	movs	r0, #0
  40a016:	4770      	bx	lr
  40a018:	6820      	ldr	r0, [r4, #0]
  40a01a:	6923      	ldr	r3, [r4, #16]
  40a01c:	4298      	cmp	r0, r3
  40a01e:	d803      	bhi.n	40a028 <__sfvwrite_r+0x110>
  40a020:	6963      	ldr	r3, [r4, #20]
  40a022:	4598      	cmp	r8, r3
  40a024:	f080 80bf 	bcs.w	40a1a6 <__sfvwrite_r+0x28e>
  40a028:	4547      	cmp	r7, r8
  40a02a:	4659      	mov	r1, fp
  40a02c:	bf28      	it	cs
  40a02e:	4647      	movcs	r7, r8
  40a030:	463a      	mov	r2, r7
  40a032:	f000 fd37 	bl	40aaa4 <memmove>
  40a036:	68a3      	ldr	r3, [r4, #8]
  40a038:	6822      	ldr	r2, [r4, #0]
  40a03a:	1bdb      	subs	r3, r3, r7
  40a03c:	443a      	add	r2, r7
  40a03e:	60a3      	str	r3, [r4, #8]
  40a040:	6022      	str	r2, [r4, #0]
  40a042:	2b00      	cmp	r3, #0
  40a044:	d149      	bne.n	40a0da <__sfvwrite_r+0x1c2>
  40a046:	4648      	mov	r0, r9
  40a048:	4621      	mov	r1, r4
  40a04a:	f7ff fd85 	bl	409b58 <_fflush_r>
  40a04e:	2800      	cmp	r0, #0
  40a050:	d043      	beq.n	40a0da <__sfvwrite_r+0x1c2>
  40a052:	89a3      	ldrh	r3, [r4, #12]
  40a054:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a058:	f04f 30ff 	mov.w	r0, #4294967295
  40a05c:	81a3      	strh	r3, [r4, #12]
  40a05e:	b003      	add	sp, #12
  40a060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a064:	4680      	mov	r8, r0
  40a066:	4683      	mov	fp, r0
  40a068:	4682      	mov	sl, r0
  40a06a:	9000      	str	r0, [sp, #0]
  40a06c:	f1ba 0f00 	cmp.w	sl, #0
  40a070:	d02b      	beq.n	40a0ca <__sfvwrite_r+0x1b2>
  40a072:	9b00      	ldr	r3, [sp, #0]
  40a074:	2b00      	cmp	r3, #0
  40a076:	d04f      	beq.n	40a118 <__sfvwrite_r+0x200>
  40a078:	45d0      	cmp	r8, sl
  40a07a:	6962      	ldr	r2, [r4, #20]
  40a07c:	68a1      	ldr	r1, [r4, #8]
  40a07e:	4643      	mov	r3, r8
  40a080:	bf28      	it	cs
  40a082:	4653      	movcs	r3, sl
  40a084:	6820      	ldr	r0, [r4, #0]
  40a086:	eb02 0c01 	add.w	ip, r2, r1
  40a08a:	461f      	mov	r7, r3
  40a08c:	4563      	cmp	r3, ip
  40a08e:	dd03      	ble.n	40a098 <__sfvwrite_r+0x180>
  40a090:	6921      	ldr	r1, [r4, #16]
  40a092:	4288      	cmp	r0, r1
  40a094:	f200 8099 	bhi.w	40a1ca <__sfvwrite_r+0x2b2>
  40a098:	4293      	cmp	r3, r2
  40a09a:	db20      	blt.n	40a0de <__sfvwrite_r+0x1c6>
  40a09c:	4613      	mov	r3, r2
  40a09e:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40a0a0:	4648      	mov	r0, r9
  40a0a2:	69e1      	ldr	r1, [r4, #28]
  40a0a4:	465a      	mov	r2, fp
  40a0a6:	47b8      	blx	r7
  40a0a8:	1e07      	subs	r7, r0, #0
  40a0aa:	ddd2      	ble.n	40a052 <__sfvwrite_r+0x13a>
  40a0ac:	ebb8 0807 	subs.w	r8, r8, r7
  40a0b0:	d025      	beq.n	40a0fe <__sfvwrite_r+0x1e6>
  40a0b2:	68b3      	ldr	r3, [r6, #8]
  40a0b4:	44bb      	add	fp, r7
  40a0b6:	ebc7 0a0a 	rsb	sl, r7, sl
  40a0ba:	1bdf      	subs	r7, r3, r7
  40a0bc:	60b7      	str	r7, [r6, #8]
  40a0be:	2f00      	cmp	r7, #0
  40a0c0:	f43f af5b 	beq.w	409f7a <__sfvwrite_r+0x62>
  40a0c4:	f1ba 0f00 	cmp.w	sl, #0
  40a0c8:	d1d3      	bne.n	40a072 <__sfvwrite_r+0x15a>
  40a0ca:	2300      	movs	r3, #0
  40a0cc:	f8d5 b000 	ldr.w	fp, [r5]
  40a0d0:	f8d5 a004 	ldr.w	sl, [r5, #4]
  40a0d4:	3508      	adds	r5, #8
  40a0d6:	9300      	str	r3, [sp, #0]
  40a0d8:	e7c8      	b.n	40a06c <__sfvwrite_r+0x154>
  40a0da:	4638      	mov	r0, r7
  40a0dc:	e781      	b.n	409fe2 <__sfvwrite_r+0xca>
  40a0de:	461a      	mov	r2, r3
  40a0e0:	4659      	mov	r1, fp
  40a0e2:	9301      	str	r3, [sp, #4]
  40a0e4:	f000 fcde 	bl	40aaa4 <memmove>
  40a0e8:	68a2      	ldr	r2, [r4, #8]
  40a0ea:	ebb8 0807 	subs.w	r8, r8, r7
  40a0ee:	6821      	ldr	r1, [r4, #0]
  40a0f0:	9b01      	ldr	r3, [sp, #4]
  40a0f2:	eba2 0203 	sub.w	r2, r2, r3
  40a0f6:	440b      	add	r3, r1
  40a0f8:	60a2      	str	r2, [r4, #8]
  40a0fa:	6023      	str	r3, [r4, #0]
  40a0fc:	d1d9      	bne.n	40a0b2 <__sfvwrite_r+0x19a>
  40a0fe:	4648      	mov	r0, r9
  40a100:	4621      	mov	r1, r4
  40a102:	f7ff fd29 	bl	409b58 <_fflush_r>
  40a106:	2800      	cmp	r0, #0
  40a108:	d1a3      	bne.n	40a052 <__sfvwrite_r+0x13a>
  40a10a:	f8cd 8000 	str.w	r8, [sp]
  40a10e:	e7d0      	b.n	40a0b2 <__sfvwrite_r+0x19a>
  40a110:	4647      	mov	r7, r8
  40a112:	6820      	ldr	r0, [r4, #0]
  40a114:	46c2      	mov	sl, r8
  40a116:	e758      	b.n	409fca <__sfvwrite_r+0xb2>
  40a118:	4658      	mov	r0, fp
  40a11a:	210a      	movs	r1, #10
  40a11c:	4652      	mov	r2, sl
  40a11e:	f000 fbdf 	bl	40a8e0 <memchr>
  40a122:	2800      	cmp	r0, #0
  40a124:	d07b      	beq.n	40a21e <__sfvwrite_r+0x306>
  40a126:	3001      	adds	r0, #1
  40a128:	2301      	movs	r3, #1
  40a12a:	ebcb 0800 	rsb	r8, fp, r0
  40a12e:	9300      	str	r3, [sp, #0]
  40a130:	e7a2      	b.n	40a078 <__sfvwrite_r+0x160>
  40a132:	6963      	ldr	r3, [r4, #20]
  40a134:	6921      	ldr	r1, [r4, #16]
  40a136:	6827      	ldr	r7, [r4, #0]
  40a138:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
  40a13c:	1a7f      	subs	r7, r7, r1
  40a13e:	eb0c 7cdc 	add.w	ip, ip, ip, lsr #31
  40a142:	1c7b      	adds	r3, r7, #1
  40a144:	ea4f 0c6c 	mov.w	ip, ip, asr #1
  40a148:	4443      	add	r3, r8
  40a14a:	4662      	mov	r2, ip
  40a14c:	459c      	cmp	ip, r3
  40a14e:	d201      	bcs.n	40a154 <__sfvwrite_r+0x23c>
  40a150:	469c      	mov	ip, r3
  40a152:	461a      	mov	r2, r3
  40a154:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  40a158:	f8cd c000 	str.w	ip, [sp]
  40a15c:	d04b      	beq.n	40a1f6 <__sfvwrite_r+0x2de>
  40a15e:	4611      	mov	r1, r2
  40a160:	4648      	mov	r0, r9
  40a162:	f000 f911 	bl	40a388 <_malloc_r>
  40a166:	f8dd c000 	ldr.w	ip, [sp]
  40a16a:	4682      	mov	sl, r0
  40a16c:	2800      	cmp	r0, #0
  40a16e:	d05e      	beq.n	40a22e <__sfvwrite_r+0x316>
  40a170:	463a      	mov	r2, r7
  40a172:	6921      	ldr	r1, [r4, #16]
  40a174:	f8cd c000 	str.w	ip, [sp]
  40a178:	f000 fbfa 	bl	40a970 <memcpy>
  40a17c:	89a2      	ldrh	r2, [r4, #12]
  40a17e:	f8dd c000 	ldr.w	ip, [sp]
  40a182:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40a186:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40a18a:	81a2      	strh	r2, [r4, #12]
  40a18c:	eb0a 0007 	add.w	r0, sl, r7
  40a190:	ebc7 020c 	rsb	r2, r7, ip
  40a194:	f8c4 a010 	str.w	sl, [r4, #16]
  40a198:	4647      	mov	r7, r8
  40a19a:	6020      	str	r0, [r4, #0]
  40a19c:	46c2      	mov	sl, r8
  40a19e:	60a2      	str	r2, [r4, #8]
  40a1a0:	f8c4 c014 	str.w	ip, [r4, #20]
  40a1a4:	e711      	b.n	409fca <__sfvwrite_r+0xb2>
  40a1a6:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
  40a1aa:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40a1ac:	4648      	mov	r0, r9
  40a1ae:	69e1      	ldr	r1, [r4, #28]
  40a1b0:	45c6      	cmp	lr, r8
  40a1b2:	465a      	mov	r2, fp
  40a1b4:	bf28      	it	cs
  40a1b6:	46c6      	movcs	lr, r8
  40a1b8:	fb9e fef3 	sdiv	lr, lr, r3
  40a1bc:	fb0e f303 	mul.w	r3, lr, r3
  40a1c0:	47b8      	blx	r7
  40a1c2:	2800      	cmp	r0, #0
  40a1c4:	f73f af0d 	bgt.w	409fe2 <__sfvwrite_r+0xca>
  40a1c8:	e743      	b.n	40a052 <__sfvwrite_r+0x13a>
  40a1ca:	4662      	mov	r2, ip
  40a1cc:	4659      	mov	r1, fp
  40a1ce:	f8cd c004 	str.w	ip, [sp, #4]
  40a1d2:	f000 fc67 	bl	40aaa4 <memmove>
  40a1d6:	6823      	ldr	r3, [r4, #0]
  40a1d8:	4648      	mov	r0, r9
  40a1da:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a1de:	4621      	mov	r1, r4
  40a1e0:	4463      	add	r3, ip
  40a1e2:	6023      	str	r3, [r4, #0]
  40a1e4:	f7ff fcb8 	bl	409b58 <_fflush_r>
  40a1e8:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a1ec:	2800      	cmp	r0, #0
  40a1ee:	f47f af30 	bne.w	40a052 <__sfvwrite_r+0x13a>
  40a1f2:	4667      	mov	r7, ip
  40a1f4:	e75a      	b.n	40a0ac <__sfvwrite_r+0x194>
  40a1f6:	4648      	mov	r0, r9
  40a1f8:	f000 ffc6 	bl	40b188 <_realloc_r>
  40a1fc:	f8dd c000 	ldr.w	ip, [sp]
  40a200:	4682      	mov	sl, r0
  40a202:	2800      	cmp	r0, #0
  40a204:	d1c2      	bne.n	40a18c <__sfvwrite_r+0x274>
  40a206:	4648      	mov	r0, r9
  40a208:	6921      	ldr	r1, [r4, #16]
  40a20a:	f7ff fdad 	bl	409d68 <_free_r>
  40a20e:	89a3      	ldrh	r3, [r4, #12]
  40a210:	220c      	movs	r2, #12
  40a212:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40a216:	f8c9 2000 	str.w	r2, [r9]
  40a21a:	b29b      	uxth	r3, r3
  40a21c:	e71a      	b.n	40a054 <__sfvwrite_r+0x13c>
  40a21e:	2301      	movs	r3, #1
  40a220:	f10a 0801 	add.w	r8, sl, #1
  40a224:	9300      	str	r3, [sp, #0]
  40a226:	e727      	b.n	40a078 <__sfvwrite_r+0x160>
  40a228:	f04f 30ff 	mov.w	r0, #4294967295
  40a22c:	e6a6      	b.n	409f7c <__sfvwrite_r+0x64>
  40a22e:	220c      	movs	r2, #12
  40a230:	89a3      	ldrh	r3, [r4, #12]
  40a232:	f8c9 2000 	str.w	r2, [r9]
  40a236:	e70d      	b.n	40a054 <__sfvwrite_r+0x13c>
  40a238:	7ffffc00 	.word	0x7ffffc00

0040a23c <_fwalk_reent>:
  40a23c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40a240:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40a244:	d01e      	beq.n	40a284 <_fwalk_reent+0x48>
  40a246:	4688      	mov	r8, r1
  40a248:	4606      	mov	r6, r0
  40a24a:	f04f 0900 	mov.w	r9, #0
  40a24e:	687d      	ldr	r5, [r7, #4]
  40a250:	68bc      	ldr	r4, [r7, #8]
  40a252:	3d01      	subs	r5, #1
  40a254:	d410      	bmi.n	40a278 <_fwalk_reent+0x3c>
  40a256:	89a3      	ldrh	r3, [r4, #12]
  40a258:	3d01      	subs	r5, #1
  40a25a:	2b01      	cmp	r3, #1
  40a25c:	d908      	bls.n	40a270 <_fwalk_reent+0x34>
  40a25e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40a262:	4621      	mov	r1, r4
  40a264:	4630      	mov	r0, r6
  40a266:	3301      	adds	r3, #1
  40a268:	d002      	beq.n	40a270 <_fwalk_reent+0x34>
  40a26a:	47c0      	blx	r8
  40a26c:	ea49 0900 	orr.w	r9, r9, r0
  40a270:	1c6b      	adds	r3, r5, #1
  40a272:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40a276:	d1ee      	bne.n	40a256 <_fwalk_reent+0x1a>
  40a278:	683f      	ldr	r7, [r7, #0]
  40a27a:	2f00      	cmp	r7, #0
  40a27c:	d1e7      	bne.n	40a24e <_fwalk_reent+0x12>
  40a27e:	4648      	mov	r0, r9
  40a280:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a284:	46b9      	mov	r9, r7
  40a286:	4648      	mov	r0, r9
  40a288:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0040a28c <_localeconv_r>:
  40a28c:	4800      	ldr	r0, [pc, #0]	; (40a290 <_localeconv_r+0x4>)
  40a28e:	4770      	bx	lr
  40a290:	204004cc 	.word	0x204004cc

0040a294 <__smakebuf_r>:
  40a294:	898b      	ldrh	r3, [r1, #12]
  40a296:	b29a      	uxth	r2, r3
  40a298:	f012 0f02 	tst.w	r2, #2
  40a29c:	d13d      	bne.n	40a31a <__smakebuf_r+0x86>
  40a29e:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a2a0:	460c      	mov	r4, r1
  40a2a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a2a6:	b091      	sub	sp, #68	; 0x44
  40a2a8:	4605      	mov	r5, r0
  40a2aa:	2900      	cmp	r1, #0
  40a2ac:	db19      	blt.n	40a2e2 <__smakebuf_r+0x4e>
  40a2ae:	aa01      	add	r2, sp, #4
  40a2b0:	f001 fb4e 	bl	40b950 <_fstat_r>
  40a2b4:	2800      	cmp	r0, #0
  40a2b6:	db12      	blt.n	40a2de <__smakebuf_r+0x4a>
  40a2b8:	9b02      	ldr	r3, [sp, #8]
  40a2ba:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40a2be:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  40a2c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40a2c6:	fab7 f787 	clz	r7, r7
  40a2ca:	ea4f 1757 	mov.w	r7, r7, lsr #5
  40a2ce:	d02b      	beq.n	40a328 <__smakebuf_r+0x94>
  40a2d0:	89a3      	ldrh	r3, [r4, #12]
  40a2d2:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40a2d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40a2da:	81a3      	strh	r3, [r4, #12]
  40a2dc:	e00c      	b.n	40a2f8 <__smakebuf_r+0x64>
  40a2de:	89a3      	ldrh	r3, [r4, #12]
  40a2e0:	b29a      	uxth	r2, r3
  40a2e2:	f012 0f80 	tst.w	r2, #128	; 0x80
  40a2e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40a2ea:	f04f 0700 	mov.w	r7, #0
  40a2ee:	bf0c      	ite	eq
  40a2f0:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  40a2f4:	2640      	movne	r6, #64	; 0x40
  40a2f6:	81a3      	strh	r3, [r4, #12]
  40a2f8:	4628      	mov	r0, r5
  40a2fa:	4631      	mov	r1, r6
  40a2fc:	f000 f844 	bl	40a388 <_malloc_r>
  40a300:	89a3      	ldrh	r3, [r4, #12]
  40a302:	b340      	cbz	r0, 40a356 <__smakebuf_r+0xc2>
  40a304:	4a1a      	ldr	r2, [pc, #104]	; (40a370 <__smakebuf_r+0xdc>)
  40a306:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40a30a:	63ea      	str	r2, [r5, #60]	; 0x3c
  40a30c:	81a3      	strh	r3, [r4, #12]
  40a30e:	6020      	str	r0, [r4, #0]
  40a310:	6120      	str	r0, [r4, #16]
  40a312:	6166      	str	r6, [r4, #20]
  40a314:	b99f      	cbnz	r7, 40a33e <__smakebuf_r+0xaa>
  40a316:	b011      	add	sp, #68	; 0x44
  40a318:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a31a:	f101 0343 	add.w	r3, r1, #67	; 0x43
  40a31e:	2201      	movs	r2, #1
  40a320:	600b      	str	r3, [r1, #0]
  40a322:	610b      	str	r3, [r1, #16]
  40a324:	614a      	str	r2, [r1, #20]
  40a326:	4770      	bx	lr
  40a328:	4b12      	ldr	r3, [pc, #72]	; (40a374 <__smakebuf_r+0xe0>)
  40a32a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  40a32c:	429a      	cmp	r2, r3
  40a32e:	d1cf      	bne.n	40a2d0 <__smakebuf_r+0x3c>
  40a330:	89a3      	ldrh	r3, [r4, #12]
  40a332:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40a336:	4333      	orrs	r3, r6
  40a338:	64e6      	str	r6, [r4, #76]	; 0x4c
  40a33a:	81a3      	strh	r3, [r4, #12]
  40a33c:	e7dc      	b.n	40a2f8 <__smakebuf_r+0x64>
  40a33e:	4628      	mov	r0, r5
  40a340:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40a344:	f001 fb18 	bl	40b978 <_isatty_r>
  40a348:	2800      	cmp	r0, #0
  40a34a:	d0e4      	beq.n	40a316 <__smakebuf_r+0x82>
  40a34c:	89a3      	ldrh	r3, [r4, #12]
  40a34e:	f043 0301 	orr.w	r3, r3, #1
  40a352:	81a3      	strh	r3, [r4, #12]
  40a354:	e7df      	b.n	40a316 <__smakebuf_r+0x82>
  40a356:	059a      	lsls	r2, r3, #22
  40a358:	d4dd      	bmi.n	40a316 <__smakebuf_r+0x82>
  40a35a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40a35e:	f043 0302 	orr.w	r3, r3, #2
  40a362:	2101      	movs	r1, #1
  40a364:	81a3      	strh	r3, [r4, #12]
  40a366:	6022      	str	r2, [r4, #0]
  40a368:	6122      	str	r2, [r4, #16]
  40a36a:	6161      	str	r1, [r4, #20]
  40a36c:	e7d3      	b.n	40a316 <__smakebuf_r+0x82>
  40a36e:	bf00      	nop
  40a370:	00409b85 	.word	0x00409b85
  40a374:	0040b63d 	.word	0x0040b63d

0040a378 <malloc>:
  40a378:	4b02      	ldr	r3, [pc, #8]	; (40a384 <malloc+0xc>)
  40a37a:	4601      	mov	r1, r0
  40a37c:	6818      	ldr	r0, [r3, #0]
  40a37e:	f000 b803 	b.w	40a388 <_malloc_r>
  40a382:	bf00      	nop
  40a384:	204004c8 	.word	0x204004c8

0040a388 <_malloc_r>:
  40a388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a38c:	f101 040b 	add.w	r4, r1, #11
  40a390:	b083      	sub	sp, #12
  40a392:	4605      	mov	r5, r0
  40a394:	2c16      	cmp	r4, #22
  40a396:	d927      	bls.n	40a3e8 <_malloc_r+0x60>
  40a398:	f034 0407 	bics.w	r4, r4, #7
  40a39c:	d42a      	bmi.n	40a3f4 <_malloc_r+0x6c>
  40a39e:	42a1      	cmp	r1, r4
  40a3a0:	d828      	bhi.n	40a3f4 <_malloc_r+0x6c>
  40a3a2:	f000 fbe1 	bl	40ab68 <__malloc_lock>
  40a3a6:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  40a3aa:	d22b      	bcs.n	40a404 <_malloc_r+0x7c>
  40a3ac:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
  40a3b0:	4ec0      	ldr	r6, [pc, #768]	; (40a6b4 <_malloc_r+0x32c>)
  40a3b2:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
  40a3b6:	68d3      	ldr	r3, [r2, #12]
  40a3b8:	4293      	cmp	r3, r2
  40a3ba:	f000 8171 	beq.w	40a6a0 <_malloc_r+0x318>
  40a3be:	685a      	ldr	r2, [r3, #4]
  40a3c0:	f103 0808 	add.w	r8, r3, #8
  40a3c4:	68d9      	ldr	r1, [r3, #12]
  40a3c6:	4628      	mov	r0, r5
  40a3c8:	f022 0203 	bic.w	r2, r2, #3
  40a3cc:	689c      	ldr	r4, [r3, #8]
  40a3ce:	4413      	add	r3, r2
  40a3d0:	60e1      	str	r1, [r4, #12]
  40a3d2:	608c      	str	r4, [r1, #8]
  40a3d4:	685a      	ldr	r2, [r3, #4]
  40a3d6:	f042 0201 	orr.w	r2, r2, #1
  40a3da:	605a      	str	r2, [r3, #4]
  40a3dc:	f000 fbc6 	bl	40ab6c <__malloc_unlock>
  40a3e0:	4640      	mov	r0, r8
  40a3e2:	b003      	add	sp, #12
  40a3e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a3e8:	2910      	cmp	r1, #16
  40a3ea:	d803      	bhi.n	40a3f4 <_malloc_r+0x6c>
  40a3ec:	f000 fbbc 	bl	40ab68 <__malloc_lock>
  40a3f0:	2410      	movs	r4, #16
  40a3f2:	e7db      	b.n	40a3ac <_malloc_r+0x24>
  40a3f4:	f04f 0800 	mov.w	r8, #0
  40a3f8:	230c      	movs	r3, #12
  40a3fa:	4640      	mov	r0, r8
  40a3fc:	602b      	str	r3, [r5, #0]
  40a3fe:	b003      	add	sp, #12
  40a400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a404:	ea5f 2c54 	movs.w	ip, r4, lsr #9
  40a408:	f000 8089 	beq.w	40a51e <_malloc_r+0x196>
  40a40c:	f1bc 0f04 	cmp.w	ip, #4
  40a410:	f200 80c4 	bhi.w	40a59c <_malloc_r+0x214>
  40a414:	ea4f 1c94 	mov.w	ip, r4, lsr #6
  40a418:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  40a41c:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40a420:	4ea4      	ldr	r6, [pc, #656]	; (40a6b4 <_malloc_r+0x32c>)
  40a422:	eb06 0080 	add.w	r0, r6, r0, lsl #2
  40a426:	68c3      	ldr	r3, [r0, #12]
  40a428:	4298      	cmp	r0, r3
  40a42a:	d105      	bne.n	40a438 <_malloc_r+0xb0>
  40a42c:	e00c      	b.n	40a448 <_malloc_r+0xc0>
  40a42e:	2900      	cmp	r1, #0
  40a430:	da79      	bge.n	40a526 <_malloc_r+0x19e>
  40a432:	68db      	ldr	r3, [r3, #12]
  40a434:	4298      	cmp	r0, r3
  40a436:	d007      	beq.n	40a448 <_malloc_r+0xc0>
  40a438:	685a      	ldr	r2, [r3, #4]
  40a43a:	f022 0203 	bic.w	r2, r2, #3
  40a43e:	1b11      	subs	r1, r2, r4
  40a440:	290f      	cmp	r1, #15
  40a442:	ddf4      	ble.n	40a42e <_malloc_r+0xa6>
  40a444:	f10c 3cff 	add.w	ip, ip, #4294967295
  40a448:	f10c 0c01 	add.w	ip, ip, #1
  40a44c:	4f99      	ldr	r7, [pc, #612]	; (40a6b4 <_malloc_r+0x32c>)
  40a44e:	6933      	ldr	r3, [r6, #16]
  40a450:	f107 0e08 	add.w	lr, r7, #8
  40a454:	4573      	cmp	r3, lr
  40a456:	f000 8119 	beq.w	40a68c <_malloc_r+0x304>
  40a45a:	685a      	ldr	r2, [r3, #4]
  40a45c:	f022 0203 	bic.w	r2, r2, #3
  40a460:	1b11      	subs	r1, r2, r4
  40a462:	290f      	cmp	r1, #15
  40a464:	f300 80ca 	bgt.w	40a5fc <_malloc_r+0x274>
  40a468:	2900      	cmp	r1, #0
  40a46a:	f8c7 e014 	str.w	lr, [r7, #20]
  40a46e:	f8c7 e010 	str.w	lr, [r7, #16]
  40a472:	da6a      	bge.n	40a54a <_malloc_r+0x1c2>
  40a474:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40a478:	f080 809f 	bcs.w	40a5ba <_malloc_r+0x232>
  40a47c:	08d2      	lsrs	r2, r2, #3
  40a47e:	2001      	movs	r0, #1
  40a480:	6879      	ldr	r1, [r7, #4]
  40a482:	ea4f 08a2 	mov.w	r8, r2, asr #2
  40a486:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
  40a48a:	fa00 f008 	lsl.w	r0, r0, r8
  40a48e:	f8d2 8008 	ldr.w	r8, [r2, #8]
  40a492:	4308      	orrs	r0, r1
  40a494:	60da      	str	r2, [r3, #12]
  40a496:	f8c3 8008 	str.w	r8, [r3, #8]
  40a49a:	6078      	str	r0, [r7, #4]
  40a49c:	6093      	str	r3, [r2, #8]
  40a49e:	f8c8 300c 	str.w	r3, [r8, #12]
  40a4a2:	ea4f 03ac 	mov.w	r3, ip, asr #2
  40a4a6:	2101      	movs	r1, #1
  40a4a8:	4099      	lsls	r1, r3
  40a4aa:	4281      	cmp	r1, r0
  40a4ac:	d85b      	bhi.n	40a566 <_malloc_r+0x1de>
  40a4ae:	4208      	tst	r0, r1
  40a4b0:	d106      	bne.n	40a4c0 <_malloc_r+0x138>
  40a4b2:	f02c 0c03 	bic.w	ip, ip, #3
  40a4b6:	0049      	lsls	r1, r1, #1
  40a4b8:	f10c 0c04 	add.w	ip, ip, #4
  40a4bc:	4208      	tst	r0, r1
  40a4be:	d0fa      	beq.n	40a4b6 <_malloc_r+0x12e>
  40a4c0:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
  40a4c4:	46e1      	mov	r9, ip
  40a4c6:	4640      	mov	r0, r8
  40a4c8:	68c7      	ldr	r7, [r0, #12]
  40a4ca:	42b8      	cmp	r0, r7
  40a4cc:	d107      	bne.n	40a4de <_malloc_r+0x156>
  40a4ce:	e0df      	b.n	40a690 <_malloc_r+0x308>
  40a4d0:	2a00      	cmp	r2, #0
  40a4d2:	f280 80f7 	bge.w	40a6c4 <_malloc_r+0x33c>
  40a4d6:	68ff      	ldr	r7, [r7, #12]
  40a4d8:	42b8      	cmp	r0, r7
  40a4da:	f000 80d9 	beq.w	40a690 <_malloc_r+0x308>
  40a4de:	687b      	ldr	r3, [r7, #4]
  40a4e0:	f023 0303 	bic.w	r3, r3, #3
  40a4e4:	1b1a      	subs	r2, r3, r4
  40a4e6:	2a0f      	cmp	r2, #15
  40a4e8:	ddf2      	ble.n	40a4d0 <_malloc_r+0x148>
  40a4ea:	46b8      	mov	r8, r7
  40a4ec:	68fb      	ldr	r3, [r7, #12]
  40a4ee:	f044 0901 	orr.w	r9, r4, #1
  40a4f2:	f042 0c01 	orr.w	ip, r2, #1
  40a4f6:	f858 1f08 	ldr.w	r1, [r8, #8]!
  40a4fa:	443c      	add	r4, r7
  40a4fc:	f8c7 9004 	str.w	r9, [r7, #4]
  40a500:	4628      	mov	r0, r5
  40a502:	60cb      	str	r3, [r1, #12]
  40a504:	6099      	str	r1, [r3, #8]
  40a506:	6174      	str	r4, [r6, #20]
  40a508:	6134      	str	r4, [r6, #16]
  40a50a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40a50e:	f8c4 e008 	str.w	lr, [r4, #8]
  40a512:	f8c4 c004 	str.w	ip, [r4, #4]
  40a516:	50a2      	str	r2, [r4, r2]
  40a518:	f000 fb28 	bl	40ab6c <__malloc_unlock>
  40a51c:	e760      	b.n	40a3e0 <_malloc_r+0x58>
  40a51e:	207e      	movs	r0, #126	; 0x7e
  40a520:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  40a524:	e77c      	b.n	40a420 <_malloc_r+0x98>
  40a526:	441a      	add	r2, r3
  40a528:	68dc      	ldr	r4, [r3, #12]
  40a52a:	689e      	ldr	r6, [r3, #8]
  40a52c:	f103 0808 	add.w	r8, r3, #8
  40a530:	6851      	ldr	r1, [r2, #4]
  40a532:	4628      	mov	r0, r5
  40a534:	60f4      	str	r4, [r6, #12]
  40a536:	f041 0301 	orr.w	r3, r1, #1
  40a53a:	60a6      	str	r6, [r4, #8]
  40a53c:	6053      	str	r3, [r2, #4]
  40a53e:	f000 fb15 	bl	40ab6c <__malloc_unlock>
  40a542:	4640      	mov	r0, r8
  40a544:	b003      	add	sp, #12
  40a546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a54a:	441a      	add	r2, r3
  40a54c:	f103 0808 	add.w	r8, r3, #8
  40a550:	4628      	mov	r0, r5
  40a552:	6853      	ldr	r3, [r2, #4]
  40a554:	f043 0301 	orr.w	r3, r3, #1
  40a558:	6053      	str	r3, [r2, #4]
  40a55a:	f000 fb07 	bl	40ab6c <__malloc_unlock>
  40a55e:	4640      	mov	r0, r8
  40a560:	b003      	add	sp, #12
  40a562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a566:	68b7      	ldr	r7, [r6, #8]
  40a568:	687a      	ldr	r2, [r7, #4]
  40a56a:	f022 0803 	bic.w	r8, r2, #3
  40a56e:	ebc4 0208 	rsb	r2, r4, r8
  40a572:	2a0f      	cmp	r2, #15
  40a574:	dd56      	ble.n	40a624 <_malloc_r+0x29c>
  40a576:	45a0      	cmp	r8, r4
  40a578:	d354      	bcc.n	40a624 <_malloc_r+0x29c>
  40a57a:	f044 0301 	orr.w	r3, r4, #1
  40a57e:	f042 0201 	orr.w	r2, r2, #1
  40a582:	443c      	add	r4, r7
  40a584:	f107 0808 	add.w	r8, r7, #8
  40a588:	607b      	str	r3, [r7, #4]
  40a58a:	4628      	mov	r0, r5
  40a58c:	60b4      	str	r4, [r6, #8]
  40a58e:	6062      	str	r2, [r4, #4]
  40a590:	f000 faec 	bl	40ab6c <__malloc_unlock>
  40a594:	4640      	mov	r0, r8
  40a596:	b003      	add	sp, #12
  40a598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a59c:	f1bc 0f14 	cmp.w	ip, #20
  40a5a0:	f240 809f 	bls.w	40a6e2 <_malloc_r+0x35a>
  40a5a4:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  40a5a8:	f200 8127 	bhi.w	40a7fa <_malloc_r+0x472>
  40a5ac:	ea4f 3c14 	mov.w	ip, r4, lsr #12
  40a5b0:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  40a5b4:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40a5b8:	e732      	b.n	40a420 <_malloc_r+0x98>
  40a5ba:	0a51      	lsrs	r1, r2, #9
  40a5bc:	2904      	cmp	r1, #4
  40a5be:	f240 8095 	bls.w	40a6ec <_malloc_r+0x364>
  40a5c2:	2914      	cmp	r1, #20
  40a5c4:	f200 8142 	bhi.w	40a84c <_malloc_r+0x4c4>
  40a5c8:	f101 075b 	add.w	r7, r1, #91	; 0x5b
  40a5cc:	0078      	lsls	r0, r7, #1
  40a5ce:	eb06 0080 	add.w	r0, r6, r0, lsl #2
  40a5d2:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 40a6b4 <_malloc_r+0x32c>
  40a5d6:	6881      	ldr	r1, [r0, #8]
  40a5d8:	4281      	cmp	r1, r0
  40a5da:	f000 811b 	beq.w	40a814 <_malloc_r+0x48c>
  40a5de:	684f      	ldr	r7, [r1, #4]
  40a5e0:	f027 0703 	bic.w	r7, r7, #3
  40a5e4:	42ba      	cmp	r2, r7
  40a5e6:	d202      	bcs.n	40a5ee <_malloc_r+0x266>
  40a5e8:	6889      	ldr	r1, [r1, #8]
  40a5ea:	4288      	cmp	r0, r1
  40a5ec:	d1f7      	bne.n	40a5de <_malloc_r+0x256>
  40a5ee:	68ca      	ldr	r2, [r1, #12]
  40a5f0:	6870      	ldr	r0, [r6, #4]
  40a5f2:	60da      	str	r2, [r3, #12]
  40a5f4:	6099      	str	r1, [r3, #8]
  40a5f6:	6093      	str	r3, [r2, #8]
  40a5f8:	60cb      	str	r3, [r1, #12]
  40a5fa:	e752      	b.n	40a4a2 <_malloc_r+0x11a>
  40a5fc:	f044 0601 	orr.w	r6, r4, #1
  40a600:	f041 0201 	orr.w	r2, r1, #1
  40a604:	441c      	add	r4, r3
  40a606:	4628      	mov	r0, r5
  40a608:	605e      	str	r6, [r3, #4]
  40a60a:	f103 0808 	add.w	r8, r3, #8
  40a60e:	617c      	str	r4, [r7, #20]
  40a610:	613c      	str	r4, [r7, #16]
  40a612:	f8c4 e00c 	str.w	lr, [r4, #12]
  40a616:	f8c4 e008 	str.w	lr, [r4, #8]
  40a61a:	6062      	str	r2, [r4, #4]
  40a61c:	5061      	str	r1, [r4, r1]
  40a61e:	f000 faa5 	bl	40ab6c <__malloc_unlock>
  40a622:	e6dd      	b.n	40a3e0 <_malloc_r+0x58>
  40a624:	4a24      	ldr	r2, [pc, #144]	; (40a6b8 <_malloc_r+0x330>)
  40a626:	4b25      	ldr	r3, [pc, #148]	; (40a6bc <_malloc_r+0x334>)
  40a628:	6811      	ldr	r1, [r2, #0]
  40a62a:	681b      	ldr	r3, [r3, #0]
  40a62c:	3101      	adds	r1, #1
  40a62e:	4423      	add	r3, r4
  40a630:	f000 8109 	beq.w	40a846 <_malloc_r+0x4be>
  40a634:	f241 010f 	movw	r1, #4111	; 0x100f
  40a638:	f8df 9084 	ldr.w	r9, [pc, #132]	; 40a6c0 <_malloc_r+0x338>
  40a63c:	4419      	add	r1, r3
  40a63e:	ea01 0909 	and.w	r9, r1, r9
  40a642:	4628      	mov	r0, r5
  40a644:	4649      	mov	r1, r9
  40a646:	9201      	str	r2, [sp, #4]
  40a648:	f000 ffb8 	bl	40b5bc <_sbrk_r>
  40a64c:	f1b0 3fff 	cmp.w	r0, #4294967295
  40a650:	4682      	mov	sl, r0
  40a652:	9a01      	ldr	r2, [sp, #4]
  40a654:	f000 8101 	beq.w	40a85a <_malloc_r+0x4d2>
  40a658:	1bbb      	subs	r3, r7, r6
  40a65a:	eb07 0108 	add.w	r1, r7, r8
  40a65e:	4815      	ldr	r0, [pc, #84]	; (40a6b4 <_malloc_r+0x32c>)
  40a660:	bf18      	it	ne
  40a662:	2301      	movne	r3, #1
  40a664:	4551      	cmp	r1, sl
  40a666:	d967      	bls.n	40a738 <_malloc_r+0x3b0>
  40a668:	2b00      	cmp	r3, #0
  40a66a:	d065      	beq.n	40a738 <_malloc_r+0x3b0>
  40a66c:	6887      	ldr	r7, [r0, #8]
  40a66e:	687b      	ldr	r3, [r7, #4]
  40a670:	f023 0303 	bic.w	r3, r3, #3
  40a674:	1b1a      	subs	r2, r3, r4
  40a676:	2a0f      	cmp	r2, #15
  40a678:	dd02      	ble.n	40a680 <_malloc_r+0x2f8>
  40a67a:	429c      	cmp	r4, r3
  40a67c:	f67f af7d 	bls.w	40a57a <_malloc_r+0x1f2>
  40a680:	4628      	mov	r0, r5
  40a682:	f04f 0800 	mov.w	r8, #0
  40a686:	f000 fa71 	bl	40ab6c <__malloc_unlock>
  40a68a:	e6a9      	b.n	40a3e0 <_malloc_r+0x58>
  40a68c:	6878      	ldr	r0, [r7, #4]
  40a68e:	e708      	b.n	40a4a2 <_malloc_r+0x11a>
  40a690:	f109 0901 	add.w	r9, r9, #1
  40a694:	3008      	adds	r0, #8
  40a696:	f019 0f03 	tst.w	r9, #3
  40a69a:	f47f af15 	bne.w	40a4c8 <_malloc_r+0x140>
  40a69e:	e02f      	b.n	40a700 <_malloc_r+0x378>
  40a6a0:	f103 0208 	add.w	r2, r3, #8
  40a6a4:	695b      	ldr	r3, [r3, #20]
  40a6a6:	429a      	cmp	r2, r3
  40a6a8:	bf08      	it	eq
  40a6aa:	f10c 0c02 	addeq.w	ip, ip, #2
  40a6ae:	f43f aecd 	beq.w	40a44c <_malloc_r+0xc4>
  40a6b2:	e684      	b.n	40a3be <_malloc_r+0x36>
  40a6b4:	20400504 	.word	0x20400504
  40a6b8:	20400910 	.word	0x20400910
  40a6bc:	204009e8 	.word	0x204009e8
  40a6c0:	fffff000 	.word	0xfffff000
  40a6c4:	18fa      	adds	r2, r7, r3
  40a6c6:	46b8      	mov	r8, r7
  40a6c8:	68f9      	ldr	r1, [r7, #12]
  40a6ca:	4628      	mov	r0, r5
  40a6cc:	6853      	ldr	r3, [r2, #4]
  40a6ce:	f858 4f08 	ldr.w	r4, [r8, #8]!
  40a6d2:	f043 0301 	orr.w	r3, r3, #1
  40a6d6:	6053      	str	r3, [r2, #4]
  40a6d8:	60e1      	str	r1, [r4, #12]
  40a6da:	608c      	str	r4, [r1, #8]
  40a6dc:	f000 fa46 	bl	40ab6c <__malloc_unlock>
  40a6e0:	e67e      	b.n	40a3e0 <_malloc_r+0x58>
  40a6e2:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  40a6e6:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40a6ea:	e699      	b.n	40a420 <_malloc_r+0x98>
  40a6ec:	0991      	lsrs	r1, r2, #6
  40a6ee:	f101 0738 	add.w	r7, r1, #56	; 0x38
  40a6f2:	0078      	lsls	r0, r7, #1
  40a6f4:	e76b      	b.n	40a5ce <_malloc_r+0x246>
  40a6f6:	f8d8 8000 	ldr.w	r8, [r8]
  40a6fa:	4598      	cmp	r8, r3
  40a6fc:	f040 80e6 	bne.w	40a8cc <_malloc_r+0x544>
  40a700:	f01c 0f03 	tst.w	ip, #3
  40a704:	f1a8 0308 	sub.w	r3, r8, #8
  40a708:	f10c 3cff 	add.w	ip, ip, #4294967295
  40a70c:	d1f3      	bne.n	40a6f6 <_malloc_r+0x36e>
  40a70e:	6873      	ldr	r3, [r6, #4]
  40a710:	ea23 0301 	bic.w	r3, r3, r1
  40a714:	6073      	str	r3, [r6, #4]
  40a716:	0049      	lsls	r1, r1, #1
  40a718:	4299      	cmp	r1, r3
  40a71a:	f63f af24 	bhi.w	40a566 <_malloc_r+0x1de>
  40a71e:	2900      	cmp	r1, #0
  40a720:	f43f af21 	beq.w	40a566 <_malloc_r+0x1de>
  40a724:	420b      	tst	r3, r1
  40a726:	46cc      	mov	ip, r9
  40a728:	f47f aeca 	bne.w	40a4c0 <_malloc_r+0x138>
  40a72c:	0049      	lsls	r1, r1, #1
  40a72e:	f10c 0c04 	add.w	ip, ip, #4
  40a732:	420b      	tst	r3, r1
  40a734:	d0fa      	beq.n	40a72c <_malloc_r+0x3a4>
  40a736:	e6c3      	b.n	40a4c0 <_malloc_r+0x138>
  40a738:	f8df b19c 	ldr.w	fp, [pc, #412]	; 40a8d8 <_malloc_r+0x550>
  40a73c:	4551      	cmp	r1, sl
  40a73e:	f8db 0000 	ldr.w	r0, [fp]
  40a742:	4448      	add	r0, r9
  40a744:	f8cb 0000 	str.w	r0, [fp]
  40a748:	f000 808c 	beq.w	40a864 <_malloc_r+0x4dc>
  40a74c:	6812      	ldr	r2, [r2, #0]
  40a74e:	f8df e18c 	ldr.w	lr, [pc, #396]	; 40a8dc <_malloc_r+0x554>
  40a752:	3201      	adds	r2, #1
  40a754:	f000 80a3 	beq.w	40a89e <_malloc_r+0x516>
  40a758:	ebc1 010a 	rsb	r1, r1, sl
  40a75c:	4408      	add	r0, r1
  40a75e:	f8cb 0000 	str.w	r0, [fp]
  40a762:	f01a 0107 	ands.w	r1, sl, #7
  40a766:	d052      	beq.n	40a80e <_malloc_r+0x486>
  40a768:	f1c1 0008 	rsb	r0, r1, #8
  40a76c:	f241 0208 	movw	r2, #4104	; 0x1008
  40a770:	4482      	add	sl, r0
  40a772:	1a52      	subs	r2, r2, r1
  40a774:	eb0a 0109 	add.w	r1, sl, r9
  40a778:	4628      	mov	r0, r5
  40a77a:	9301      	str	r3, [sp, #4]
  40a77c:	f3c1 010b 	ubfx	r1, r1, #0, #12
  40a780:	ebc1 0902 	rsb	r9, r1, r2
  40a784:	4649      	mov	r1, r9
  40a786:	f000 ff19 	bl	40b5bc <_sbrk_r>
  40a78a:	1c43      	adds	r3, r0, #1
  40a78c:	9b01      	ldr	r3, [sp, #4]
  40a78e:	d07a      	beq.n	40a886 <_malloc_r+0x4fe>
  40a790:	ebca 0200 	rsb	r2, sl, r0
  40a794:	444a      	add	r2, r9
  40a796:	f042 0201 	orr.w	r2, r2, #1
  40a79a:	f8db 0000 	ldr.w	r0, [fp]
  40a79e:	f8c6 a008 	str.w	sl, [r6, #8]
  40a7a2:	4448      	add	r0, r9
  40a7a4:	f8ca 2004 	str.w	r2, [sl, #4]
  40a7a8:	f8df 912c 	ldr.w	r9, [pc, #300]	; 40a8d8 <_malloc_r+0x550>
  40a7ac:	f8cb 0000 	str.w	r0, [fp]
  40a7b0:	b1a3      	cbz	r3, 40a7dc <_malloc_r+0x454>
  40a7b2:	f1b8 0f0f 	cmp.w	r8, #15
  40a7b6:	d937      	bls.n	40a828 <_malloc_r+0x4a0>
  40a7b8:	687b      	ldr	r3, [r7, #4]
  40a7ba:	f1a8 020c 	sub.w	r2, r8, #12
  40a7be:	f04f 0e05 	mov.w	lr, #5
  40a7c2:	f022 0207 	bic.w	r2, r2, #7
  40a7c6:	f003 0301 	and.w	r3, r3, #1
  40a7ca:	18b9      	adds	r1, r7, r2
  40a7cc:	4313      	orrs	r3, r2
  40a7ce:	2a0f      	cmp	r2, #15
  40a7d0:	607b      	str	r3, [r7, #4]
  40a7d2:	f8c1 e004 	str.w	lr, [r1, #4]
  40a7d6:	f8c1 e008 	str.w	lr, [r1, #8]
  40a7da:	d858      	bhi.n	40a88e <_malloc_r+0x506>
  40a7dc:	4b3c      	ldr	r3, [pc, #240]	; (40a8d0 <_malloc_r+0x548>)
  40a7de:	681a      	ldr	r2, [r3, #0]
  40a7e0:	4290      	cmp	r0, r2
  40a7e2:	d900      	bls.n	40a7e6 <_malloc_r+0x45e>
  40a7e4:	6018      	str	r0, [r3, #0]
  40a7e6:	4b3b      	ldr	r3, [pc, #236]	; (40a8d4 <_malloc_r+0x54c>)
  40a7e8:	68b7      	ldr	r7, [r6, #8]
  40a7ea:	681a      	ldr	r2, [r3, #0]
  40a7ec:	4290      	cmp	r0, r2
  40a7ee:	d900      	bls.n	40a7f2 <_malloc_r+0x46a>
  40a7f0:	6018      	str	r0, [r3, #0]
  40a7f2:	687b      	ldr	r3, [r7, #4]
  40a7f4:	f023 0303 	bic.w	r3, r3, #3
  40a7f8:	e73c      	b.n	40a674 <_malloc_r+0x2ec>
  40a7fa:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  40a7fe:	d817      	bhi.n	40a830 <_malloc_r+0x4a8>
  40a800:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
  40a804:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  40a808:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40a80c:	e608      	b.n	40a420 <_malloc_r+0x98>
  40a80e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40a812:	e7af      	b.n	40a774 <_malloc_r+0x3ec>
  40a814:	10bf      	asrs	r7, r7, #2
  40a816:	2001      	movs	r0, #1
  40a818:	460a      	mov	r2, r1
  40a81a:	40b8      	lsls	r0, r7
  40a81c:	f8d9 7004 	ldr.w	r7, [r9, #4]
  40a820:	4338      	orrs	r0, r7
  40a822:	f8c9 0004 	str.w	r0, [r9, #4]
  40a826:	e6e4      	b.n	40a5f2 <_malloc_r+0x26a>
  40a828:	2301      	movs	r3, #1
  40a82a:	f8ca 3004 	str.w	r3, [sl, #4]
  40a82e:	e727      	b.n	40a680 <_malloc_r+0x2f8>
  40a830:	f240 5354 	movw	r3, #1364	; 0x554
  40a834:	459c      	cmp	ip, r3
  40a836:	d822      	bhi.n	40a87e <_malloc_r+0x4f6>
  40a838:	ea4f 4c94 	mov.w	ip, r4, lsr #18
  40a83c:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  40a840:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40a844:	e5ec      	b.n	40a420 <_malloc_r+0x98>
  40a846:	f103 0910 	add.w	r9, r3, #16
  40a84a:	e6fa      	b.n	40a642 <_malloc_r+0x2ba>
  40a84c:	2954      	cmp	r1, #84	; 0x54
  40a84e:	d829      	bhi.n	40a8a4 <_malloc_r+0x51c>
  40a850:	0b11      	lsrs	r1, r2, #12
  40a852:	f101 076e 	add.w	r7, r1, #110	; 0x6e
  40a856:	0078      	lsls	r0, r7, #1
  40a858:	e6b9      	b.n	40a5ce <_malloc_r+0x246>
  40a85a:	68b7      	ldr	r7, [r6, #8]
  40a85c:	687b      	ldr	r3, [r7, #4]
  40a85e:	f023 0303 	bic.w	r3, r3, #3
  40a862:	e707      	b.n	40a674 <_malloc_r+0x2ec>
  40a864:	f3c1 0e0b 	ubfx	lr, r1, #0, #12
  40a868:	f1be 0f00 	cmp.w	lr, #0
  40a86c:	f47f af6e 	bne.w	40a74c <_malloc_r+0x3c4>
  40a870:	eb09 0308 	add.w	r3, r9, r8
  40a874:	68b2      	ldr	r2, [r6, #8]
  40a876:	f043 0301 	orr.w	r3, r3, #1
  40a87a:	6053      	str	r3, [r2, #4]
  40a87c:	e7ae      	b.n	40a7dc <_malloc_r+0x454>
  40a87e:	20fc      	movs	r0, #252	; 0xfc
  40a880:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  40a884:	e5cc      	b.n	40a420 <_malloc_r+0x98>
  40a886:	2201      	movs	r2, #1
  40a888:	f04f 0900 	mov.w	r9, #0
  40a88c:	e785      	b.n	40a79a <_malloc_r+0x412>
  40a88e:	4628      	mov	r0, r5
  40a890:	f107 0108 	add.w	r1, r7, #8
  40a894:	f7ff fa68 	bl	409d68 <_free_r>
  40a898:	f8d9 0000 	ldr.w	r0, [r9]
  40a89c:	e79e      	b.n	40a7dc <_malloc_r+0x454>
  40a89e:	f8ce a000 	str.w	sl, [lr]
  40a8a2:	e75e      	b.n	40a762 <_malloc_r+0x3da>
  40a8a4:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  40a8a8:	d804      	bhi.n	40a8b4 <_malloc_r+0x52c>
  40a8aa:	0bd1      	lsrs	r1, r2, #15
  40a8ac:	f101 0777 	add.w	r7, r1, #119	; 0x77
  40a8b0:	0078      	lsls	r0, r7, #1
  40a8b2:	e68c      	b.n	40a5ce <_malloc_r+0x246>
  40a8b4:	f240 5054 	movw	r0, #1364	; 0x554
  40a8b8:	4281      	cmp	r1, r0
  40a8ba:	d804      	bhi.n	40a8c6 <_malloc_r+0x53e>
  40a8bc:	0c91      	lsrs	r1, r2, #18
  40a8be:	f101 077c 	add.w	r7, r1, #124	; 0x7c
  40a8c2:	0078      	lsls	r0, r7, #1
  40a8c4:	e683      	b.n	40a5ce <_malloc_r+0x246>
  40a8c6:	20fc      	movs	r0, #252	; 0xfc
  40a8c8:	277e      	movs	r7, #126	; 0x7e
  40a8ca:	e680      	b.n	40a5ce <_malloc_r+0x246>
  40a8cc:	6873      	ldr	r3, [r6, #4]
  40a8ce:	e722      	b.n	40a716 <_malloc_r+0x38e>
  40a8d0:	204009e4 	.word	0x204009e4
  40a8d4:	204009e0 	.word	0x204009e0
  40a8d8:	204009ec 	.word	0x204009ec
  40a8dc:	20400910 	.word	0x20400910

0040a8e0 <memchr>:
  40a8e0:	0783      	lsls	r3, r0, #30
  40a8e2:	b2c9      	uxtb	r1, r1
  40a8e4:	b470      	push	{r4, r5, r6}
  40a8e6:	d03f      	beq.n	40a968 <memchr+0x88>
  40a8e8:	1e54      	subs	r4, r2, #1
  40a8ea:	2a00      	cmp	r2, #0
  40a8ec:	d03e      	beq.n	40a96c <memchr+0x8c>
  40a8ee:	7803      	ldrb	r3, [r0, #0]
  40a8f0:	428b      	cmp	r3, r1
  40a8f2:	bf18      	it	ne
  40a8f4:	1c43      	addne	r3, r0, #1
  40a8f6:	d105      	bne.n	40a904 <memchr+0x24>
  40a8f8:	e01c      	b.n	40a934 <memchr+0x54>
  40a8fa:	b1ec      	cbz	r4, 40a938 <memchr+0x58>
  40a8fc:	7802      	ldrb	r2, [r0, #0]
  40a8fe:	3c01      	subs	r4, #1
  40a900:	428a      	cmp	r2, r1
  40a902:	d017      	beq.n	40a934 <memchr+0x54>
  40a904:	f013 0f03 	tst.w	r3, #3
  40a908:	4618      	mov	r0, r3
  40a90a:	f103 0301 	add.w	r3, r3, #1
  40a90e:	d1f4      	bne.n	40a8fa <memchr+0x1a>
  40a910:	2c03      	cmp	r4, #3
  40a912:	d814      	bhi.n	40a93e <memchr+0x5e>
  40a914:	b184      	cbz	r4, 40a938 <memchr+0x58>
  40a916:	7803      	ldrb	r3, [r0, #0]
  40a918:	428b      	cmp	r3, r1
  40a91a:	d00b      	beq.n	40a934 <memchr+0x54>
  40a91c:	1905      	adds	r5, r0, r4
  40a91e:	1c43      	adds	r3, r0, #1
  40a920:	e002      	b.n	40a928 <memchr+0x48>
  40a922:	7802      	ldrb	r2, [r0, #0]
  40a924:	428a      	cmp	r2, r1
  40a926:	d005      	beq.n	40a934 <memchr+0x54>
  40a928:	42ab      	cmp	r3, r5
  40a92a:	4618      	mov	r0, r3
  40a92c:	f103 0301 	add.w	r3, r3, #1
  40a930:	d1f7      	bne.n	40a922 <memchr+0x42>
  40a932:	2000      	movs	r0, #0
  40a934:	bc70      	pop	{r4, r5, r6}
  40a936:	4770      	bx	lr
  40a938:	4620      	mov	r0, r4
  40a93a:	bc70      	pop	{r4, r5, r6}
  40a93c:	4770      	bx	lr
  40a93e:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  40a942:	4602      	mov	r2, r0
  40a944:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40a948:	4610      	mov	r0, r2
  40a94a:	3204      	adds	r2, #4
  40a94c:	6803      	ldr	r3, [r0, #0]
  40a94e:	4073      	eors	r3, r6
  40a950:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40a954:	ea25 0303 	bic.w	r3, r5, r3
  40a958:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40a95c:	d1da      	bne.n	40a914 <memchr+0x34>
  40a95e:	3c04      	subs	r4, #4
  40a960:	4610      	mov	r0, r2
  40a962:	2c03      	cmp	r4, #3
  40a964:	d8f0      	bhi.n	40a948 <memchr+0x68>
  40a966:	e7d5      	b.n	40a914 <memchr+0x34>
  40a968:	4614      	mov	r4, r2
  40a96a:	e7d1      	b.n	40a910 <memchr+0x30>
  40a96c:	4610      	mov	r0, r2
  40a96e:	e7e1      	b.n	40a934 <memchr+0x54>

0040a970 <memcpy>:
  40a970:	4684      	mov	ip, r0
  40a972:	ea41 0300 	orr.w	r3, r1, r0
  40a976:	f013 0303 	ands.w	r3, r3, #3
  40a97a:	d16d      	bne.n	40aa58 <memcpy+0xe8>
  40a97c:	3a40      	subs	r2, #64	; 0x40
  40a97e:	d341      	bcc.n	40aa04 <memcpy+0x94>
  40a980:	f851 3b04 	ldr.w	r3, [r1], #4
  40a984:	f840 3b04 	str.w	r3, [r0], #4
  40a988:	f851 3b04 	ldr.w	r3, [r1], #4
  40a98c:	f840 3b04 	str.w	r3, [r0], #4
  40a990:	f851 3b04 	ldr.w	r3, [r1], #4
  40a994:	f840 3b04 	str.w	r3, [r0], #4
  40a998:	f851 3b04 	ldr.w	r3, [r1], #4
  40a99c:	f840 3b04 	str.w	r3, [r0], #4
  40a9a0:	f851 3b04 	ldr.w	r3, [r1], #4
  40a9a4:	f840 3b04 	str.w	r3, [r0], #4
  40a9a8:	f851 3b04 	ldr.w	r3, [r1], #4
  40a9ac:	f840 3b04 	str.w	r3, [r0], #4
  40a9b0:	f851 3b04 	ldr.w	r3, [r1], #4
  40a9b4:	f840 3b04 	str.w	r3, [r0], #4
  40a9b8:	f851 3b04 	ldr.w	r3, [r1], #4
  40a9bc:	f840 3b04 	str.w	r3, [r0], #4
  40a9c0:	f851 3b04 	ldr.w	r3, [r1], #4
  40a9c4:	f840 3b04 	str.w	r3, [r0], #4
  40a9c8:	f851 3b04 	ldr.w	r3, [r1], #4
  40a9cc:	f840 3b04 	str.w	r3, [r0], #4
  40a9d0:	f851 3b04 	ldr.w	r3, [r1], #4
  40a9d4:	f840 3b04 	str.w	r3, [r0], #4
  40a9d8:	f851 3b04 	ldr.w	r3, [r1], #4
  40a9dc:	f840 3b04 	str.w	r3, [r0], #4
  40a9e0:	f851 3b04 	ldr.w	r3, [r1], #4
  40a9e4:	f840 3b04 	str.w	r3, [r0], #4
  40a9e8:	f851 3b04 	ldr.w	r3, [r1], #4
  40a9ec:	f840 3b04 	str.w	r3, [r0], #4
  40a9f0:	f851 3b04 	ldr.w	r3, [r1], #4
  40a9f4:	f840 3b04 	str.w	r3, [r0], #4
  40a9f8:	f851 3b04 	ldr.w	r3, [r1], #4
  40a9fc:	f840 3b04 	str.w	r3, [r0], #4
  40aa00:	3a40      	subs	r2, #64	; 0x40
  40aa02:	d2bd      	bcs.n	40a980 <memcpy+0x10>
  40aa04:	3230      	adds	r2, #48	; 0x30
  40aa06:	d311      	bcc.n	40aa2c <memcpy+0xbc>
  40aa08:	f851 3b04 	ldr.w	r3, [r1], #4
  40aa0c:	f840 3b04 	str.w	r3, [r0], #4
  40aa10:	f851 3b04 	ldr.w	r3, [r1], #4
  40aa14:	f840 3b04 	str.w	r3, [r0], #4
  40aa18:	f851 3b04 	ldr.w	r3, [r1], #4
  40aa1c:	f840 3b04 	str.w	r3, [r0], #4
  40aa20:	f851 3b04 	ldr.w	r3, [r1], #4
  40aa24:	f840 3b04 	str.w	r3, [r0], #4
  40aa28:	3a10      	subs	r2, #16
  40aa2a:	d2ed      	bcs.n	40aa08 <memcpy+0x98>
  40aa2c:	320c      	adds	r2, #12
  40aa2e:	d305      	bcc.n	40aa3c <memcpy+0xcc>
  40aa30:	f851 3b04 	ldr.w	r3, [r1], #4
  40aa34:	f840 3b04 	str.w	r3, [r0], #4
  40aa38:	3a04      	subs	r2, #4
  40aa3a:	d2f9      	bcs.n	40aa30 <memcpy+0xc0>
  40aa3c:	3204      	adds	r2, #4
  40aa3e:	d008      	beq.n	40aa52 <memcpy+0xe2>
  40aa40:	07d2      	lsls	r2, r2, #31
  40aa42:	bf1c      	itt	ne
  40aa44:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40aa48:	f800 3b01 	strbne.w	r3, [r0], #1
  40aa4c:	d301      	bcc.n	40aa52 <memcpy+0xe2>
  40aa4e:	880b      	ldrh	r3, [r1, #0]
  40aa50:	8003      	strh	r3, [r0, #0]
  40aa52:	4660      	mov	r0, ip
  40aa54:	4770      	bx	lr
  40aa56:	bf00      	nop
  40aa58:	2a08      	cmp	r2, #8
  40aa5a:	d313      	bcc.n	40aa84 <memcpy+0x114>
  40aa5c:	078b      	lsls	r3, r1, #30
  40aa5e:	d08d      	beq.n	40a97c <memcpy+0xc>
  40aa60:	f010 0303 	ands.w	r3, r0, #3
  40aa64:	d08a      	beq.n	40a97c <memcpy+0xc>
  40aa66:	f1c3 0304 	rsb	r3, r3, #4
  40aa6a:	1ad2      	subs	r2, r2, r3
  40aa6c:	07db      	lsls	r3, r3, #31
  40aa6e:	bf1c      	itt	ne
  40aa70:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40aa74:	f800 3b01 	strbne.w	r3, [r0], #1
  40aa78:	d380      	bcc.n	40a97c <memcpy+0xc>
  40aa7a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40aa7e:	f820 3b02 	strh.w	r3, [r0], #2
  40aa82:	e77b      	b.n	40a97c <memcpy+0xc>
  40aa84:	3a04      	subs	r2, #4
  40aa86:	d3d9      	bcc.n	40aa3c <memcpy+0xcc>
  40aa88:	3a01      	subs	r2, #1
  40aa8a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40aa8e:	f800 3b01 	strb.w	r3, [r0], #1
  40aa92:	d2f9      	bcs.n	40aa88 <memcpy+0x118>
  40aa94:	780b      	ldrb	r3, [r1, #0]
  40aa96:	7003      	strb	r3, [r0, #0]
  40aa98:	784b      	ldrb	r3, [r1, #1]
  40aa9a:	7043      	strb	r3, [r0, #1]
  40aa9c:	788b      	ldrb	r3, [r1, #2]
  40aa9e:	7083      	strb	r3, [r0, #2]
  40aaa0:	4660      	mov	r0, ip
  40aaa2:	4770      	bx	lr

0040aaa4 <memmove>:
  40aaa4:	4288      	cmp	r0, r1
  40aaa6:	b5f0      	push	{r4, r5, r6, r7, lr}
  40aaa8:	d90d      	bls.n	40aac6 <memmove+0x22>
  40aaaa:	188b      	adds	r3, r1, r2
  40aaac:	4298      	cmp	r0, r3
  40aaae:	d20a      	bcs.n	40aac6 <memmove+0x22>
  40aab0:	1881      	adds	r1, r0, r2
  40aab2:	2a00      	cmp	r2, #0
  40aab4:	d053      	beq.n	40ab5e <memmove+0xba>
  40aab6:	1a9a      	subs	r2, r3, r2
  40aab8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40aabc:	4293      	cmp	r3, r2
  40aabe:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40aac2:	d1f9      	bne.n	40aab8 <memmove+0x14>
  40aac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40aac6:	2a0f      	cmp	r2, #15
  40aac8:	d947      	bls.n	40ab5a <memmove+0xb6>
  40aaca:	ea40 0301 	orr.w	r3, r0, r1
  40aace:	079b      	lsls	r3, r3, #30
  40aad0:	d146      	bne.n	40ab60 <memmove+0xbc>
  40aad2:	f100 0410 	add.w	r4, r0, #16
  40aad6:	f101 0310 	add.w	r3, r1, #16
  40aada:	4615      	mov	r5, r2
  40aadc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40aae0:	3d10      	subs	r5, #16
  40aae2:	3310      	adds	r3, #16
  40aae4:	3410      	adds	r4, #16
  40aae6:	f844 6c20 	str.w	r6, [r4, #-32]
  40aaea:	2d0f      	cmp	r5, #15
  40aaec:	f853 6c1c 	ldr.w	r6, [r3, #-28]
  40aaf0:	f844 6c1c 	str.w	r6, [r4, #-28]
  40aaf4:	f853 6c18 	ldr.w	r6, [r3, #-24]
  40aaf8:	f844 6c18 	str.w	r6, [r4, #-24]
  40aafc:	f853 6c14 	ldr.w	r6, [r3, #-20]
  40ab00:	f844 6c14 	str.w	r6, [r4, #-20]
  40ab04:	d8ea      	bhi.n	40aadc <memmove+0x38>
  40ab06:	f1a2 0310 	sub.w	r3, r2, #16
  40ab0a:	f002 0e0f 	and.w	lr, r2, #15
  40ab0e:	f023 030f 	bic.w	r3, r3, #15
  40ab12:	f1be 0f03 	cmp.w	lr, #3
  40ab16:	f103 0310 	add.w	r3, r3, #16
  40ab1a:	4419      	add	r1, r3
  40ab1c:	4403      	add	r3, r0
  40ab1e:	d921      	bls.n	40ab64 <memmove+0xc0>
  40ab20:	1f1e      	subs	r6, r3, #4
  40ab22:	460d      	mov	r5, r1
  40ab24:	4674      	mov	r4, lr
  40ab26:	3c04      	subs	r4, #4
  40ab28:	f855 7b04 	ldr.w	r7, [r5], #4
  40ab2c:	2c03      	cmp	r4, #3
  40ab2e:	f846 7f04 	str.w	r7, [r6, #4]!
  40ab32:	d8f8      	bhi.n	40ab26 <memmove+0x82>
  40ab34:	f1ae 0404 	sub.w	r4, lr, #4
  40ab38:	f002 0203 	and.w	r2, r2, #3
  40ab3c:	f024 0403 	bic.w	r4, r4, #3
  40ab40:	3404      	adds	r4, #4
  40ab42:	4423      	add	r3, r4
  40ab44:	4421      	add	r1, r4
  40ab46:	b152      	cbz	r2, 40ab5e <memmove+0xba>
  40ab48:	3b01      	subs	r3, #1
  40ab4a:	440a      	add	r2, r1
  40ab4c:	f811 4b01 	ldrb.w	r4, [r1], #1
  40ab50:	4291      	cmp	r1, r2
  40ab52:	f803 4f01 	strb.w	r4, [r3, #1]!
  40ab56:	d1f9      	bne.n	40ab4c <memmove+0xa8>
  40ab58:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ab5a:	4603      	mov	r3, r0
  40ab5c:	e7f3      	b.n	40ab46 <memmove+0xa2>
  40ab5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ab60:	4603      	mov	r3, r0
  40ab62:	e7f1      	b.n	40ab48 <memmove+0xa4>
  40ab64:	4672      	mov	r2, lr
  40ab66:	e7ee      	b.n	40ab46 <memmove+0xa2>

0040ab68 <__malloc_lock>:
  40ab68:	4770      	bx	lr
  40ab6a:	bf00      	nop

0040ab6c <__malloc_unlock>:
  40ab6c:	4770      	bx	lr
  40ab6e:	bf00      	nop

0040ab70 <_Balloc>:
  40ab70:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  40ab72:	b538      	push	{r3, r4, r5, lr}
  40ab74:	4605      	mov	r5, r0
  40ab76:	460c      	mov	r4, r1
  40ab78:	b152      	cbz	r2, 40ab90 <_Balloc+0x20>
  40ab7a:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
  40ab7e:	b18b      	cbz	r3, 40aba4 <_Balloc+0x34>
  40ab80:	6819      	ldr	r1, [r3, #0]
  40ab82:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  40ab86:	2200      	movs	r2, #0
  40ab88:	4618      	mov	r0, r3
  40ab8a:	611a      	str	r2, [r3, #16]
  40ab8c:	60da      	str	r2, [r3, #12]
  40ab8e:	bd38      	pop	{r3, r4, r5, pc}
  40ab90:	2221      	movs	r2, #33	; 0x21
  40ab92:	2104      	movs	r1, #4
  40ab94:	f000 fe58 	bl	40b848 <_calloc_r>
  40ab98:	64e8      	str	r0, [r5, #76]	; 0x4c
  40ab9a:	4602      	mov	r2, r0
  40ab9c:	2800      	cmp	r0, #0
  40ab9e:	d1ec      	bne.n	40ab7a <_Balloc+0xa>
  40aba0:	2000      	movs	r0, #0
  40aba2:	bd38      	pop	{r3, r4, r5, pc}
  40aba4:	2101      	movs	r1, #1
  40aba6:	4628      	mov	r0, r5
  40aba8:	fa01 f504 	lsl.w	r5, r1, r4
  40abac:	1d6a      	adds	r2, r5, #5
  40abae:	0092      	lsls	r2, r2, #2
  40abb0:	f000 fe4a 	bl	40b848 <_calloc_r>
  40abb4:	4603      	mov	r3, r0
  40abb6:	2800      	cmp	r0, #0
  40abb8:	d0f2      	beq.n	40aba0 <_Balloc+0x30>
  40abba:	6044      	str	r4, [r0, #4]
  40abbc:	6085      	str	r5, [r0, #8]
  40abbe:	e7e2      	b.n	40ab86 <_Balloc+0x16>

0040abc0 <_Bfree>:
  40abc0:	b131      	cbz	r1, 40abd0 <_Bfree+0x10>
  40abc2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40abc4:	684a      	ldr	r2, [r1, #4]
  40abc6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40abca:	6008      	str	r0, [r1, #0]
  40abcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40abd0:	4770      	bx	lr
  40abd2:	bf00      	nop

0040abd4 <__multadd>:
  40abd4:	b5f0      	push	{r4, r5, r6, r7, lr}
  40abd6:	460c      	mov	r4, r1
  40abd8:	b083      	sub	sp, #12
  40abda:	4605      	mov	r5, r0
  40abdc:	690e      	ldr	r6, [r1, #16]
  40abde:	f101 0e14 	add.w	lr, r1, #20
  40abe2:	2700      	movs	r7, #0
  40abe4:	f8de 1000 	ldr.w	r1, [lr]
  40abe8:	3701      	adds	r7, #1
  40abea:	b288      	uxth	r0, r1
  40abec:	42be      	cmp	r6, r7
  40abee:	ea4f 4111 	mov.w	r1, r1, lsr #16
  40abf2:	fb02 3300 	mla	r3, r2, r0, r3
  40abf6:	fb02 f101 	mul.w	r1, r2, r1
  40abfa:	b298      	uxth	r0, r3
  40abfc:	eb01 4313 	add.w	r3, r1, r3, lsr #16
  40ac00:	eb00 4103 	add.w	r1, r0, r3, lsl #16
  40ac04:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40ac08:	f84e 1b04 	str.w	r1, [lr], #4
  40ac0c:	dcea      	bgt.n	40abe4 <__multadd+0x10>
  40ac0e:	b13b      	cbz	r3, 40ac20 <__multadd+0x4c>
  40ac10:	68a2      	ldr	r2, [r4, #8]
  40ac12:	4296      	cmp	r6, r2
  40ac14:	da07      	bge.n	40ac26 <__multadd+0x52>
  40ac16:	eb04 0286 	add.w	r2, r4, r6, lsl #2
  40ac1a:	3601      	adds	r6, #1
  40ac1c:	6153      	str	r3, [r2, #20]
  40ac1e:	6126      	str	r6, [r4, #16]
  40ac20:	4620      	mov	r0, r4
  40ac22:	b003      	add	sp, #12
  40ac24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ac26:	6861      	ldr	r1, [r4, #4]
  40ac28:	4628      	mov	r0, r5
  40ac2a:	9301      	str	r3, [sp, #4]
  40ac2c:	3101      	adds	r1, #1
  40ac2e:	f7ff ff9f 	bl	40ab70 <_Balloc>
  40ac32:	6922      	ldr	r2, [r4, #16]
  40ac34:	f104 010c 	add.w	r1, r4, #12
  40ac38:	4607      	mov	r7, r0
  40ac3a:	3202      	adds	r2, #2
  40ac3c:	300c      	adds	r0, #12
  40ac3e:	0092      	lsls	r2, r2, #2
  40ac40:	f7ff fe96 	bl	40a970 <memcpy>
  40ac44:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  40ac46:	6861      	ldr	r1, [r4, #4]
  40ac48:	9b01      	ldr	r3, [sp, #4]
  40ac4a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40ac4e:	6020      	str	r0, [r4, #0]
  40ac50:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  40ac54:	463c      	mov	r4, r7
  40ac56:	e7de      	b.n	40ac16 <__multadd+0x42>

0040ac58 <__hi0bits>:
  40ac58:	4b0f      	ldr	r3, [pc, #60]	; (40ac98 <__hi0bits+0x40>)
  40ac5a:	4003      	ands	r3, r0
  40ac5c:	b9b3      	cbnz	r3, 40ac8c <__hi0bits+0x34>
  40ac5e:	0400      	lsls	r0, r0, #16
  40ac60:	2310      	movs	r3, #16
  40ac62:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40ac66:	d101      	bne.n	40ac6c <__hi0bits+0x14>
  40ac68:	3308      	adds	r3, #8
  40ac6a:	0200      	lsls	r0, r0, #8
  40ac6c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40ac70:	d101      	bne.n	40ac76 <__hi0bits+0x1e>
  40ac72:	3304      	adds	r3, #4
  40ac74:	0100      	lsls	r0, r0, #4
  40ac76:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40ac7a:	d101      	bne.n	40ac80 <__hi0bits+0x28>
  40ac7c:	3302      	adds	r3, #2
  40ac7e:	0080      	lsls	r0, r0, #2
  40ac80:	2800      	cmp	r0, #0
  40ac82:	db07      	blt.n	40ac94 <__hi0bits+0x3c>
  40ac84:	0042      	lsls	r2, r0, #1
  40ac86:	d403      	bmi.n	40ac90 <__hi0bits+0x38>
  40ac88:	2020      	movs	r0, #32
  40ac8a:	4770      	bx	lr
  40ac8c:	2300      	movs	r3, #0
  40ac8e:	e7e8      	b.n	40ac62 <__hi0bits+0xa>
  40ac90:	1c58      	adds	r0, r3, #1
  40ac92:	4770      	bx	lr
  40ac94:	4618      	mov	r0, r3
  40ac96:	4770      	bx	lr
  40ac98:	ffff0000 	.word	0xffff0000

0040ac9c <__lo0bits>:
  40ac9c:	6803      	ldr	r3, [r0, #0]
  40ac9e:	f013 0207 	ands.w	r2, r3, #7
  40aca2:	d008      	beq.n	40acb6 <__lo0bits+0x1a>
  40aca4:	07d9      	lsls	r1, r3, #31
  40aca6:	d422      	bmi.n	40acee <__lo0bits+0x52>
  40aca8:	079a      	lsls	r2, r3, #30
  40acaa:	d423      	bmi.n	40acf4 <__lo0bits+0x58>
  40acac:	089b      	lsrs	r3, r3, #2
  40acae:	2202      	movs	r2, #2
  40acb0:	6003      	str	r3, [r0, #0]
  40acb2:	4610      	mov	r0, r2
  40acb4:	4770      	bx	lr
  40acb6:	b299      	uxth	r1, r3
  40acb8:	b909      	cbnz	r1, 40acbe <__lo0bits+0x22>
  40acba:	0c1b      	lsrs	r3, r3, #16
  40acbc:	2210      	movs	r2, #16
  40acbe:	f013 0fff 	tst.w	r3, #255	; 0xff
  40acc2:	d101      	bne.n	40acc8 <__lo0bits+0x2c>
  40acc4:	3208      	adds	r2, #8
  40acc6:	0a1b      	lsrs	r3, r3, #8
  40acc8:	0719      	lsls	r1, r3, #28
  40acca:	d101      	bne.n	40acd0 <__lo0bits+0x34>
  40accc:	3204      	adds	r2, #4
  40acce:	091b      	lsrs	r3, r3, #4
  40acd0:	0799      	lsls	r1, r3, #30
  40acd2:	d101      	bne.n	40acd8 <__lo0bits+0x3c>
  40acd4:	3202      	adds	r2, #2
  40acd6:	089b      	lsrs	r3, r3, #2
  40acd8:	07d9      	lsls	r1, r3, #31
  40acda:	d405      	bmi.n	40ace8 <__lo0bits+0x4c>
  40acdc:	085b      	lsrs	r3, r3, #1
  40acde:	d102      	bne.n	40ace6 <__lo0bits+0x4a>
  40ace0:	2220      	movs	r2, #32
  40ace2:	4610      	mov	r0, r2
  40ace4:	4770      	bx	lr
  40ace6:	3201      	adds	r2, #1
  40ace8:	6003      	str	r3, [r0, #0]
  40acea:	4610      	mov	r0, r2
  40acec:	4770      	bx	lr
  40acee:	2200      	movs	r2, #0
  40acf0:	4610      	mov	r0, r2
  40acf2:	4770      	bx	lr
  40acf4:	085b      	lsrs	r3, r3, #1
  40acf6:	2201      	movs	r2, #1
  40acf8:	6003      	str	r3, [r0, #0]
  40acfa:	4610      	mov	r0, r2
  40acfc:	4770      	bx	lr
  40acfe:	bf00      	nop

0040ad00 <__i2b>:
  40ad00:	b510      	push	{r4, lr}
  40ad02:	460c      	mov	r4, r1
  40ad04:	2101      	movs	r1, #1
  40ad06:	f7ff ff33 	bl	40ab70 <_Balloc>
  40ad0a:	2201      	movs	r2, #1
  40ad0c:	6144      	str	r4, [r0, #20]
  40ad0e:	6102      	str	r2, [r0, #16]
  40ad10:	bd10      	pop	{r4, pc}
  40ad12:	bf00      	nop

0040ad14 <__multiply>:
  40ad14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ad18:	690e      	ldr	r6, [r1, #16]
  40ad1a:	b085      	sub	sp, #20
  40ad1c:	6915      	ldr	r5, [r2, #16]
  40ad1e:	460c      	mov	r4, r1
  40ad20:	4691      	mov	r9, r2
  40ad22:	42ae      	cmp	r6, r5
  40ad24:	f2c0 8094 	blt.w	40ae50 <__multiply+0x13c>
  40ad28:	462b      	mov	r3, r5
  40ad2a:	4635      	mov	r5, r6
  40ad2c:	461e      	mov	r6, r3
  40ad2e:	eb05 0806 	add.w	r8, r5, r6
  40ad32:	68a3      	ldr	r3, [r4, #8]
  40ad34:	6861      	ldr	r1, [r4, #4]
  40ad36:	4598      	cmp	r8, r3
  40ad38:	dd00      	ble.n	40ad3c <__multiply+0x28>
  40ad3a:	3101      	adds	r1, #1
  40ad3c:	f7ff ff18 	bl	40ab70 <_Balloc>
  40ad40:	f100 0a14 	add.w	sl, r0, #20
  40ad44:	9001      	str	r0, [sp, #4]
  40ad46:	eb0a 0b88 	add.w	fp, sl, r8, lsl #2
  40ad4a:	45da      	cmp	sl, fp
  40ad4c:	d205      	bcs.n	40ad5a <__multiply+0x46>
  40ad4e:	4653      	mov	r3, sl
  40ad50:	2100      	movs	r1, #0
  40ad52:	f843 1b04 	str.w	r1, [r3], #4
  40ad56:	459b      	cmp	fp, r3
  40ad58:	d8fb      	bhi.n	40ad52 <__multiply+0x3e>
  40ad5a:	f109 0914 	add.w	r9, r9, #20
  40ad5e:	f104 0314 	add.w	r3, r4, #20
  40ad62:	eb09 0286 	add.w	r2, r9, r6, lsl #2
  40ad66:	eb03 0c85 	add.w	ip, r3, r5, lsl #2
  40ad6a:	4591      	cmp	r9, r2
  40ad6c:	d25b      	bcs.n	40ae26 <__multiply+0x112>
  40ad6e:	f8cd b008 	str.w	fp, [sp, #8]
  40ad72:	4693      	mov	fp, r2
  40ad74:	f8cd 800c 	str.w	r8, [sp, #12]
  40ad78:	4698      	mov	r8, r3
  40ad7a:	f859 6b04 	ldr.w	r6, [r9], #4
  40ad7e:	fa1f fe86 	uxth.w	lr, r6
  40ad82:	f1be 0f00 	cmp.w	lr, #0
  40ad86:	d021      	beq.n	40adcc <__multiply+0xb8>
  40ad88:	4647      	mov	r7, r8
  40ad8a:	4656      	mov	r6, sl
  40ad8c:	2100      	movs	r1, #0
  40ad8e:	e000      	b.n	40ad92 <__multiply+0x7e>
  40ad90:	4626      	mov	r6, r4
  40ad92:	f857 2b04 	ldr.w	r2, [r7], #4
  40ad96:	4634      	mov	r4, r6
  40ad98:	6835      	ldr	r5, [r6, #0]
  40ad9a:	b290      	uxth	r0, r2
  40ad9c:	45bc      	cmp	ip, r7
  40ad9e:	b2ab      	uxth	r3, r5
  40ada0:	ea4f 4212 	mov.w	r2, r2, lsr #16
  40ada4:	fb0e 3000 	mla	r0, lr, r0, r3
  40ada8:	ea4f 4315 	mov.w	r3, r5, lsr #16
  40adac:	4401      	add	r1, r0
  40adae:	fb0e 3302 	mla	r3, lr, r2, r3
  40adb2:	b28a      	uxth	r2, r1
  40adb4:	eb03 4111 	add.w	r1, r3, r1, lsr #16
  40adb8:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  40adbc:	ea4f 4111 	mov.w	r1, r1, lsr #16
  40adc0:	f844 3b04 	str.w	r3, [r4], #4
  40adc4:	d8e4      	bhi.n	40ad90 <__multiply+0x7c>
  40adc6:	6071      	str	r1, [r6, #4]
  40adc8:	f859 6c04 	ldr.w	r6, [r9, #-4]
  40adcc:	0c36      	lsrs	r6, r6, #16
  40adce:	d022      	beq.n	40ae16 <__multiply+0x102>
  40add0:	f8da 3000 	ldr.w	r3, [sl]
  40add4:	2700      	movs	r7, #0
  40add6:	4655      	mov	r5, sl
  40add8:	4640      	mov	r0, r8
  40adda:	461a      	mov	r2, r3
  40addc:	46be      	mov	lr, r7
  40adde:	e000      	b.n	40ade2 <__multiply+0xce>
  40ade0:	4625      	mov	r5, r4
  40ade2:	8807      	ldrh	r7, [r0, #0]
  40ade4:	0c12      	lsrs	r2, r2, #16
  40ade6:	b299      	uxth	r1, r3
  40ade8:	462c      	mov	r4, r5
  40adea:	fb06 2207 	mla	r2, r6, r7, r2
  40adee:	eb02 070e 	add.w	r7, r2, lr
  40adf2:	ea41 4307 	orr.w	r3, r1, r7, lsl #16
  40adf6:	f844 3b04 	str.w	r3, [r4], #4
  40adfa:	f850 1b04 	ldr.w	r1, [r0], #4
  40adfe:	686a      	ldr	r2, [r5, #4]
  40ae00:	0c09      	lsrs	r1, r1, #16
  40ae02:	4584      	cmp	ip, r0
  40ae04:	b293      	uxth	r3, r2
  40ae06:	fb06 3101 	mla	r1, r6, r1, r3
  40ae0a:	eb01 4317 	add.w	r3, r1, r7, lsr #16
  40ae0e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  40ae12:	d8e5      	bhi.n	40ade0 <__multiply+0xcc>
  40ae14:	606b      	str	r3, [r5, #4]
  40ae16:	45cb      	cmp	fp, r9
  40ae18:	f10a 0a04 	add.w	sl, sl, #4
  40ae1c:	d8ad      	bhi.n	40ad7a <__multiply+0x66>
  40ae1e:	f8dd b008 	ldr.w	fp, [sp, #8]
  40ae22:	f8dd 800c 	ldr.w	r8, [sp, #12]
  40ae26:	f1b8 0f00 	cmp.w	r8, #0
  40ae2a:	dd0b      	ble.n	40ae44 <__multiply+0x130>
  40ae2c:	f85b 3c04 	ldr.w	r3, [fp, #-4]
  40ae30:	f1ab 0b04 	sub.w	fp, fp, #4
  40ae34:	b11b      	cbz	r3, 40ae3e <__multiply+0x12a>
  40ae36:	e005      	b.n	40ae44 <__multiply+0x130>
  40ae38:	f85b 3d04 	ldr.w	r3, [fp, #-4]!
  40ae3c:	b913      	cbnz	r3, 40ae44 <__multiply+0x130>
  40ae3e:	f1b8 0801 	subs.w	r8, r8, #1
  40ae42:	d1f9      	bne.n	40ae38 <__multiply+0x124>
  40ae44:	9801      	ldr	r0, [sp, #4]
  40ae46:	f8c0 8010 	str.w	r8, [r0, #16]
  40ae4a:	b005      	add	sp, #20
  40ae4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ae50:	4614      	mov	r4, r2
  40ae52:	4689      	mov	r9, r1
  40ae54:	e76b      	b.n	40ad2e <__multiply+0x1a>
  40ae56:	bf00      	nop

0040ae58 <__pow5mult>:
  40ae58:	f012 0303 	ands.w	r3, r2, #3
  40ae5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ae60:	4614      	mov	r4, r2
  40ae62:	4607      	mov	r7, r0
  40ae64:	460e      	mov	r6, r1
  40ae66:	d12d      	bne.n	40aec4 <__pow5mult+0x6c>
  40ae68:	10a4      	asrs	r4, r4, #2
  40ae6a:	d01c      	beq.n	40aea6 <__pow5mult+0x4e>
  40ae6c:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40ae6e:	b395      	cbz	r5, 40aed6 <__pow5mult+0x7e>
  40ae70:	07e3      	lsls	r3, r4, #31
  40ae72:	f04f 0800 	mov.w	r8, #0
  40ae76:	d406      	bmi.n	40ae86 <__pow5mult+0x2e>
  40ae78:	1064      	asrs	r4, r4, #1
  40ae7a:	d014      	beq.n	40aea6 <__pow5mult+0x4e>
  40ae7c:	6828      	ldr	r0, [r5, #0]
  40ae7e:	b1a8      	cbz	r0, 40aeac <__pow5mult+0x54>
  40ae80:	4605      	mov	r5, r0
  40ae82:	07e3      	lsls	r3, r4, #31
  40ae84:	d5f8      	bpl.n	40ae78 <__pow5mult+0x20>
  40ae86:	4638      	mov	r0, r7
  40ae88:	4631      	mov	r1, r6
  40ae8a:	462a      	mov	r2, r5
  40ae8c:	f7ff ff42 	bl	40ad14 <__multiply>
  40ae90:	b1b6      	cbz	r6, 40aec0 <__pow5mult+0x68>
  40ae92:	6872      	ldr	r2, [r6, #4]
  40ae94:	1064      	asrs	r4, r4, #1
  40ae96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40ae98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40ae9c:	6031      	str	r1, [r6, #0]
  40ae9e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40aea2:	4606      	mov	r6, r0
  40aea4:	d1ea      	bne.n	40ae7c <__pow5mult+0x24>
  40aea6:	4630      	mov	r0, r6
  40aea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40aeac:	4629      	mov	r1, r5
  40aeae:	462a      	mov	r2, r5
  40aeb0:	4638      	mov	r0, r7
  40aeb2:	f7ff ff2f 	bl	40ad14 <__multiply>
  40aeb6:	6028      	str	r0, [r5, #0]
  40aeb8:	f8c0 8000 	str.w	r8, [r0]
  40aebc:	4605      	mov	r5, r0
  40aebe:	e7e0      	b.n	40ae82 <__pow5mult+0x2a>
  40aec0:	4606      	mov	r6, r0
  40aec2:	e7d9      	b.n	40ae78 <__pow5mult+0x20>
  40aec4:	1e5a      	subs	r2, r3, #1
  40aec6:	4d0b      	ldr	r5, [pc, #44]	; (40aef4 <__pow5mult+0x9c>)
  40aec8:	2300      	movs	r3, #0
  40aeca:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40aece:	f7ff fe81 	bl	40abd4 <__multadd>
  40aed2:	4606      	mov	r6, r0
  40aed4:	e7c8      	b.n	40ae68 <__pow5mult+0x10>
  40aed6:	2101      	movs	r1, #1
  40aed8:	4638      	mov	r0, r7
  40aeda:	f7ff fe49 	bl	40ab70 <_Balloc>
  40aede:	f240 2171 	movw	r1, #625	; 0x271
  40aee2:	2201      	movs	r2, #1
  40aee4:	2300      	movs	r3, #0
  40aee6:	6141      	str	r1, [r0, #20]
  40aee8:	4605      	mov	r5, r0
  40aeea:	6102      	str	r2, [r0, #16]
  40aeec:	64b8      	str	r0, [r7, #72]	; 0x48
  40aeee:	6003      	str	r3, [r0, #0]
  40aef0:	e7be      	b.n	40ae70 <__pow5mult+0x18>
  40aef2:	bf00      	nop
  40aef4:	0040d4b8 	.word	0x0040d4b8

0040aef8 <__lshift>:
  40aef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40aefc:	690e      	ldr	r6, [r1, #16]
  40aefe:	ea4f 1962 	mov.w	r9, r2, asr #5
  40af02:	688b      	ldr	r3, [r1, #8]
  40af04:	460d      	mov	r5, r1
  40af06:	444e      	add	r6, r9
  40af08:	4690      	mov	r8, r2
  40af0a:	4607      	mov	r7, r0
  40af0c:	6849      	ldr	r1, [r1, #4]
  40af0e:	1c74      	adds	r4, r6, #1
  40af10:	429c      	cmp	r4, r3
  40af12:	dd03      	ble.n	40af1c <__lshift+0x24>
  40af14:	005b      	lsls	r3, r3, #1
  40af16:	3101      	adds	r1, #1
  40af18:	429c      	cmp	r4, r3
  40af1a:	dcfb      	bgt.n	40af14 <__lshift+0x1c>
  40af1c:	4638      	mov	r0, r7
  40af1e:	f7ff fe27 	bl	40ab70 <_Balloc>
  40af22:	f1b9 0f00 	cmp.w	r9, #0
  40af26:	4684      	mov	ip, r0
  40af28:	f100 0114 	add.w	r1, r0, #20
  40af2c:	dd09      	ble.n	40af42 <__lshift+0x4a>
  40af2e:	2300      	movs	r3, #0
  40af30:	460a      	mov	r2, r1
  40af32:	4618      	mov	r0, r3
  40af34:	3301      	adds	r3, #1
  40af36:	f842 0b04 	str.w	r0, [r2], #4
  40af3a:	454b      	cmp	r3, r9
  40af3c:	d1fa      	bne.n	40af34 <__lshift+0x3c>
  40af3e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  40af42:	692a      	ldr	r2, [r5, #16]
  40af44:	f105 0314 	add.w	r3, r5, #20
  40af48:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  40af4c:	f018 021f 	ands.w	r2, r8, #31
  40af50:	d023      	beq.n	40af9a <__lshift+0xa2>
  40af52:	f1c2 0920 	rsb	r9, r2, #32
  40af56:	f04f 0a00 	mov.w	sl, #0
  40af5a:	6818      	ldr	r0, [r3, #0]
  40af5c:	4688      	mov	r8, r1
  40af5e:	4090      	lsls	r0, r2
  40af60:	ea4a 0000 	orr.w	r0, sl, r0
  40af64:	f841 0b04 	str.w	r0, [r1], #4
  40af68:	f853 0b04 	ldr.w	r0, [r3], #4
  40af6c:	459e      	cmp	lr, r3
  40af6e:	fa20 fa09 	lsr.w	sl, r0, r9
  40af72:	d8f2      	bhi.n	40af5a <__lshift+0x62>
  40af74:	f8c8 a004 	str.w	sl, [r8, #4]
  40af78:	f1ba 0f00 	cmp.w	sl, #0
  40af7c:	d000      	beq.n	40af80 <__lshift+0x88>
  40af7e:	1cb4      	adds	r4, r6, #2
  40af80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40af82:	3c01      	subs	r4, #1
  40af84:	686a      	ldr	r2, [r5, #4]
  40af86:	4660      	mov	r0, ip
  40af88:	f8cc 4010 	str.w	r4, [ip, #16]
  40af8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40af90:	6029      	str	r1, [r5, #0]
  40af92:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40af96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40af9a:	3904      	subs	r1, #4
  40af9c:	f853 2b04 	ldr.w	r2, [r3], #4
  40afa0:	459e      	cmp	lr, r3
  40afa2:	f841 2f04 	str.w	r2, [r1, #4]!
  40afa6:	d8f9      	bhi.n	40af9c <__lshift+0xa4>
  40afa8:	e7ea      	b.n	40af80 <__lshift+0x88>
  40afaa:	bf00      	nop

0040afac <__mcmp>:
  40afac:	6902      	ldr	r2, [r0, #16]
  40afae:	690b      	ldr	r3, [r1, #16]
  40afb0:	1ad2      	subs	r2, r2, r3
  40afb2:	d113      	bne.n	40afdc <__mcmp+0x30>
  40afb4:	009a      	lsls	r2, r3, #2
  40afb6:	3014      	adds	r0, #20
  40afb8:	3114      	adds	r1, #20
  40afba:	1883      	adds	r3, r0, r2
  40afbc:	4411      	add	r1, r2
  40afbe:	b410      	push	{r4}
  40afc0:	e001      	b.n	40afc6 <__mcmp+0x1a>
  40afc2:	4298      	cmp	r0, r3
  40afc4:	d20c      	bcs.n	40afe0 <__mcmp+0x34>
  40afc6:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40afca:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40afce:	4294      	cmp	r4, r2
  40afd0:	d0f7      	beq.n	40afc2 <__mcmp+0x16>
  40afd2:	d309      	bcc.n	40afe8 <__mcmp+0x3c>
  40afd4:	2001      	movs	r0, #1
  40afd6:	f85d 4b04 	ldr.w	r4, [sp], #4
  40afda:	4770      	bx	lr
  40afdc:	4610      	mov	r0, r2
  40afde:	4770      	bx	lr
  40afe0:	2000      	movs	r0, #0
  40afe2:	f85d 4b04 	ldr.w	r4, [sp], #4
  40afe6:	4770      	bx	lr
  40afe8:	f04f 30ff 	mov.w	r0, #4294967295
  40afec:	f85d 4b04 	ldr.w	r4, [sp], #4
  40aff0:	4770      	bx	lr
  40aff2:	bf00      	nop

0040aff4 <__mdiff>:
  40aff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40aff8:	460c      	mov	r4, r1
  40affa:	4605      	mov	r5, r0
  40affc:	4611      	mov	r1, r2
  40affe:	4617      	mov	r7, r2
  40b000:	4620      	mov	r0, r4
  40b002:	f7ff ffd3 	bl	40afac <__mcmp>
  40b006:	1e06      	subs	r6, r0, #0
  40b008:	d05c      	beq.n	40b0c4 <__mdiff+0xd0>
  40b00a:	db55      	blt.n	40b0b8 <__mdiff+0xc4>
  40b00c:	f04f 0800 	mov.w	r8, #0
  40b010:	6861      	ldr	r1, [r4, #4]
  40b012:	4628      	mov	r0, r5
  40b014:	f7ff fdac 	bl	40ab70 <_Balloc>
  40b018:	f107 0514 	add.w	r5, r7, #20
  40b01c:	693b      	ldr	r3, [r7, #16]
  40b01e:	f104 0114 	add.w	r1, r4, #20
  40b022:	6926      	ldr	r6, [r4, #16]
  40b024:	4684      	mov	ip, r0
  40b026:	eb05 0e83 	add.w	lr, r5, r3, lsl #2
  40b02a:	f100 0414 	add.w	r4, r0, #20
  40b02e:	eb01 0786 	add.w	r7, r1, r6, lsl #2
  40b032:	2300      	movs	r3, #0
  40b034:	f8c0 800c 	str.w	r8, [r0, #12]
  40b038:	f851 9b04 	ldr.w	r9, [r1], #4
  40b03c:	f855 2b04 	ldr.w	r2, [r5], #4
  40b040:	fa13 f889 	uxtah	r8, r3, r9
  40b044:	4608      	mov	r0, r1
  40b046:	b293      	uxth	r3, r2
  40b048:	45ae      	cmp	lr, r5
  40b04a:	ea4f 4212 	mov.w	r2, r2, lsr #16
  40b04e:	ebc3 0308 	rsb	r3, r3, r8
  40b052:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
  40b056:	fa1f f883 	uxth.w	r8, r3
  40b05a:	eb02 4323 	add.w	r3, r2, r3, asr #16
  40b05e:	ea48 4203 	orr.w	r2, r8, r3, lsl #16
  40b062:	ea4f 4323 	mov.w	r3, r3, asr #16
  40b066:	f844 2b04 	str.w	r2, [r4], #4
  40b06a:	d8e5      	bhi.n	40b038 <__mdiff+0x44>
  40b06c:	428f      	cmp	r7, r1
  40b06e:	4625      	mov	r5, r4
  40b070:	d916      	bls.n	40b0a0 <__mdiff+0xac>
  40b072:	f850 2b04 	ldr.w	r2, [r0], #4
  40b076:	fa13 f382 	uxtah	r3, r3, r2
  40b07a:	0c12      	lsrs	r2, r2, #16
  40b07c:	4287      	cmp	r7, r0
  40b07e:	fa1f fe83 	uxth.w	lr, r3
  40b082:	eb02 4323 	add.w	r3, r2, r3, asr #16
  40b086:	ea4e 4203 	orr.w	r2, lr, r3, lsl #16
  40b08a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40b08e:	f844 2b04 	str.w	r2, [r4], #4
  40b092:	d8ee      	bhi.n	40b072 <__mdiff+0x7e>
  40b094:	43c9      	mvns	r1, r1
  40b096:	4439      	add	r1, r7
  40b098:	f021 0403 	bic.w	r4, r1, #3
  40b09c:	3404      	adds	r4, #4
  40b09e:	442c      	add	r4, r5
  40b0a0:	3c04      	subs	r4, #4
  40b0a2:	b922      	cbnz	r2, 40b0ae <__mdiff+0xba>
  40b0a4:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40b0a8:	3e01      	subs	r6, #1
  40b0aa:	2b00      	cmp	r3, #0
  40b0ac:	d0fa      	beq.n	40b0a4 <__mdiff+0xb0>
  40b0ae:	4660      	mov	r0, ip
  40b0b0:	f8cc 6010 	str.w	r6, [ip, #16]
  40b0b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40b0b8:	4623      	mov	r3, r4
  40b0ba:	f04f 0801 	mov.w	r8, #1
  40b0be:	463c      	mov	r4, r7
  40b0c0:	461f      	mov	r7, r3
  40b0c2:	e7a5      	b.n	40b010 <__mdiff+0x1c>
  40b0c4:	4628      	mov	r0, r5
  40b0c6:	4631      	mov	r1, r6
  40b0c8:	f7ff fd52 	bl	40ab70 <_Balloc>
  40b0cc:	2201      	movs	r2, #1
  40b0ce:	4603      	mov	r3, r0
  40b0d0:	6146      	str	r6, [r0, #20]
  40b0d2:	611a      	str	r2, [r3, #16]
  40b0d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0040b0d8 <__d2b>:
  40b0d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b0dc:	461c      	mov	r4, r3
  40b0de:	b082      	sub	sp, #8
  40b0e0:	2101      	movs	r1, #1
  40b0e2:	4616      	mov	r6, r2
  40b0e4:	f3c4 550a 	ubfx	r5, r4, #20, #11
  40b0e8:	f7ff fd42 	bl	40ab70 <_Balloc>
  40b0ec:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40b0f0:	4607      	mov	r7, r0
  40b0f2:	b10d      	cbz	r5, 40b0f8 <__d2b+0x20>
  40b0f4:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40b0f8:	9401      	str	r4, [sp, #4]
  40b0fa:	b30e      	cbz	r6, 40b140 <__d2b+0x68>
  40b0fc:	a802      	add	r0, sp, #8
  40b0fe:	f840 6d08 	str.w	r6, [r0, #-8]!
  40b102:	f7ff fdcb 	bl	40ac9c <__lo0bits>
  40b106:	2800      	cmp	r0, #0
  40b108:	d132      	bne.n	40b170 <__d2b+0x98>
  40b10a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40b10e:	617a      	str	r2, [r7, #20]
  40b110:	2b00      	cmp	r3, #0
  40b112:	61bb      	str	r3, [r7, #24]
  40b114:	bf14      	ite	ne
  40b116:	2402      	movne	r4, #2
  40b118:	2401      	moveq	r4, #1
  40b11a:	613c      	str	r4, [r7, #16]
  40b11c:	b9dd      	cbnz	r5, 40b156 <__d2b+0x7e>
  40b11e:	eb07 0384 	add.w	r3, r7, r4, lsl #2
  40b122:	9a08      	ldr	r2, [sp, #32]
  40b124:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40b128:	6010      	str	r0, [r2, #0]
  40b12a:	6918      	ldr	r0, [r3, #16]
  40b12c:	f7ff fd94 	bl	40ac58 <__hi0bits>
  40b130:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40b132:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  40b136:	6018      	str	r0, [r3, #0]
  40b138:	4638      	mov	r0, r7
  40b13a:	b002      	add	sp, #8
  40b13c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b140:	a801      	add	r0, sp, #4
  40b142:	f7ff fdab 	bl	40ac9c <__lo0bits>
  40b146:	2301      	movs	r3, #1
  40b148:	9a01      	ldr	r2, [sp, #4]
  40b14a:	3020      	adds	r0, #32
  40b14c:	461c      	mov	r4, r3
  40b14e:	613b      	str	r3, [r7, #16]
  40b150:	617a      	str	r2, [r7, #20]
  40b152:	2d00      	cmp	r5, #0
  40b154:	d0e3      	beq.n	40b11e <__d2b+0x46>
  40b156:	f2a5 4833 	subw	r8, r5, #1075	; 0x433
  40b15a:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
  40b15e:	9a08      	ldr	r2, [sp, #32]
  40b160:	4440      	add	r0, r8
  40b162:	6010      	str	r0, [r2, #0]
  40b164:	4638      	mov	r0, r7
  40b166:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40b168:	6013      	str	r3, [r2, #0]
  40b16a:	b002      	add	sp, #8
  40b16c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b170:	9b01      	ldr	r3, [sp, #4]
  40b172:	f1c0 0120 	rsb	r1, r0, #32
  40b176:	9a00      	ldr	r2, [sp, #0]
  40b178:	fa03 f101 	lsl.w	r1, r3, r1
  40b17c:	40c3      	lsrs	r3, r0
  40b17e:	430a      	orrs	r2, r1
  40b180:	9301      	str	r3, [sp, #4]
  40b182:	617a      	str	r2, [r7, #20]
  40b184:	e7c4      	b.n	40b110 <__d2b+0x38>
  40b186:	bf00      	nop

0040b188 <_realloc_r>:
  40b188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b18c:	4617      	mov	r7, r2
  40b18e:	b083      	sub	sp, #12
  40b190:	460e      	mov	r6, r1
  40b192:	2900      	cmp	r1, #0
  40b194:	f000 80e2 	beq.w	40b35c <_realloc_r+0x1d4>
  40b198:	f107 040b 	add.w	r4, r7, #11
  40b19c:	4681      	mov	r9, r0
  40b19e:	f7ff fce3 	bl	40ab68 <__malloc_lock>
  40b1a2:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40b1a6:	2c16      	cmp	r4, #22
  40b1a8:	f1a6 0808 	sub.w	r8, r6, #8
  40b1ac:	f023 0503 	bic.w	r5, r3, #3
  40b1b0:	d850      	bhi.n	40b254 <_realloc_r+0xcc>
  40b1b2:	2210      	movs	r2, #16
  40b1b4:	2100      	movs	r1, #0
  40b1b6:	4614      	mov	r4, r2
  40b1b8:	42bc      	cmp	r4, r7
  40b1ba:	f0c0 80dc 	bcc.w	40b376 <_realloc_r+0x1ee>
  40b1be:	2900      	cmp	r1, #0
  40b1c0:	f040 80d9 	bne.w	40b376 <_realloc_r+0x1ee>
  40b1c4:	4295      	cmp	r5, r2
  40b1c6:	da4a      	bge.n	40b25e <_realloc_r+0xd6>
  40b1c8:	f8df b3a8 	ldr.w	fp, [pc, #936]	; 40b574 <_realloc_r+0x3ec>
  40b1cc:	eb08 0105 	add.w	r1, r8, r5
  40b1d0:	f8db 0008 	ldr.w	r0, [fp, #8]
  40b1d4:	4288      	cmp	r0, r1
  40b1d6:	f000 80d3 	beq.w	40b380 <_realloc_r+0x1f8>
  40b1da:	6848      	ldr	r0, [r1, #4]
  40b1dc:	f020 0e01 	bic.w	lr, r0, #1
  40b1e0:	448e      	add	lr, r1
  40b1e2:	f8de e004 	ldr.w	lr, [lr, #4]
  40b1e6:	f01e 0f01 	tst.w	lr, #1
  40b1ea:	d14e      	bne.n	40b28a <_realloc_r+0x102>
  40b1ec:	f020 0003 	bic.w	r0, r0, #3
  40b1f0:	4428      	add	r0, r5
  40b1f2:	4290      	cmp	r0, r2
  40b1f4:	f280 80b8 	bge.w	40b368 <_realloc_r+0x1e0>
  40b1f8:	07db      	lsls	r3, r3, #31
  40b1fa:	f100 808b 	bmi.w	40b314 <_realloc_r+0x18c>
  40b1fe:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40b202:	ebc3 0a08 	rsb	sl, r3, r8
  40b206:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b20a:	f023 0303 	bic.w	r3, r3, #3
  40b20e:	eb00 0e03 	add.w	lr, r0, r3
  40b212:	4596      	cmp	lr, r2
  40b214:	db43      	blt.n	40b29e <_realloc_r+0x116>
  40b216:	68cb      	ldr	r3, [r1, #12]
  40b218:	4657      	mov	r7, sl
  40b21a:	6889      	ldr	r1, [r1, #8]
  40b21c:	1f2a      	subs	r2, r5, #4
  40b21e:	60cb      	str	r3, [r1, #12]
  40b220:	2a24      	cmp	r2, #36	; 0x24
  40b222:	6099      	str	r1, [r3, #8]
  40b224:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40b228:	f8da 300c 	ldr.w	r3, [sl, #12]
  40b22c:	60cb      	str	r3, [r1, #12]
  40b22e:	6099      	str	r1, [r3, #8]
  40b230:	f200 813c 	bhi.w	40b4ac <_realloc_r+0x324>
  40b234:	2a13      	cmp	r2, #19
  40b236:	f240 80fa 	bls.w	40b42e <_realloc_r+0x2a6>
  40b23a:	6833      	ldr	r3, [r6, #0]
  40b23c:	2a1b      	cmp	r2, #27
  40b23e:	f8ca 3008 	str.w	r3, [sl, #8]
  40b242:	6873      	ldr	r3, [r6, #4]
  40b244:	f8ca 300c 	str.w	r3, [sl, #12]
  40b248:	f200 813b 	bhi.w	40b4c2 <_realloc_r+0x33a>
  40b24c:	3608      	adds	r6, #8
  40b24e:	f10a 0310 	add.w	r3, sl, #16
  40b252:	e0ed      	b.n	40b430 <_realloc_r+0x2a8>
  40b254:	f024 0407 	bic.w	r4, r4, #7
  40b258:	4622      	mov	r2, r4
  40b25a:	0fe1      	lsrs	r1, r4, #31
  40b25c:	e7ac      	b.n	40b1b8 <_realloc_r+0x30>
  40b25e:	4637      	mov	r7, r6
  40b260:	1b2a      	subs	r2, r5, r4
  40b262:	f003 0301 	and.w	r3, r3, #1
  40b266:	2a0f      	cmp	r2, #15
  40b268:	d841      	bhi.n	40b2ee <_realloc_r+0x166>
  40b26a:	eb08 0205 	add.w	r2, r8, r5
  40b26e:	431d      	orrs	r5, r3
  40b270:	f8c8 5004 	str.w	r5, [r8, #4]
  40b274:	6853      	ldr	r3, [r2, #4]
  40b276:	f043 0301 	orr.w	r3, r3, #1
  40b27a:	6053      	str	r3, [r2, #4]
  40b27c:	4648      	mov	r0, r9
  40b27e:	f7ff fc75 	bl	40ab6c <__malloc_unlock>
  40b282:	4638      	mov	r0, r7
  40b284:	b003      	add	sp, #12
  40b286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b28a:	07d9      	lsls	r1, r3, #31
  40b28c:	d442      	bmi.n	40b314 <_realloc_r+0x18c>
  40b28e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40b292:	ebc3 0a08 	rsb	sl, r3, r8
  40b296:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b29a:	f023 0303 	bic.w	r3, r3, #3
  40b29e:	442b      	add	r3, r5
  40b2a0:	4293      	cmp	r3, r2
  40b2a2:	db37      	blt.n	40b314 <_realloc_r+0x18c>
  40b2a4:	4657      	mov	r7, sl
  40b2a6:	1f2a      	subs	r2, r5, #4
  40b2a8:	f8da 100c 	ldr.w	r1, [sl, #12]
  40b2ac:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40b2b0:	2a24      	cmp	r2, #36	; 0x24
  40b2b2:	60c1      	str	r1, [r0, #12]
  40b2b4:	6088      	str	r0, [r1, #8]
  40b2b6:	f200 80c6 	bhi.w	40b446 <_realloc_r+0x2be>
  40b2ba:	2a13      	cmp	r2, #19
  40b2bc:	f240 80ff 	bls.w	40b4be <_realloc_r+0x336>
  40b2c0:	6831      	ldr	r1, [r6, #0]
  40b2c2:	2a1b      	cmp	r2, #27
  40b2c4:	f8ca 1008 	str.w	r1, [sl, #8]
  40b2c8:	6871      	ldr	r1, [r6, #4]
  40b2ca:	f8ca 100c 	str.w	r1, [sl, #12]
  40b2ce:	f200 810d 	bhi.w	40b4ec <_realloc_r+0x364>
  40b2d2:	3608      	adds	r6, #8
  40b2d4:	f10a 0210 	add.w	r2, sl, #16
  40b2d8:	6831      	ldr	r1, [r6, #0]
  40b2da:	461d      	mov	r5, r3
  40b2dc:	46d0      	mov	r8, sl
  40b2de:	6011      	str	r1, [r2, #0]
  40b2e0:	6873      	ldr	r3, [r6, #4]
  40b2e2:	6053      	str	r3, [r2, #4]
  40b2e4:	68b3      	ldr	r3, [r6, #8]
  40b2e6:	6093      	str	r3, [r2, #8]
  40b2e8:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b2ec:	e7b8      	b.n	40b260 <_realloc_r+0xd8>
  40b2ee:	eb08 0504 	add.w	r5, r8, r4
  40b2f2:	f042 0601 	orr.w	r6, r2, #1
  40b2f6:	431c      	orrs	r4, r3
  40b2f8:	4648      	mov	r0, r9
  40b2fa:	442a      	add	r2, r5
  40b2fc:	f105 0108 	add.w	r1, r5, #8
  40b300:	f8c8 4004 	str.w	r4, [r8, #4]
  40b304:	606e      	str	r6, [r5, #4]
  40b306:	6853      	ldr	r3, [r2, #4]
  40b308:	f043 0301 	orr.w	r3, r3, #1
  40b30c:	6053      	str	r3, [r2, #4]
  40b30e:	f7fe fd2b 	bl	409d68 <_free_r>
  40b312:	e7b3      	b.n	40b27c <_realloc_r+0xf4>
  40b314:	4639      	mov	r1, r7
  40b316:	4648      	mov	r0, r9
  40b318:	f7ff f836 	bl	40a388 <_malloc_r>
  40b31c:	4607      	mov	r7, r0
  40b31e:	2800      	cmp	r0, #0
  40b320:	d0ac      	beq.n	40b27c <_realloc_r+0xf4>
  40b322:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40b326:	f1a0 0108 	sub.w	r1, r0, #8
  40b32a:	f023 0201 	bic.w	r2, r3, #1
  40b32e:	4442      	add	r2, r8
  40b330:	4291      	cmp	r1, r2
  40b332:	f000 80b4 	beq.w	40b49e <_realloc_r+0x316>
  40b336:	1f2a      	subs	r2, r5, #4
  40b338:	2a24      	cmp	r2, #36	; 0x24
  40b33a:	f200 80a1 	bhi.w	40b480 <_realloc_r+0x2f8>
  40b33e:	2a13      	cmp	r2, #19
  40b340:	d86a      	bhi.n	40b418 <_realloc_r+0x290>
  40b342:	4603      	mov	r3, r0
  40b344:	4632      	mov	r2, r6
  40b346:	6811      	ldr	r1, [r2, #0]
  40b348:	6019      	str	r1, [r3, #0]
  40b34a:	6851      	ldr	r1, [r2, #4]
  40b34c:	6059      	str	r1, [r3, #4]
  40b34e:	6892      	ldr	r2, [r2, #8]
  40b350:	609a      	str	r2, [r3, #8]
  40b352:	4631      	mov	r1, r6
  40b354:	4648      	mov	r0, r9
  40b356:	f7fe fd07 	bl	409d68 <_free_r>
  40b35a:	e78f      	b.n	40b27c <_realloc_r+0xf4>
  40b35c:	4611      	mov	r1, r2
  40b35e:	b003      	add	sp, #12
  40b360:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b364:	f7ff b810 	b.w	40a388 <_malloc_r>
  40b368:	68ca      	ldr	r2, [r1, #12]
  40b36a:	4637      	mov	r7, r6
  40b36c:	6889      	ldr	r1, [r1, #8]
  40b36e:	4605      	mov	r5, r0
  40b370:	60ca      	str	r2, [r1, #12]
  40b372:	6091      	str	r1, [r2, #8]
  40b374:	e774      	b.n	40b260 <_realloc_r+0xd8>
  40b376:	230c      	movs	r3, #12
  40b378:	2000      	movs	r0, #0
  40b37a:	f8c9 3000 	str.w	r3, [r9]
  40b37e:	e781      	b.n	40b284 <_realloc_r+0xfc>
  40b380:	6841      	ldr	r1, [r0, #4]
  40b382:	f104 0010 	add.w	r0, r4, #16
  40b386:	f021 0103 	bic.w	r1, r1, #3
  40b38a:	4429      	add	r1, r5
  40b38c:	4281      	cmp	r1, r0
  40b38e:	da63      	bge.n	40b458 <_realloc_r+0x2d0>
  40b390:	07db      	lsls	r3, r3, #31
  40b392:	d4bf      	bmi.n	40b314 <_realloc_r+0x18c>
  40b394:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40b398:	ebc3 0a08 	rsb	sl, r3, r8
  40b39c:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b3a0:	f023 0303 	bic.w	r3, r3, #3
  40b3a4:	eb01 0c03 	add.w	ip, r1, r3
  40b3a8:	4560      	cmp	r0, ip
  40b3aa:	f73f af78 	bgt.w	40b29e <_realloc_r+0x116>
  40b3ae:	4657      	mov	r7, sl
  40b3b0:	1f2a      	subs	r2, r5, #4
  40b3b2:	f8da 300c 	ldr.w	r3, [sl, #12]
  40b3b6:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40b3ba:	2a24      	cmp	r2, #36	; 0x24
  40b3bc:	60cb      	str	r3, [r1, #12]
  40b3be:	6099      	str	r1, [r3, #8]
  40b3c0:	f200 80b8 	bhi.w	40b534 <_realloc_r+0x3ac>
  40b3c4:	2a13      	cmp	r2, #19
  40b3c6:	f240 80a8 	bls.w	40b51a <_realloc_r+0x392>
  40b3ca:	6833      	ldr	r3, [r6, #0]
  40b3cc:	2a1b      	cmp	r2, #27
  40b3ce:	f8ca 3008 	str.w	r3, [sl, #8]
  40b3d2:	6873      	ldr	r3, [r6, #4]
  40b3d4:	f8ca 300c 	str.w	r3, [sl, #12]
  40b3d8:	f200 80b5 	bhi.w	40b546 <_realloc_r+0x3be>
  40b3dc:	3608      	adds	r6, #8
  40b3de:	f10a 0310 	add.w	r3, sl, #16
  40b3e2:	6832      	ldr	r2, [r6, #0]
  40b3e4:	601a      	str	r2, [r3, #0]
  40b3e6:	6872      	ldr	r2, [r6, #4]
  40b3e8:	605a      	str	r2, [r3, #4]
  40b3ea:	68b2      	ldr	r2, [r6, #8]
  40b3ec:	609a      	str	r2, [r3, #8]
  40b3ee:	ebc4 030c 	rsb	r3, r4, ip
  40b3f2:	eb0a 0204 	add.w	r2, sl, r4
  40b3f6:	4648      	mov	r0, r9
  40b3f8:	f043 0301 	orr.w	r3, r3, #1
  40b3fc:	f8cb 2008 	str.w	r2, [fp, #8]
  40b400:	6053      	str	r3, [r2, #4]
  40b402:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b406:	f003 0301 	and.w	r3, r3, #1
  40b40a:	431c      	orrs	r4, r3
  40b40c:	f8ca 4004 	str.w	r4, [sl, #4]
  40b410:	f7ff fbac 	bl	40ab6c <__malloc_unlock>
  40b414:	4638      	mov	r0, r7
  40b416:	e735      	b.n	40b284 <_realloc_r+0xfc>
  40b418:	6833      	ldr	r3, [r6, #0]
  40b41a:	2a1b      	cmp	r2, #27
  40b41c:	6003      	str	r3, [r0, #0]
  40b41e:	6873      	ldr	r3, [r6, #4]
  40b420:	6043      	str	r3, [r0, #4]
  40b422:	d831      	bhi.n	40b488 <_realloc_r+0x300>
  40b424:	f100 0308 	add.w	r3, r0, #8
  40b428:	f106 0208 	add.w	r2, r6, #8
  40b42c:	e78b      	b.n	40b346 <_realloc_r+0x1be>
  40b42e:	463b      	mov	r3, r7
  40b430:	6832      	ldr	r2, [r6, #0]
  40b432:	4675      	mov	r5, lr
  40b434:	46d0      	mov	r8, sl
  40b436:	601a      	str	r2, [r3, #0]
  40b438:	6872      	ldr	r2, [r6, #4]
  40b43a:	605a      	str	r2, [r3, #4]
  40b43c:	68b2      	ldr	r2, [r6, #8]
  40b43e:	609a      	str	r2, [r3, #8]
  40b440:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b444:	e70c      	b.n	40b260 <_realloc_r+0xd8>
  40b446:	4631      	mov	r1, r6
  40b448:	4638      	mov	r0, r7
  40b44a:	461d      	mov	r5, r3
  40b44c:	46d0      	mov	r8, sl
  40b44e:	f7ff fb29 	bl	40aaa4 <memmove>
  40b452:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b456:	e703      	b.n	40b260 <_realloc_r+0xd8>
  40b458:	1b0b      	subs	r3, r1, r4
  40b45a:	eb08 0204 	add.w	r2, r8, r4
  40b45e:	4648      	mov	r0, r9
  40b460:	f043 0301 	orr.w	r3, r3, #1
  40b464:	f8cb 2008 	str.w	r2, [fp, #8]
  40b468:	6053      	str	r3, [r2, #4]
  40b46a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40b46e:	f003 0301 	and.w	r3, r3, #1
  40b472:	431c      	orrs	r4, r3
  40b474:	f846 4c04 	str.w	r4, [r6, #-4]
  40b478:	f7ff fb78 	bl	40ab6c <__malloc_unlock>
  40b47c:	4630      	mov	r0, r6
  40b47e:	e701      	b.n	40b284 <_realloc_r+0xfc>
  40b480:	4631      	mov	r1, r6
  40b482:	f7ff fb0f 	bl	40aaa4 <memmove>
  40b486:	e764      	b.n	40b352 <_realloc_r+0x1ca>
  40b488:	68b3      	ldr	r3, [r6, #8]
  40b48a:	2a24      	cmp	r2, #36	; 0x24
  40b48c:	6083      	str	r3, [r0, #8]
  40b48e:	68f3      	ldr	r3, [r6, #12]
  40b490:	60c3      	str	r3, [r0, #12]
  40b492:	d022      	beq.n	40b4da <_realloc_r+0x352>
  40b494:	f100 0310 	add.w	r3, r0, #16
  40b498:	f106 0210 	add.w	r2, r6, #16
  40b49c:	e753      	b.n	40b346 <_realloc_r+0x1be>
  40b49e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40b4a2:	4637      	mov	r7, r6
  40b4a4:	f022 0203 	bic.w	r2, r2, #3
  40b4a8:	4415      	add	r5, r2
  40b4aa:	e6d9      	b.n	40b260 <_realloc_r+0xd8>
  40b4ac:	4631      	mov	r1, r6
  40b4ae:	4638      	mov	r0, r7
  40b4b0:	4675      	mov	r5, lr
  40b4b2:	46d0      	mov	r8, sl
  40b4b4:	f7ff faf6 	bl	40aaa4 <memmove>
  40b4b8:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b4bc:	e6d0      	b.n	40b260 <_realloc_r+0xd8>
  40b4be:	463a      	mov	r2, r7
  40b4c0:	e70a      	b.n	40b2d8 <_realloc_r+0x150>
  40b4c2:	68b3      	ldr	r3, [r6, #8]
  40b4c4:	2a24      	cmp	r2, #36	; 0x24
  40b4c6:	f8ca 3010 	str.w	r3, [sl, #16]
  40b4ca:	68f3      	ldr	r3, [r6, #12]
  40b4cc:	f8ca 3014 	str.w	r3, [sl, #20]
  40b4d0:	d018      	beq.n	40b504 <_realloc_r+0x37c>
  40b4d2:	3610      	adds	r6, #16
  40b4d4:	f10a 0318 	add.w	r3, sl, #24
  40b4d8:	e7aa      	b.n	40b430 <_realloc_r+0x2a8>
  40b4da:	6931      	ldr	r1, [r6, #16]
  40b4dc:	f100 0318 	add.w	r3, r0, #24
  40b4e0:	f106 0218 	add.w	r2, r6, #24
  40b4e4:	6101      	str	r1, [r0, #16]
  40b4e6:	6971      	ldr	r1, [r6, #20]
  40b4e8:	6141      	str	r1, [r0, #20]
  40b4ea:	e72c      	b.n	40b346 <_realloc_r+0x1be>
  40b4ec:	68b1      	ldr	r1, [r6, #8]
  40b4ee:	2a24      	cmp	r2, #36	; 0x24
  40b4f0:	f8ca 1010 	str.w	r1, [sl, #16]
  40b4f4:	68f1      	ldr	r1, [r6, #12]
  40b4f6:	f8ca 1014 	str.w	r1, [sl, #20]
  40b4fa:	d010      	beq.n	40b51e <_realloc_r+0x396>
  40b4fc:	3610      	adds	r6, #16
  40b4fe:	f10a 0218 	add.w	r2, sl, #24
  40b502:	e6e9      	b.n	40b2d8 <_realloc_r+0x150>
  40b504:	6932      	ldr	r2, [r6, #16]
  40b506:	f10a 0320 	add.w	r3, sl, #32
  40b50a:	3618      	adds	r6, #24
  40b50c:	f8ca 2018 	str.w	r2, [sl, #24]
  40b510:	f856 2c04 	ldr.w	r2, [r6, #-4]
  40b514:	f8ca 201c 	str.w	r2, [sl, #28]
  40b518:	e78a      	b.n	40b430 <_realloc_r+0x2a8>
  40b51a:	463b      	mov	r3, r7
  40b51c:	e761      	b.n	40b3e2 <_realloc_r+0x25a>
  40b51e:	6931      	ldr	r1, [r6, #16]
  40b520:	f10a 0220 	add.w	r2, sl, #32
  40b524:	3618      	adds	r6, #24
  40b526:	f8ca 1018 	str.w	r1, [sl, #24]
  40b52a:	f856 1c04 	ldr.w	r1, [r6, #-4]
  40b52e:	f8ca 101c 	str.w	r1, [sl, #28]
  40b532:	e6d1      	b.n	40b2d8 <_realloc_r+0x150>
  40b534:	4631      	mov	r1, r6
  40b536:	4638      	mov	r0, r7
  40b538:	f8cd c004 	str.w	ip, [sp, #4]
  40b53c:	f7ff fab2 	bl	40aaa4 <memmove>
  40b540:	f8dd c004 	ldr.w	ip, [sp, #4]
  40b544:	e753      	b.n	40b3ee <_realloc_r+0x266>
  40b546:	68b3      	ldr	r3, [r6, #8]
  40b548:	2a24      	cmp	r2, #36	; 0x24
  40b54a:	f8ca 3010 	str.w	r3, [sl, #16]
  40b54e:	68f3      	ldr	r3, [r6, #12]
  40b550:	f8ca 3014 	str.w	r3, [sl, #20]
  40b554:	d003      	beq.n	40b55e <_realloc_r+0x3d6>
  40b556:	3610      	adds	r6, #16
  40b558:	f10a 0318 	add.w	r3, sl, #24
  40b55c:	e741      	b.n	40b3e2 <_realloc_r+0x25a>
  40b55e:	6932      	ldr	r2, [r6, #16]
  40b560:	f10a 0320 	add.w	r3, sl, #32
  40b564:	3618      	adds	r6, #24
  40b566:	f8ca 2018 	str.w	r2, [sl, #24]
  40b56a:	f856 2c04 	ldr.w	r2, [r6, #-4]
  40b56e:	f8ca 201c 	str.w	r2, [sl, #28]
  40b572:	e736      	b.n	40b3e2 <_realloc_r+0x25a>
  40b574:	20400504 	.word	0x20400504

0040b578 <__fpclassifyd>:
  40b578:	fab0 f080 	clz	r0, r0
  40b57c:	f031 4100 	bics.w	r1, r1, #2147483648	; 0x80000000
  40b580:	ea4f 1050 	mov.w	r0, r0, lsr #5
  40b584:	d102      	bne.n	40b58c <__fpclassifyd+0x14>
  40b586:	b108      	cbz	r0, 40b58c <__fpclassifyd+0x14>
  40b588:	2002      	movs	r0, #2
  40b58a:	4770      	bx	lr
  40b58c:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  40b590:	4b08      	ldr	r3, [pc, #32]	; (40b5b4 <__fpclassifyd+0x3c>)
  40b592:	429a      	cmp	r2, r3
  40b594:	d801      	bhi.n	40b59a <__fpclassifyd+0x22>
  40b596:	2004      	movs	r0, #4
  40b598:	4770      	bx	lr
  40b59a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40b59e:	d201      	bcs.n	40b5a4 <__fpclassifyd+0x2c>
  40b5a0:	2003      	movs	r0, #3
  40b5a2:	4770      	bx	lr
  40b5a4:	4b04      	ldr	r3, [pc, #16]	; (40b5b8 <__fpclassifyd+0x40>)
  40b5a6:	4299      	cmp	r1, r3
  40b5a8:	bf14      	ite	ne
  40b5aa:	2000      	movne	r0, #0
  40b5ac:	f000 0001 	andeq.w	r0, r0, #1
  40b5b0:	4770      	bx	lr
  40b5b2:	bf00      	nop
  40b5b4:	7fdfffff 	.word	0x7fdfffff
  40b5b8:	7ff00000 	.word	0x7ff00000

0040b5bc <_sbrk_r>:
  40b5bc:	b538      	push	{r3, r4, r5, lr}
  40b5be:	2300      	movs	r3, #0
  40b5c0:	4c06      	ldr	r4, [pc, #24]	; (40b5dc <_sbrk_r+0x20>)
  40b5c2:	4605      	mov	r5, r0
  40b5c4:	4608      	mov	r0, r1
  40b5c6:	6023      	str	r3, [r4, #0]
  40b5c8:	f7f7 f810 	bl	4025ec <_sbrk>
  40b5cc:	1c43      	adds	r3, r0, #1
  40b5ce:	d000      	beq.n	40b5d2 <_sbrk_r+0x16>
  40b5d0:	bd38      	pop	{r3, r4, r5, pc}
  40b5d2:	6823      	ldr	r3, [r4, #0]
  40b5d4:	2b00      	cmp	r3, #0
  40b5d6:	d0fb      	beq.n	40b5d0 <_sbrk_r+0x14>
  40b5d8:	602b      	str	r3, [r5, #0]
  40b5da:	bd38      	pop	{r3, r4, r5, pc}
  40b5dc:	20401850 	.word	0x20401850

0040b5e0 <__sread>:
  40b5e0:	b510      	push	{r4, lr}
  40b5e2:	460c      	mov	r4, r1
  40b5e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b5e8:	f000 f9ec 	bl	40b9c4 <_read_r>
  40b5ec:	2800      	cmp	r0, #0
  40b5ee:	db03      	blt.n	40b5f8 <__sread+0x18>
  40b5f0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40b5f2:	4403      	add	r3, r0
  40b5f4:	6523      	str	r3, [r4, #80]	; 0x50
  40b5f6:	bd10      	pop	{r4, pc}
  40b5f8:	89a3      	ldrh	r3, [r4, #12]
  40b5fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40b5fe:	81a3      	strh	r3, [r4, #12]
  40b600:	bd10      	pop	{r4, pc}
  40b602:	bf00      	nop

0040b604 <__swrite>:
  40b604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b608:	461d      	mov	r5, r3
  40b60a:	898b      	ldrh	r3, [r1, #12]
  40b60c:	4616      	mov	r6, r2
  40b60e:	460c      	mov	r4, r1
  40b610:	05da      	lsls	r2, r3, #23
  40b612:	4607      	mov	r7, r0
  40b614:	d506      	bpl.n	40b624 <__swrite+0x20>
  40b616:	2302      	movs	r3, #2
  40b618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b61c:	2200      	movs	r2, #0
  40b61e:	f000 f9bd 	bl	40b99c <_lseek_r>
  40b622:	89a3      	ldrh	r3, [r4, #12]
  40b624:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40b628:	4638      	mov	r0, r7
  40b62a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40b62e:	4632      	mov	r2, r6
  40b630:	81a3      	strh	r3, [r4, #12]
  40b632:	462b      	mov	r3, r5
  40b634:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40b638:	f000 b89e 	b.w	40b778 <_write_r>

0040b63c <__sseek>:
  40b63c:	b510      	push	{r4, lr}
  40b63e:	460c      	mov	r4, r1
  40b640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b644:	f000 f9aa 	bl	40b99c <_lseek_r>
  40b648:	1c42      	adds	r2, r0, #1
  40b64a:	89a3      	ldrh	r3, [r4, #12]
  40b64c:	d004      	beq.n	40b658 <__sseek+0x1c>
  40b64e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40b652:	6520      	str	r0, [r4, #80]	; 0x50
  40b654:	81a3      	strh	r3, [r4, #12]
  40b656:	bd10      	pop	{r4, pc}
  40b658:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40b65c:	81a3      	strh	r3, [r4, #12]
  40b65e:	bd10      	pop	{r4, pc}

0040b660 <__sclose>:
  40b660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b664:	f000 b920 	b.w	40b8a8 <_close_r>

0040b668 <__ssprint_r>:
  40b668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b66c:	6893      	ldr	r3, [r2, #8]
  40b66e:	b083      	sub	sp, #12
  40b670:	4691      	mov	r9, r2
  40b672:	f8d2 8000 	ldr.w	r8, [r2]
  40b676:	9001      	str	r0, [sp, #4]
  40b678:	2b00      	cmp	r3, #0
  40b67a:	d073      	beq.n	40b764 <__ssprint_r+0xfc>
  40b67c:	f04f 0b00 	mov.w	fp, #0
  40b680:	460d      	mov	r5, r1
  40b682:	6808      	ldr	r0, [r1, #0]
  40b684:	688b      	ldr	r3, [r1, #8]
  40b686:	465c      	mov	r4, fp
  40b688:	2c00      	cmp	r4, #0
  40b68a:	d046      	beq.n	40b71a <__ssprint_r+0xb2>
  40b68c:	429c      	cmp	r4, r3
  40b68e:	461e      	mov	r6, r3
  40b690:	469a      	mov	sl, r3
  40b692:	d349      	bcc.n	40b728 <__ssprint_r+0xc0>
  40b694:	f8b5 e00c 	ldrh.w	lr, [r5, #12]
  40b698:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  40b69c:	d02d      	beq.n	40b6fa <__ssprint_r+0x92>
  40b69e:	696b      	ldr	r3, [r5, #20]
  40b6a0:	1c62      	adds	r2, r4, #1
  40b6a2:	6929      	ldr	r1, [r5, #16]
  40b6a4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40b6a8:	1a46      	subs	r6, r0, r1
  40b6aa:	4610      	mov	r0, r2
  40b6ac:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
  40b6b0:	4430      	add	r0, r6
  40b6b2:	105f      	asrs	r7, r3, #1
  40b6b4:	4287      	cmp	r7, r0
  40b6b6:	463a      	mov	r2, r7
  40b6b8:	d201      	bcs.n	40b6be <__ssprint_r+0x56>
  40b6ba:	4607      	mov	r7, r0
  40b6bc:	4602      	mov	r2, r0
  40b6be:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  40b6c2:	d034      	beq.n	40b72e <__ssprint_r+0xc6>
  40b6c4:	4611      	mov	r1, r2
  40b6c6:	9801      	ldr	r0, [sp, #4]
  40b6c8:	f7fe fe5e 	bl	40a388 <_malloc_r>
  40b6cc:	4682      	mov	sl, r0
  40b6ce:	2800      	cmp	r0, #0
  40b6d0:	d04e      	beq.n	40b770 <__ssprint_r+0x108>
  40b6d2:	4632      	mov	r2, r6
  40b6d4:	6929      	ldr	r1, [r5, #16]
  40b6d6:	f7ff f94b 	bl	40a970 <memcpy>
  40b6da:	89aa      	ldrh	r2, [r5, #12]
  40b6dc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40b6e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40b6e4:	81aa      	strh	r2, [r5, #12]
  40b6e6:	eb0a 0006 	add.w	r0, sl, r6
  40b6ea:	1bba      	subs	r2, r7, r6
  40b6ec:	f8c5 a010 	str.w	sl, [r5, #16]
  40b6f0:	4626      	mov	r6, r4
  40b6f2:	46a2      	mov	sl, r4
  40b6f4:	6028      	str	r0, [r5, #0]
  40b6f6:	60aa      	str	r2, [r5, #8]
  40b6f8:	616f      	str	r7, [r5, #20]
  40b6fa:	4652      	mov	r2, sl
  40b6fc:	4659      	mov	r1, fp
  40b6fe:	f7ff f9d1 	bl	40aaa4 <memmove>
  40b702:	f8d9 2008 	ldr.w	r2, [r9, #8]
  40b706:	68ab      	ldr	r3, [r5, #8]
  40b708:	6828      	ldr	r0, [r5, #0]
  40b70a:	1b14      	subs	r4, r2, r4
  40b70c:	1b9b      	subs	r3, r3, r6
  40b70e:	4450      	add	r0, sl
  40b710:	60ab      	str	r3, [r5, #8]
  40b712:	6028      	str	r0, [r5, #0]
  40b714:	f8c9 4008 	str.w	r4, [r9, #8]
  40b718:	b324      	cbz	r4, 40b764 <__ssprint_r+0xfc>
  40b71a:	f8d8 b000 	ldr.w	fp, [r8]
  40b71e:	f108 0808 	add.w	r8, r8, #8
  40b722:	f858 4c04 	ldr.w	r4, [r8, #-4]
  40b726:	e7af      	b.n	40b688 <__ssprint_r+0x20>
  40b728:	4626      	mov	r6, r4
  40b72a:	46a2      	mov	sl, r4
  40b72c:	e7e5      	b.n	40b6fa <__ssprint_r+0x92>
  40b72e:	9801      	ldr	r0, [sp, #4]
  40b730:	f7ff fd2a 	bl	40b188 <_realloc_r>
  40b734:	4682      	mov	sl, r0
  40b736:	2800      	cmp	r0, #0
  40b738:	d1d5      	bne.n	40b6e6 <__ssprint_r+0x7e>
  40b73a:	9c01      	ldr	r4, [sp, #4]
  40b73c:	6929      	ldr	r1, [r5, #16]
  40b73e:	4620      	mov	r0, r4
  40b740:	f7fe fb12 	bl	409d68 <_free_r>
  40b744:	230c      	movs	r3, #12
  40b746:	6023      	str	r3, [r4, #0]
  40b748:	89ab      	ldrh	r3, [r5, #12]
  40b74a:	2200      	movs	r2, #0
  40b74c:	f04f 30ff 	mov.w	r0, #4294967295
  40b750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b754:	81ab      	strh	r3, [r5, #12]
  40b756:	f8c9 2008 	str.w	r2, [r9, #8]
  40b75a:	f8c9 2004 	str.w	r2, [r9, #4]
  40b75e:	b003      	add	sp, #12
  40b760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b764:	2000      	movs	r0, #0
  40b766:	f8c9 0004 	str.w	r0, [r9, #4]
  40b76a:	b003      	add	sp, #12
  40b76c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b770:	230c      	movs	r3, #12
  40b772:	9a01      	ldr	r2, [sp, #4]
  40b774:	6013      	str	r3, [r2, #0]
  40b776:	e7e7      	b.n	40b748 <__ssprint_r+0xe0>

0040b778 <_write_r>:
  40b778:	b570      	push	{r4, r5, r6, lr}
  40b77a:	4c08      	ldr	r4, [pc, #32]	; (40b79c <_write_r+0x24>)
  40b77c:	2500      	movs	r5, #0
  40b77e:	4606      	mov	r6, r0
  40b780:	4608      	mov	r0, r1
  40b782:	4611      	mov	r1, r2
  40b784:	461a      	mov	r2, r3
  40b786:	6025      	str	r5, [r4, #0]
  40b788:	f7f4 feec 	bl	400564 <_write>
  40b78c:	1c43      	adds	r3, r0, #1
  40b78e:	d000      	beq.n	40b792 <_write_r+0x1a>
  40b790:	bd70      	pop	{r4, r5, r6, pc}
  40b792:	6823      	ldr	r3, [r4, #0]
  40b794:	2b00      	cmp	r3, #0
  40b796:	d0fb      	beq.n	40b790 <_write_r+0x18>
  40b798:	6033      	str	r3, [r6, #0]
  40b79a:	bd70      	pop	{r4, r5, r6, pc}
  40b79c:	20401850 	.word	0x20401850

0040b7a0 <__register_exitproc>:
  40b7a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40b7a4:	4c26      	ldr	r4, [pc, #152]	; (40b840 <__register_exitproc+0xa0>)
  40b7a6:	4606      	mov	r6, r0
  40b7a8:	4688      	mov	r8, r1
  40b7aa:	4691      	mov	r9, r2
  40b7ac:	6825      	ldr	r5, [r4, #0]
  40b7ae:	469a      	mov	sl, r3
  40b7b0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40b7b4:	2c00      	cmp	r4, #0
  40b7b6:	d03a      	beq.n	40b82e <__register_exitproc+0x8e>
  40b7b8:	6860      	ldr	r0, [r4, #4]
  40b7ba:	281f      	cmp	r0, #31
  40b7bc:	dc19      	bgt.n	40b7f2 <__register_exitproc+0x52>
  40b7be:	1c41      	adds	r1, r0, #1
  40b7c0:	b186      	cbz	r6, 40b7e4 <__register_exitproc+0x44>
  40b7c2:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40b7c6:	2201      	movs	r2, #1
  40b7c8:	2e02      	cmp	r6, #2
  40b7ca:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  40b7ce:	fa02 f200 	lsl.w	r2, r2, r0
  40b7d2:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
  40b7d6:	ea43 0302 	orr.w	r3, r3, r2
  40b7da:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
  40b7de:	f8c5 a108 	str.w	sl, [r5, #264]	; 0x108
  40b7e2:	d01e      	beq.n	40b822 <__register_exitproc+0x82>
  40b7e4:	1c83      	adds	r3, r0, #2
  40b7e6:	6061      	str	r1, [r4, #4]
  40b7e8:	2000      	movs	r0, #0
  40b7ea:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
  40b7ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b7f2:	4b14      	ldr	r3, [pc, #80]	; (40b844 <__register_exitproc+0xa4>)
  40b7f4:	b303      	cbz	r3, 40b838 <__register_exitproc+0x98>
  40b7f6:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40b7fa:	f7fe fdbd 	bl	40a378 <malloc>
  40b7fe:	4604      	mov	r4, r0
  40b800:	b1d0      	cbz	r0, 40b838 <__register_exitproc+0x98>
  40b802:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40b806:	2700      	movs	r7, #0
  40b808:	2101      	movs	r1, #1
  40b80a:	6003      	str	r3, [r0, #0]
  40b80c:	4638      	mov	r0, r7
  40b80e:	6067      	str	r7, [r4, #4]
  40b810:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40b814:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40b818:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40b81c:	2e00      	cmp	r6, #0
  40b81e:	d0e1      	beq.n	40b7e4 <__register_exitproc+0x44>
  40b820:	e7cf      	b.n	40b7c2 <__register_exitproc+0x22>
  40b822:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40b826:	431a      	orrs	r2, r3
  40b828:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40b82c:	e7da      	b.n	40b7e4 <__register_exitproc+0x44>
  40b82e:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40b832:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40b836:	e7bf      	b.n	40b7b8 <__register_exitproc+0x18>
  40b838:	f04f 30ff 	mov.w	r0, #4294967295
  40b83c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b840:	0040d364 	.word	0x0040d364
  40b844:	0040a379 	.word	0x0040a379

0040b848 <_calloc_r>:
  40b848:	b510      	push	{r4, lr}
  40b84a:	fb02 f101 	mul.w	r1, r2, r1
  40b84e:	f7fe fd9b 	bl	40a388 <_malloc_r>
  40b852:	4604      	mov	r4, r0
  40b854:	b168      	cbz	r0, 40b872 <_calloc_r+0x2a>
  40b856:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40b85a:	f022 0203 	bic.w	r2, r2, #3
  40b85e:	3a04      	subs	r2, #4
  40b860:	2a24      	cmp	r2, #36	; 0x24
  40b862:	d814      	bhi.n	40b88e <_calloc_r+0x46>
  40b864:	2a13      	cmp	r2, #19
  40b866:	d806      	bhi.n	40b876 <_calloc_r+0x2e>
  40b868:	4603      	mov	r3, r0
  40b86a:	2200      	movs	r2, #0
  40b86c:	601a      	str	r2, [r3, #0]
  40b86e:	605a      	str	r2, [r3, #4]
  40b870:	609a      	str	r2, [r3, #8]
  40b872:	4620      	mov	r0, r4
  40b874:	bd10      	pop	{r4, pc}
  40b876:	2100      	movs	r1, #0
  40b878:	2a1b      	cmp	r2, #27
  40b87a:	6001      	str	r1, [r0, #0]
  40b87c:	6041      	str	r1, [r0, #4]
  40b87e:	d90b      	bls.n	40b898 <_calloc_r+0x50>
  40b880:	2a24      	cmp	r2, #36	; 0x24
  40b882:	6081      	str	r1, [r0, #8]
  40b884:	60c1      	str	r1, [r0, #12]
  40b886:	d00a      	beq.n	40b89e <_calloc_r+0x56>
  40b888:	f100 0310 	add.w	r3, r0, #16
  40b88c:	e7ed      	b.n	40b86a <_calloc_r+0x22>
  40b88e:	2100      	movs	r1, #0
  40b890:	f7fb fbc6 	bl	407020 <memset>
  40b894:	4620      	mov	r0, r4
  40b896:	bd10      	pop	{r4, pc}
  40b898:	f100 0308 	add.w	r3, r0, #8
  40b89c:	e7e5      	b.n	40b86a <_calloc_r+0x22>
  40b89e:	6101      	str	r1, [r0, #16]
  40b8a0:	f100 0318 	add.w	r3, r0, #24
  40b8a4:	6141      	str	r1, [r0, #20]
  40b8a6:	e7e0      	b.n	40b86a <_calloc_r+0x22>

0040b8a8 <_close_r>:
  40b8a8:	b538      	push	{r3, r4, r5, lr}
  40b8aa:	2300      	movs	r3, #0
  40b8ac:	4c06      	ldr	r4, [pc, #24]	; (40b8c8 <_close_r+0x20>)
  40b8ae:	4605      	mov	r5, r0
  40b8b0:	4608      	mov	r0, r1
  40b8b2:	6023      	str	r3, [r4, #0]
  40b8b4:	f7f6 fec6 	bl	402644 <_close>
  40b8b8:	1c43      	adds	r3, r0, #1
  40b8ba:	d000      	beq.n	40b8be <_close_r+0x16>
  40b8bc:	bd38      	pop	{r3, r4, r5, pc}
  40b8be:	6823      	ldr	r3, [r4, #0]
  40b8c0:	2b00      	cmp	r3, #0
  40b8c2:	d0fb      	beq.n	40b8bc <_close_r+0x14>
  40b8c4:	602b      	str	r3, [r5, #0]
  40b8c6:	bd38      	pop	{r3, r4, r5, pc}
  40b8c8:	20401850 	.word	0x20401850

0040b8cc <_fclose_r>:
  40b8cc:	2900      	cmp	r1, #0
  40b8ce:	d03d      	beq.n	40b94c <_fclose_r+0x80>
  40b8d0:	b570      	push	{r4, r5, r6, lr}
  40b8d2:	4605      	mov	r5, r0
  40b8d4:	460c      	mov	r4, r1
  40b8d6:	b108      	cbz	r0, 40b8dc <_fclose_r+0x10>
  40b8d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b8da:	b37b      	cbz	r3, 40b93c <_fclose_r+0x70>
  40b8dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b8e0:	b90b      	cbnz	r3, 40b8e6 <_fclose_r+0x1a>
  40b8e2:	2000      	movs	r0, #0
  40b8e4:	bd70      	pop	{r4, r5, r6, pc}
  40b8e6:	4628      	mov	r0, r5
  40b8e8:	4621      	mov	r1, r4
  40b8ea:	f7fe f891 	bl	409a10 <__sflush_r>
  40b8ee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40b8f0:	4606      	mov	r6, r0
  40b8f2:	b133      	cbz	r3, 40b902 <_fclose_r+0x36>
  40b8f4:	4628      	mov	r0, r5
  40b8f6:	69e1      	ldr	r1, [r4, #28]
  40b8f8:	4798      	blx	r3
  40b8fa:	2800      	cmp	r0, #0
  40b8fc:	bfb8      	it	lt
  40b8fe:	f04f 36ff 	movlt.w	r6, #4294967295
  40b902:	89a3      	ldrh	r3, [r4, #12]
  40b904:	061b      	lsls	r3, r3, #24
  40b906:	d41c      	bmi.n	40b942 <_fclose_r+0x76>
  40b908:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40b90a:	b141      	cbz	r1, 40b91e <_fclose_r+0x52>
  40b90c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40b910:	4299      	cmp	r1, r3
  40b912:	d002      	beq.n	40b91a <_fclose_r+0x4e>
  40b914:	4628      	mov	r0, r5
  40b916:	f7fe fa27 	bl	409d68 <_free_r>
  40b91a:	2300      	movs	r3, #0
  40b91c:	6323      	str	r3, [r4, #48]	; 0x30
  40b91e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40b920:	b121      	cbz	r1, 40b92c <_fclose_r+0x60>
  40b922:	4628      	mov	r0, r5
  40b924:	f7fe fa20 	bl	409d68 <_free_r>
  40b928:	2300      	movs	r3, #0
  40b92a:	6463      	str	r3, [r4, #68]	; 0x44
  40b92c:	f7fe f9b4 	bl	409c98 <__sfp_lock_acquire>
  40b930:	2300      	movs	r3, #0
  40b932:	81a3      	strh	r3, [r4, #12]
  40b934:	f7fe f9b2 	bl	409c9c <__sfp_lock_release>
  40b938:	4630      	mov	r0, r6
  40b93a:	bd70      	pop	{r4, r5, r6, pc}
  40b93c:	f7fe f9a6 	bl	409c8c <__sinit>
  40b940:	e7cc      	b.n	40b8dc <_fclose_r+0x10>
  40b942:	4628      	mov	r0, r5
  40b944:	6921      	ldr	r1, [r4, #16]
  40b946:	f7fe fa0f 	bl	409d68 <_free_r>
  40b94a:	e7dd      	b.n	40b908 <_fclose_r+0x3c>
  40b94c:	2000      	movs	r0, #0
  40b94e:	4770      	bx	lr

0040b950 <_fstat_r>:
  40b950:	b538      	push	{r3, r4, r5, lr}
  40b952:	2300      	movs	r3, #0
  40b954:	4c07      	ldr	r4, [pc, #28]	; (40b974 <_fstat_r+0x24>)
  40b956:	4605      	mov	r5, r0
  40b958:	4608      	mov	r0, r1
  40b95a:	4611      	mov	r1, r2
  40b95c:	6023      	str	r3, [r4, #0]
  40b95e:	f7f6 fe7d 	bl	40265c <_fstat>
  40b962:	1c43      	adds	r3, r0, #1
  40b964:	d000      	beq.n	40b968 <_fstat_r+0x18>
  40b966:	bd38      	pop	{r3, r4, r5, pc}
  40b968:	6823      	ldr	r3, [r4, #0]
  40b96a:	2b00      	cmp	r3, #0
  40b96c:	d0fb      	beq.n	40b966 <_fstat_r+0x16>
  40b96e:	602b      	str	r3, [r5, #0]
  40b970:	bd38      	pop	{r3, r4, r5, pc}
  40b972:	bf00      	nop
  40b974:	20401850 	.word	0x20401850

0040b978 <_isatty_r>:
  40b978:	b538      	push	{r3, r4, r5, lr}
  40b97a:	2300      	movs	r3, #0
  40b97c:	4c06      	ldr	r4, [pc, #24]	; (40b998 <_isatty_r+0x20>)
  40b97e:	4605      	mov	r5, r0
  40b980:	4608      	mov	r0, r1
  40b982:	6023      	str	r3, [r4, #0]
  40b984:	f7f6 fe7a 	bl	40267c <_isatty>
  40b988:	1c43      	adds	r3, r0, #1
  40b98a:	d000      	beq.n	40b98e <_isatty_r+0x16>
  40b98c:	bd38      	pop	{r3, r4, r5, pc}
  40b98e:	6823      	ldr	r3, [r4, #0]
  40b990:	2b00      	cmp	r3, #0
  40b992:	d0fb      	beq.n	40b98c <_isatty_r+0x14>
  40b994:	602b      	str	r3, [r5, #0]
  40b996:	bd38      	pop	{r3, r4, r5, pc}
  40b998:	20401850 	.word	0x20401850

0040b99c <_lseek_r>:
  40b99c:	b570      	push	{r4, r5, r6, lr}
  40b99e:	4c08      	ldr	r4, [pc, #32]	; (40b9c0 <_lseek_r+0x24>)
  40b9a0:	2500      	movs	r5, #0
  40b9a2:	4606      	mov	r6, r0
  40b9a4:	4608      	mov	r0, r1
  40b9a6:	4611      	mov	r1, r2
  40b9a8:	461a      	mov	r2, r3
  40b9aa:	6025      	str	r5, [r4, #0]
  40b9ac:	f7f6 fe72 	bl	402694 <_lseek>
  40b9b0:	1c43      	adds	r3, r0, #1
  40b9b2:	d000      	beq.n	40b9b6 <_lseek_r+0x1a>
  40b9b4:	bd70      	pop	{r4, r5, r6, pc}
  40b9b6:	6823      	ldr	r3, [r4, #0]
  40b9b8:	2b00      	cmp	r3, #0
  40b9ba:	d0fb      	beq.n	40b9b4 <_lseek_r+0x18>
  40b9bc:	6033      	str	r3, [r6, #0]
  40b9be:	bd70      	pop	{r4, r5, r6, pc}
  40b9c0:	20401850 	.word	0x20401850

0040b9c4 <_read_r>:
  40b9c4:	b570      	push	{r4, r5, r6, lr}
  40b9c6:	4c08      	ldr	r4, [pc, #32]	; (40b9e8 <_read_r+0x24>)
  40b9c8:	2500      	movs	r5, #0
  40b9ca:	4606      	mov	r6, r0
  40b9cc:	4608      	mov	r0, r1
  40b9ce:	4611      	mov	r1, r2
  40b9d0:	461a      	mov	r2, r3
  40b9d2:	6025      	str	r5, [r4, #0]
  40b9d4:	f7f4 fd9a 	bl	40050c <_read>
  40b9d8:	1c43      	adds	r3, r0, #1
  40b9da:	d000      	beq.n	40b9de <_read_r+0x1a>
  40b9dc:	bd70      	pop	{r4, r5, r6, pc}
  40b9de:	6823      	ldr	r3, [r4, #0]
  40b9e0:	2b00      	cmp	r3, #0
  40b9e2:	d0fb      	beq.n	40b9dc <_read_r+0x18>
  40b9e4:	6033      	str	r3, [r6, #0]
  40b9e6:	bd70      	pop	{r4, r5, r6, pc}
  40b9e8:	20401850 	.word	0x20401850

0040b9ec <__aeabi_drsub>:
  40b9ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40b9f0:	e002      	b.n	40b9f8 <__adddf3>
  40b9f2:	bf00      	nop

0040b9f4 <__aeabi_dsub>:
  40b9f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040b9f8 <__adddf3>:
  40b9f8:	b530      	push	{r4, r5, lr}
  40b9fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40b9fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40ba02:	ea94 0f05 	teq	r4, r5
  40ba06:	bf08      	it	eq
  40ba08:	ea90 0f02 	teqeq	r0, r2
  40ba0c:	bf1f      	itttt	ne
  40ba0e:	ea54 0c00 	orrsne.w	ip, r4, r0
  40ba12:	ea55 0c02 	orrsne.w	ip, r5, r2
  40ba16:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40ba1a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40ba1e:	f000 80e2 	beq.w	40bbe6 <__adddf3+0x1ee>
  40ba22:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40ba26:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40ba2a:	bfb8      	it	lt
  40ba2c:	426d      	neglt	r5, r5
  40ba2e:	dd0c      	ble.n	40ba4a <__adddf3+0x52>
  40ba30:	442c      	add	r4, r5
  40ba32:	ea80 0202 	eor.w	r2, r0, r2
  40ba36:	ea81 0303 	eor.w	r3, r1, r3
  40ba3a:	ea82 0000 	eor.w	r0, r2, r0
  40ba3e:	ea83 0101 	eor.w	r1, r3, r1
  40ba42:	ea80 0202 	eor.w	r2, r0, r2
  40ba46:	ea81 0303 	eor.w	r3, r1, r3
  40ba4a:	2d36      	cmp	r5, #54	; 0x36
  40ba4c:	bf88      	it	hi
  40ba4e:	bd30      	pophi	{r4, r5, pc}
  40ba50:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40ba54:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40ba58:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40ba5c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40ba60:	d002      	beq.n	40ba68 <__adddf3+0x70>
  40ba62:	4240      	negs	r0, r0
  40ba64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40ba68:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40ba6c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40ba70:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40ba74:	d002      	beq.n	40ba7c <__adddf3+0x84>
  40ba76:	4252      	negs	r2, r2
  40ba78:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40ba7c:	ea94 0f05 	teq	r4, r5
  40ba80:	f000 80a7 	beq.w	40bbd2 <__adddf3+0x1da>
  40ba84:	f1a4 0401 	sub.w	r4, r4, #1
  40ba88:	f1d5 0e20 	rsbs	lr, r5, #32
  40ba8c:	db0d      	blt.n	40baaa <__adddf3+0xb2>
  40ba8e:	fa02 fc0e 	lsl.w	ip, r2, lr
  40ba92:	fa22 f205 	lsr.w	r2, r2, r5
  40ba96:	1880      	adds	r0, r0, r2
  40ba98:	f141 0100 	adc.w	r1, r1, #0
  40ba9c:	fa03 f20e 	lsl.w	r2, r3, lr
  40baa0:	1880      	adds	r0, r0, r2
  40baa2:	fa43 f305 	asr.w	r3, r3, r5
  40baa6:	4159      	adcs	r1, r3
  40baa8:	e00e      	b.n	40bac8 <__adddf3+0xd0>
  40baaa:	f1a5 0520 	sub.w	r5, r5, #32
  40baae:	f10e 0e20 	add.w	lr, lr, #32
  40bab2:	2a01      	cmp	r2, #1
  40bab4:	fa03 fc0e 	lsl.w	ip, r3, lr
  40bab8:	bf28      	it	cs
  40baba:	f04c 0c02 	orrcs.w	ip, ip, #2
  40babe:	fa43 f305 	asr.w	r3, r3, r5
  40bac2:	18c0      	adds	r0, r0, r3
  40bac4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40bac8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40bacc:	d507      	bpl.n	40bade <__adddf3+0xe6>
  40bace:	f04f 0e00 	mov.w	lr, #0
  40bad2:	f1dc 0c00 	rsbs	ip, ip, #0
  40bad6:	eb7e 0000 	sbcs.w	r0, lr, r0
  40bada:	eb6e 0101 	sbc.w	r1, lr, r1
  40bade:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40bae2:	d31b      	bcc.n	40bb1c <__adddf3+0x124>
  40bae4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40bae8:	d30c      	bcc.n	40bb04 <__adddf3+0x10c>
  40baea:	0849      	lsrs	r1, r1, #1
  40baec:	ea5f 0030 	movs.w	r0, r0, rrx
  40baf0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40baf4:	f104 0401 	add.w	r4, r4, #1
  40baf8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40bafc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40bb00:	f080 809a 	bcs.w	40bc38 <__adddf3+0x240>
  40bb04:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40bb08:	bf08      	it	eq
  40bb0a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40bb0e:	f150 0000 	adcs.w	r0, r0, #0
  40bb12:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40bb16:	ea41 0105 	orr.w	r1, r1, r5
  40bb1a:	bd30      	pop	{r4, r5, pc}
  40bb1c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40bb20:	4140      	adcs	r0, r0
  40bb22:	eb41 0101 	adc.w	r1, r1, r1
  40bb26:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40bb2a:	f1a4 0401 	sub.w	r4, r4, #1
  40bb2e:	d1e9      	bne.n	40bb04 <__adddf3+0x10c>
  40bb30:	f091 0f00 	teq	r1, #0
  40bb34:	bf04      	itt	eq
  40bb36:	4601      	moveq	r1, r0
  40bb38:	2000      	moveq	r0, #0
  40bb3a:	fab1 f381 	clz	r3, r1
  40bb3e:	bf08      	it	eq
  40bb40:	3320      	addeq	r3, #32
  40bb42:	f1a3 030b 	sub.w	r3, r3, #11
  40bb46:	f1b3 0220 	subs.w	r2, r3, #32
  40bb4a:	da0c      	bge.n	40bb66 <__adddf3+0x16e>
  40bb4c:	320c      	adds	r2, #12
  40bb4e:	dd08      	ble.n	40bb62 <__adddf3+0x16a>
  40bb50:	f102 0c14 	add.w	ip, r2, #20
  40bb54:	f1c2 020c 	rsb	r2, r2, #12
  40bb58:	fa01 f00c 	lsl.w	r0, r1, ip
  40bb5c:	fa21 f102 	lsr.w	r1, r1, r2
  40bb60:	e00c      	b.n	40bb7c <__adddf3+0x184>
  40bb62:	f102 0214 	add.w	r2, r2, #20
  40bb66:	bfd8      	it	le
  40bb68:	f1c2 0c20 	rsble	ip, r2, #32
  40bb6c:	fa01 f102 	lsl.w	r1, r1, r2
  40bb70:	fa20 fc0c 	lsr.w	ip, r0, ip
  40bb74:	bfdc      	itt	le
  40bb76:	ea41 010c 	orrle.w	r1, r1, ip
  40bb7a:	4090      	lslle	r0, r2
  40bb7c:	1ae4      	subs	r4, r4, r3
  40bb7e:	bfa2      	ittt	ge
  40bb80:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40bb84:	4329      	orrge	r1, r5
  40bb86:	bd30      	popge	{r4, r5, pc}
  40bb88:	ea6f 0404 	mvn.w	r4, r4
  40bb8c:	3c1f      	subs	r4, #31
  40bb8e:	da1c      	bge.n	40bbca <__adddf3+0x1d2>
  40bb90:	340c      	adds	r4, #12
  40bb92:	dc0e      	bgt.n	40bbb2 <__adddf3+0x1ba>
  40bb94:	f104 0414 	add.w	r4, r4, #20
  40bb98:	f1c4 0220 	rsb	r2, r4, #32
  40bb9c:	fa20 f004 	lsr.w	r0, r0, r4
  40bba0:	fa01 f302 	lsl.w	r3, r1, r2
  40bba4:	ea40 0003 	orr.w	r0, r0, r3
  40bba8:	fa21 f304 	lsr.w	r3, r1, r4
  40bbac:	ea45 0103 	orr.w	r1, r5, r3
  40bbb0:	bd30      	pop	{r4, r5, pc}
  40bbb2:	f1c4 040c 	rsb	r4, r4, #12
  40bbb6:	f1c4 0220 	rsb	r2, r4, #32
  40bbba:	fa20 f002 	lsr.w	r0, r0, r2
  40bbbe:	fa01 f304 	lsl.w	r3, r1, r4
  40bbc2:	ea40 0003 	orr.w	r0, r0, r3
  40bbc6:	4629      	mov	r1, r5
  40bbc8:	bd30      	pop	{r4, r5, pc}
  40bbca:	fa21 f004 	lsr.w	r0, r1, r4
  40bbce:	4629      	mov	r1, r5
  40bbd0:	bd30      	pop	{r4, r5, pc}
  40bbd2:	f094 0f00 	teq	r4, #0
  40bbd6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40bbda:	bf06      	itte	eq
  40bbdc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40bbe0:	3401      	addeq	r4, #1
  40bbe2:	3d01      	subne	r5, #1
  40bbe4:	e74e      	b.n	40ba84 <__adddf3+0x8c>
  40bbe6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40bbea:	bf18      	it	ne
  40bbec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40bbf0:	d029      	beq.n	40bc46 <__adddf3+0x24e>
  40bbf2:	ea94 0f05 	teq	r4, r5
  40bbf6:	bf08      	it	eq
  40bbf8:	ea90 0f02 	teqeq	r0, r2
  40bbfc:	d005      	beq.n	40bc0a <__adddf3+0x212>
  40bbfe:	ea54 0c00 	orrs.w	ip, r4, r0
  40bc02:	bf04      	itt	eq
  40bc04:	4619      	moveq	r1, r3
  40bc06:	4610      	moveq	r0, r2
  40bc08:	bd30      	pop	{r4, r5, pc}
  40bc0a:	ea91 0f03 	teq	r1, r3
  40bc0e:	bf1e      	ittt	ne
  40bc10:	2100      	movne	r1, #0
  40bc12:	2000      	movne	r0, #0
  40bc14:	bd30      	popne	{r4, r5, pc}
  40bc16:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40bc1a:	d105      	bne.n	40bc28 <__adddf3+0x230>
  40bc1c:	0040      	lsls	r0, r0, #1
  40bc1e:	4149      	adcs	r1, r1
  40bc20:	bf28      	it	cs
  40bc22:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40bc26:	bd30      	pop	{r4, r5, pc}
  40bc28:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40bc2c:	bf3c      	itt	cc
  40bc2e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40bc32:	bd30      	popcc	{r4, r5, pc}
  40bc34:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40bc38:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40bc3c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40bc40:	f04f 0000 	mov.w	r0, #0
  40bc44:	bd30      	pop	{r4, r5, pc}
  40bc46:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40bc4a:	bf1a      	itte	ne
  40bc4c:	4619      	movne	r1, r3
  40bc4e:	4610      	movne	r0, r2
  40bc50:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40bc54:	bf1c      	itt	ne
  40bc56:	460b      	movne	r3, r1
  40bc58:	4602      	movne	r2, r0
  40bc5a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40bc5e:	bf06      	itte	eq
  40bc60:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40bc64:	ea91 0f03 	teqeq	r1, r3
  40bc68:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40bc6c:	bd30      	pop	{r4, r5, pc}
  40bc6e:	bf00      	nop

0040bc70 <__aeabi_ui2d>:
  40bc70:	f090 0f00 	teq	r0, #0
  40bc74:	bf04      	itt	eq
  40bc76:	2100      	moveq	r1, #0
  40bc78:	4770      	bxeq	lr
  40bc7a:	b530      	push	{r4, r5, lr}
  40bc7c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40bc80:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40bc84:	f04f 0500 	mov.w	r5, #0
  40bc88:	f04f 0100 	mov.w	r1, #0
  40bc8c:	e750      	b.n	40bb30 <__adddf3+0x138>
  40bc8e:	bf00      	nop

0040bc90 <__aeabi_i2d>:
  40bc90:	f090 0f00 	teq	r0, #0
  40bc94:	bf04      	itt	eq
  40bc96:	2100      	moveq	r1, #0
  40bc98:	4770      	bxeq	lr
  40bc9a:	b530      	push	{r4, r5, lr}
  40bc9c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40bca0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40bca4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40bca8:	bf48      	it	mi
  40bcaa:	4240      	negmi	r0, r0
  40bcac:	f04f 0100 	mov.w	r1, #0
  40bcb0:	e73e      	b.n	40bb30 <__adddf3+0x138>
  40bcb2:	bf00      	nop

0040bcb4 <__aeabi_f2d>:
  40bcb4:	0042      	lsls	r2, r0, #1
  40bcb6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40bcba:	ea4f 0131 	mov.w	r1, r1, rrx
  40bcbe:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40bcc2:	bf1f      	itttt	ne
  40bcc4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40bcc8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40bccc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40bcd0:	4770      	bxne	lr
  40bcd2:	f092 0f00 	teq	r2, #0
  40bcd6:	bf14      	ite	ne
  40bcd8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40bcdc:	4770      	bxeq	lr
  40bcde:	b530      	push	{r4, r5, lr}
  40bce0:	f44f 7460 	mov.w	r4, #896	; 0x380
  40bce4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40bce8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40bcec:	e720      	b.n	40bb30 <__adddf3+0x138>
  40bcee:	bf00      	nop

0040bcf0 <__aeabi_ul2d>:
  40bcf0:	ea50 0201 	orrs.w	r2, r0, r1
  40bcf4:	bf08      	it	eq
  40bcf6:	4770      	bxeq	lr
  40bcf8:	b530      	push	{r4, r5, lr}
  40bcfa:	f04f 0500 	mov.w	r5, #0
  40bcfe:	e00a      	b.n	40bd16 <__aeabi_l2d+0x16>

0040bd00 <__aeabi_l2d>:
  40bd00:	ea50 0201 	orrs.w	r2, r0, r1
  40bd04:	bf08      	it	eq
  40bd06:	4770      	bxeq	lr
  40bd08:	b530      	push	{r4, r5, lr}
  40bd0a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40bd0e:	d502      	bpl.n	40bd16 <__aeabi_l2d+0x16>
  40bd10:	4240      	negs	r0, r0
  40bd12:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40bd16:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40bd1a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40bd1e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40bd22:	f43f aedc 	beq.w	40bade <__adddf3+0xe6>
  40bd26:	f04f 0203 	mov.w	r2, #3
  40bd2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40bd2e:	bf18      	it	ne
  40bd30:	3203      	addne	r2, #3
  40bd32:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40bd36:	bf18      	it	ne
  40bd38:	3203      	addne	r2, #3
  40bd3a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40bd3e:	f1c2 0320 	rsb	r3, r2, #32
  40bd42:	fa00 fc03 	lsl.w	ip, r0, r3
  40bd46:	fa20 f002 	lsr.w	r0, r0, r2
  40bd4a:	fa01 fe03 	lsl.w	lr, r1, r3
  40bd4e:	ea40 000e 	orr.w	r0, r0, lr
  40bd52:	fa21 f102 	lsr.w	r1, r1, r2
  40bd56:	4414      	add	r4, r2
  40bd58:	e6c1      	b.n	40bade <__adddf3+0xe6>
  40bd5a:	bf00      	nop

0040bd5c <__aeabi_dmul>:
  40bd5c:	b570      	push	{r4, r5, r6, lr}
  40bd5e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40bd62:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40bd66:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40bd6a:	bf1d      	ittte	ne
  40bd6c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40bd70:	ea94 0f0c 	teqne	r4, ip
  40bd74:	ea95 0f0c 	teqne	r5, ip
  40bd78:	f000 f8de 	bleq	40bf38 <__aeabi_dmul+0x1dc>
  40bd7c:	442c      	add	r4, r5
  40bd7e:	ea81 0603 	eor.w	r6, r1, r3
  40bd82:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40bd86:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40bd8a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40bd8e:	bf18      	it	ne
  40bd90:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40bd94:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40bd98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40bd9c:	d038      	beq.n	40be10 <__aeabi_dmul+0xb4>
  40bd9e:	fba0 ce02 	umull	ip, lr, r0, r2
  40bda2:	f04f 0500 	mov.w	r5, #0
  40bda6:	fbe1 e502 	umlal	lr, r5, r1, r2
  40bdaa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40bdae:	fbe0 e503 	umlal	lr, r5, r0, r3
  40bdb2:	f04f 0600 	mov.w	r6, #0
  40bdb6:	fbe1 5603 	umlal	r5, r6, r1, r3
  40bdba:	f09c 0f00 	teq	ip, #0
  40bdbe:	bf18      	it	ne
  40bdc0:	f04e 0e01 	orrne.w	lr, lr, #1
  40bdc4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40bdc8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40bdcc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40bdd0:	d204      	bcs.n	40bddc <__aeabi_dmul+0x80>
  40bdd2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40bdd6:	416d      	adcs	r5, r5
  40bdd8:	eb46 0606 	adc.w	r6, r6, r6
  40bddc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40bde0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40bde4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40bde8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40bdec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40bdf0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40bdf4:	bf88      	it	hi
  40bdf6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40bdfa:	d81e      	bhi.n	40be3a <__aeabi_dmul+0xde>
  40bdfc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40be00:	bf08      	it	eq
  40be02:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40be06:	f150 0000 	adcs.w	r0, r0, #0
  40be0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40be0e:	bd70      	pop	{r4, r5, r6, pc}
  40be10:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40be14:	ea46 0101 	orr.w	r1, r6, r1
  40be18:	ea40 0002 	orr.w	r0, r0, r2
  40be1c:	ea81 0103 	eor.w	r1, r1, r3
  40be20:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40be24:	bfc2      	ittt	gt
  40be26:	ebd4 050c 	rsbsgt	r5, r4, ip
  40be2a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40be2e:	bd70      	popgt	{r4, r5, r6, pc}
  40be30:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40be34:	f04f 0e00 	mov.w	lr, #0
  40be38:	3c01      	subs	r4, #1
  40be3a:	f300 80ab 	bgt.w	40bf94 <__aeabi_dmul+0x238>
  40be3e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40be42:	bfde      	ittt	le
  40be44:	2000      	movle	r0, #0
  40be46:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40be4a:	bd70      	pople	{r4, r5, r6, pc}
  40be4c:	f1c4 0400 	rsb	r4, r4, #0
  40be50:	3c20      	subs	r4, #32
  40be52:	da35      	bge.n	40bec0 <__aeabi_dmul+0x164>
  40be54:	340c      	adds	r4, #12
  40be56:	dc1b      	bgt.n	40be90 <__aeabi_dmul+0x134>
  40be58:	f104 0414 	add.w	r4, r4, #20
  40be5c:	f1c4 0520 	rsb	r5, r4, #32
  40be60:	fa00 f305 	lsl.w	r3, r0, r5
  40be64:	fa20 f004 	lsr.w	r0, r0, r4
  40be68:	fa01 f205 	lsl.w	r2, r1, r5
  40be6c:	ea40 0002 	orr.w	r0, r0, r2
  40be70:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40be74:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40be78:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40be7c:	fa21 f604 	lsr.w	r6, r1, r4
  40be80:	eb42 0106 	adc.w	r1, r2, r6
  40be84:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40be88:	bf08      	it	eq
  40be8a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40be8e:	bd70      	pop	{r4, r5, r6, pc}
  40be90:	f1c4 040c 	rsb	r4, r4, #12
  40be94:	f1c4 0520 	rsb	r5, r4, #32
  40be98:	fa00 f304 	lsl.w	r3, r0, r4
  40be9c:	fa20 f005 	lsr.w	r0, r0, r5
  40bea0:	fa01 f204 	lsl.w	r2, r1, r4
  40bea4:	ea40 0002 	orr.w	r0, r0, r2
  40bea8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40beac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40beb0:	f141 0100 	adc.w	r1, r1, #0
  40beb4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40beb8:	bf08      	it	eq
  40beba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40bebe:	bd70      	pop	{r4, r5, r6, pc}
  40bec0:	f1c4 0520 	rsb	r5, r4, #32
  40bec4:	fa00 f205 	lsl.w	r2, r0, r5
  40bec8:	ea4e 0e02 	orr.w	lr, lr, r2
  40becc:	fa20 f304 	lsr.w	r3, r0, r4
  40bed0:	fa01 f205 	lsl.w	r2, r1, r5
  40bed4:	ea43 0302 	orr.w	r3, r3, r2
  40bed8:	fa21 f004 	lsr.w	r0, r1, r4
  40bedc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40bee0:	fa21 f204 	lsr.w	r2, r1, r4
  40bee4:	ea20 0002 	bic.w	r0, r0, r2
  40bee8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40beec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40bef0:	bf08      	it	eq
  40bef2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40bef6:	bd70      	pop	{r4, r5, r6, pc}
  40bef8:	f094 0f00 	teq	r4, #0
  40befc:	d10f      	bne.n	40bf1e <__aeabi_dmul+0x1c2>
  40befe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40bf02:	0040      	lsls	r0, r0, #1
  40bf04:	eb41 0101 	adc.w	r1, r1, r1
  40bf08:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40bf0c:	bf08      	it	eq
  40bf0e:	3c01      	subeq	r4, #1
  40bf10:	d0f7      	beq.n	40bf02 <__aeabi_dmul+0x1a6>
  40bf12:	ea41 0106 	orr.w	r1, r1, r6
  40bf16:	f095 0f00 	teq	r5, #0
  40bf1a:	bf18      	it	ne
  40bf1c:	4770      	bxne	lr
  40bf1e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40bf22:	0052      	lsls	r2, r2, #1
  40bf24:	eb43 0303 	adc.w	r3, r3, r3
  40bf28:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40bf2c:	bf08      	it	eq
  40bf2e:	3d01      	subeq	r5, #1
  40bf30:	d0f7      	beq.n	40bf22 <__aeabi_dmul+0x1c6>
  40bf32:	ea43 0306 	orr.w	r3, r3, r6
  40bf36:	4770      	bx	lr
  40bf38:	ea94 0f0c 	teq	r4, ip
  40bf3c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40bf40:	bf18      	it	ne
  40bf42:	ea95 0f0c 	teqne	r5, ip
  40bf46:	d00c      	beq.n	40bf62 <__aeabi_dmul+0x206>
  40bf48:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40bf4c:	bf18      	it	ne
  40bf4e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40bf52:	d1d1      	bne.n	40bef8 <__aeabi_dmul+0x19c>
  40bf54:	ea81 0103 	eor.w	r1, r1, r3
  40bf58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40bf5c:	f04f 0000 	mov.w	r0, #0
  40bf60:	bd70      	pop	{r4, r5, r6, pc}
  40bf62:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40bf66:	bf06      	itte	eq
  40bf68:	4610      	moveq	r0, r2
  40bf6a:	4619      	moveq	r1, r3
  40bf6c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40bf70:	d019      	beq.n	40bfa6 <__aeabi_dmul+0x24a>
  40bf72:	ea94 0f0c 	teq	r4, ip
  40bf76:	d102      	bne.n	40bf7e <__aeabi_dmul+0x222>
  40bf78:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40bf7c:	d113      	bne.n	40bfa6 <__aeabi_dmul+0x24a>
  40bf7e:	ea95 0f0c 	teq	r5, ip
  40bf82:	d105      	bne.n	40bf90 <__aeabi_dmul+0x234>
  40bf84:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40bf88:	bf1c      	itt	ne
  40bf8a:	4610      	movne	r0, r2
  40bf8c:	4619      	movne	r1, r3
  40bf8e:	d10a      	bne.n	40bfa6 <__aeabi_dmul+0x24a>
  40bf90:	ea81 0103 	eor.w	r1, r1, r3
  40bf94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40bf98:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40bf9c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40bfa0:	f04f 0000 	mov.w	r0, #0
  40bfa4:	bd70      	pop	{r4, r5, r6, pc}
  40bfa6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40bfaa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40bfae:	bd70      	pop	{r4, r5, r6, pc}

0040bfb0 <__aeabi_ddiv>:
  40bfb0:	b570      	push	{r4, r5, r6, lr}
  40bfb2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40bfb6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40bfba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40bfbe:	bf1d      	ittte	ne
  40bfc0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40bfc4:	ea94 0f0c 	teqne	r4, ip
  40bfc8:	ea95 0f0c 	teqne	r5, ip
  40bfcc:	f000 f8a7 	bleq	40c11e <__aeabi_ddiv+0x16e>
  40bfd0:	eba4 0405 	sub.w	r4, r4, r5
  40bfd4:	ea81 0e03 	eor.w	lr, r1, r3
  40bfd8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40bfdc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40bfe0:	f000 8088 	beq.w	40c0f4 <__aeabi_ddiv+0x144>
  40bfe4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40bfe8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40bfec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40bff0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40bff4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40bff8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40bffc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40c000:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40c004:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40c008:	429d      	cmp	r5, r3
  40c00a:	bf08      	it	eq
  40c00c:	4296      	cmpeq	r6, r2
  40c00e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40c012:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40c016:	d202      	bcs.n	40c01e <__aeabi_ddiv+0x6e>
  40c018:	085b      	lsrs	r3, r3, #1
  40c01a:	ea4f 0232 	mov.w	r2, r2, rrx
  40c01e:	1ab6      	subs	r6, r6, r2
  40c020:	eb65 0503 	sbc.w	r5, r5, r3
  40c024:	085b      	lsrs	r3, r3, #1
  40c026:	ea4f 0232 	mov.w	r2, r2, rrx
  40c02a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40c02e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40c032:	ebb6 0e02 	subs.w	lr, r6, r2
  40c036:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c03a:	bf22      	ittt	cs
  40c03c:	1ab6      	subcs	r6, r6, r2
  40c03e:	4675      	movcs	r5, lr
  40c040:	ea40 000c 	orrcs.w	r0, r0, ip
  40c044:	085b      	lsrs	r3, r3, #1
  40c046:	ea4f 0232 	mov.w	r2, r2, rrx
  40c04a:	ebb6 0e02 	subs.w	lr, r6, r2
  40c04e:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c052:	bf22      	ittt	cs
  40c054:	1ab6      	subcs	r6, r6, r2
  40c056:	4675      	movcs	r5, lr
  40c058:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40c05c:	085b      	lsrs	r3, r3, #1
  40c05e:	ea4f 0232 	mov.w	r2, r2, rrx
  40c062:	ebb6 0e02 	subs.w	lr, r6, r2
  40c066:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c06a:	bf22      	ittt	cs
  40c06c:	1ab6      	subcs	r6, r6, r2
  40c06e:	4675      	movcs	r5, lr
  40c070:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40c074:	085b      	lsrs	r3, r3, #1
  40c076:	ea4f 0232 	mov.w	r2, r2, rrx
  40c07a:	ebb6 0e02 	subs.w	lr, r6, r2
  40c07e:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c082:	bf22      	ittt	cs
  40c084:	1ab6      	subcs	r6, r6, r2
  40c086:	4675      	movcs	r5, lr
  40c088:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40c08c:	ea55 0e06 	orrs.w	lr, r5, r6
  40c090:	d018      	beq.n	40c0c4 <__aeabi_ddiv+0x114>
  40c092:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40c096:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40c09a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40c09e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40c0a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40c0a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40c0aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40c0ae:	d1c0      	bne.n	40c032 <__aeabi_ddiv+0x82>
  40c0b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c0b4:	d10b      	bne.n	40c0ce <__aeabi_ddiv+0x11e>
  40c0b6:	ea41 0100 	orr.w	r1, r1, r0
  40c0ba:	f04f 0000 	mov.w	r0, #0
  40c0be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40c0c2:	e7b6      	b.n	40c032 <__aeabi_ddiv+0x82>
  40c0c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c0c8:	bf04      	itt	eq
  40c0ca:	4301      	orreq	r1, r0
  40c0cc:	2000      	moveq	r0, #0
  40c0ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40c0d2:	bf88      	it	hi
  40c0d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40c0d8:	f63f aeaf 	bhi.w	40be3a <__aeabi_dmul+0xde>
  40c0dc:	ebb5 0c03 	subs.w	ip, r5, r3
  40c0e0:	bf04      	itt	eq
  40c0e2:	ebb6 0c02 	subseq.w	ip, r6, r2
  40c0e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40c0ea:	f150 0000 	adcs.w	r0, r0, #0
  40c0ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40c0f2:	bd70      	pop	{r4, r5, r6, pc}
  40c0f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40c0f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40c0fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40c100:	bfc2      	ittt	gt
  40c102:	ebd4 050c 	rsbsgt	r5, r4, ip
  40c106:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40c10a:	bd70      	popgt	{r4, r5, r6, pc}
  40c10c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40c110:	f04f 0e00 	mov.w	lr, #0
  40c114:	3c01      	subs	r4, #1
  40c116:	e690      	b.n	40be3a <__aeabi_dmul+0xde>
  40c118:	ea45 0e06 	orr.w	lr, r5, r6
  40c11c:	e68d      	b.n	40be3a <__aeabi_dmul+0xde>
  40c11e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40c122:	ea94 0f0c 	teq	r4, ip
  40c126:	bf08      	it	eq
  40c128:	ea95 0f0c 	teqeq	r5, ip
  40c12c:	f43f af3b 	beq.w	40bfa6 <__aeabi_dmul+0x24a>
  40c130:	ea94 0f0c 	teq	r4, ip
  40c134:	d10a      	bne.n	40c14c <__aeabi_ddiv+0x19c>
  40c136:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40c13a:	f47f af34 	bne.w	40bfa6 <__aeabi_dmul+0x24a>
  40c13e:	ea95 0f0c 	teq	r5, ip
  40c142:	f47f af25 	bne.w	40bf90 <__aeabi_dmul+0x234>
  40c146:	4610      	mov	r0, r2
  40c148:	4619      	mov	r1, r3
  40c14a:	e72c      	b.n	40bfa6 <__aeabi_dmul+0x24a>
  40c14c:	ea95 0f0c 	teq	r5, ip
  40c150:	d106      	bne.n	40c160 <__aeabi_ddiv+0x1b0>
  40c152:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40c156:	f43f aefd 	beq.w	40bf54 <__aeabi_dmul+0x1f8>
  40c15a:	4610      	mov	r0, r2
  40c15c:	4619      	mov	r1, r3
  40c15e:	e722      	b.n	40bfa6 <__aeabi_dmul+0x24a>
  40c160:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40c164:	bf18      	it	ne
  40c166:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40c16a:	f47f aec5 	bne.w	40bef8 <__aeabi_dmul+0x19c>
  40c16e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40c172:	f47f af0d 	bne.w	40bf90 <__aeabi_dmul+0x234>
  40c176:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40c17a:	f47f aeeb 	bne.w	40bf54 <__aeabi_dmul+0x1f8>
  40c17e:	e712      	b.n	40bfa6 <__aeabi_dmul+0x24a>

0040c180 <__gedf2>:
  40c180:	f04f 3cff 	mov.w	ip, #4294967295
  40c184:	e006      	b.n	40c194 <__cmpdf2+0x4>
  40c186:	bf00      	nop

0040c188 <__ledf2>:
  40c188:	f04f 0c01 	mov.w	ip, #1
  40c18c:	e002      	b.n	40c194 <__cmpdf2+0x4>
  40c18e:	bf00      	nop

0040c190 <__cmpdf2>:
  40c190:	f04f 0c01 	mov.w	ip, #1
  40c194:	f84d cd04 	str.w	ip, [sp, #-4]!
  40c198:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40c19c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c1a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40c1a4:	bf18      	it	ne
  40c1a6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40c1aa:	d01b      	beq.n	40c1e4 <__cmpdf2+0x54>
  40c1ac:	b001      	add	sp, #4
  40c1ae:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40c1b2:	bf0c      	ite	eq
  40c1b4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40c1b8:	ea91 0f03 	teqne	r1, r3
  40c1bc:	bf02      	ittt	eq
  40c1be:	ea90 0f02 	teqeq	r0, r2
  40c1c2:	2000      	moveq	r0, #0
  40c1c4:	4770      	bxeq	lr
  40c1c6:	f110 0f00 	cmn.w	r0, #0
  40c1ca:	ea91 0f03 	teq	r1, r3
  40c1ce:	bf58      	it	pl
  40c1d0:	4299      	cmppl	r1, r3
  40c1d2:	bf08      	it	eq
  40c1d4:	4290      	cmpeq	r0, r2
  40c1d6:	bf2c      	ite	cs
  40c1d8:	17d8      	asrcs	r0, r3, #31
  40c1da:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40c1de:	f040 0001 	orr.w	r0, r0, #1
  40c1e2:	4770      	bx	lr
  40c1e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40c1e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c1ec:	d102      	bne.n	40c1f4 <__cmpdf2+0x64>
  40c1ee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40c1f2:	d107      	bne.n	40c204 <__cmpdf2+0x74>
  40c1f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40c1f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c1fc:	d1d6      	bne.n	40c1ac <__cmpdf2+0x1c>
  40c1fe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40c202:	d0d3      	beq.n	40c1ac <__cmpdf2+0x1c>
  40c204:	f85d 0b04 	ldr.w	r0, [sp], #4
  40c208:	4770      	bx	lr
  40c20a:	bf00      	nop

0040c20c <__aeabi_cdrcmple>:
  40c20c:	4684      	mov	ip, r0
  40c20e:	4610      	mov	r0, r2
  40c210:	4662      	mov	r2, ip
  40c212:	468c      	mov	ip, r1
  40c214:	4619      	mov	r1, r3
  40c216:	4663      	mov	r3, ip
  40c218:	e000      	b.n	40c21c <__aeabi_cdcmpeq>
  40c21a:	bf00      	nop

0040c21c <__aeabi_cdcmpeq>:
  40c21c:	b501      	push	{r0, lr}
  40c21e:	f7ff ffb7 	bl	40c190 <__cmpdf2>
  40c222:	2800      	cmp	r0, #0
  40c224:	bf48      	it	mi
  40c226:	f110 0f00 	cmnmi.w	r0, #0
  40c22a:	bd01      	pop	{r0, pc}

0040c22c <__aeabi_dcmpeq>:
  40c22c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c230:	f7ff fff4 	bl	40c21c <__aeabi_cdcmpeq>
  40c234:	bf0c      	ite	eq
  40c236:	2001      	moveq	r0, #1
  40c238:	2000      	movne	r0, #0
  40c23a:	f85d fb08 	ldr.w	pc, [sp], #8
  40c23e:	bf00      	nop

0040c240 <__aeabi_dcmplt>:
  40c240:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c244:	f7ff ffea 	bl	40c21c <__aeabi_cdcmpeq>
  40c248:	bf34      	ite	cc
  40c24a:	2001      	movcc	r0, #1
  40c24c:	2000      	movcs	r0, #0
  40c24e:	f85d fb08 	ldr.w	pc, [sp], #8
  40c252:	bf00      	nop

0040c254 <__aeabi_dcmple>:
  40c254:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c258:	f7ff ffe0 	bl	40c21c <__aeabi_cdcmpeq>
  40c25c:	bf94      	ite	ls
  40c25e:	2001      	movls	r0, #1
  40c260:	2000      	movhi	r0, #0
  40c262:	f85d fb08 	ldr.w	pc, [sp], #8
  40c266:	bf00      	nop

0040c268 <__aeabi_dcmpge>:
  40c268:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c26c:	f7ff ffce 	bl	40c20c <__aeabi_cdrcmple>
  40c270:	bf94      	ite	ls
  40c272:	2001      	movls	r0, #1
  40c274:	2000      	movhi	r0, #0
  40c276:	f85d fb08 	ldr.w	pc, [sp], #8
  40c27a:	bf00      	nop

0040c27c <__aeabi_dcmpgt>:
  40c27c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c280:	f7ff ffc4 	bl	40c20c <__aeabi_cdrcmple>
  40c284:	bf34      	ite	cc
  40c286:	2001      	movcc	r0, #1
  40c288:	2000      	movcs	r0, #0
  40c28a:	f85d fb08 	ldr.w	pc, [sp], #8
  40c28e:	bf00      	nop

0040c290 <__aeabi_d2iz>:
  40c290:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40c294:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40c298:	d215      	bcs.n	40c2c6 <__aeabi_d2iz+0x36>
  40c29a:	d511      	bpl.n	40c2c0 <__aeabi_d2iz+0x30>
  40c29c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40c2a0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40c2a4:	d912      	bls.n	40c2cc <__aeabi_d2iz+0x3c>
  40c2a6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40c2aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40c2ae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40c2b2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40c2b6:	fa23 f002 	lsr.w	r0, r3, r2
  40c2ba:	bf18      	it	ne
  40c2bc:	4240      	negne	r0, r0
  40c2be:	4770      	bx	lr
  40c2c0:	f04f 0000 	mov.w	r0, #0
  40c2c4:	4770      	bx	lr
  40c2c6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40c2ca:	d105      	bne.n	40c2d8 <__aeabi_d2iz+0x48>
  40c2cc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40c2d0:	bf08      	it	eq
  40c2d2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40c2d6:	4770      	bx	lr
  40c2d8:	f04f 0000 	mov.w	r0, #0
  40c2dc:	4770      	bx	lr
  40c2de:	bf00      	nop

0040c2e0 <__aeabi_uldivmod>:
  40c2e0:	b953      	cbnz	r3, 40c2f8 <__aeabi_uldivmod+0x18>
  40c2e2:	b94a      	cbnz	r2, 40c2f8 <__aeabi_uldivmod+0x18>
  40c2e4:	2900      	cmp	r1, #0
  40c2e6:	bf08      	it	eq
  40c2e8:	2800      	cmpeq	r0, #0
  40c2ea:	bf1c      	itt	ne
  40c2ec:	f04f 31ff 	movne.w	r1, #4294967295
  40c2f0:	f04f 30ff 	movne.w	r0, #4294967295
  40c2f4:	f000 b83c 	b.w	40c370 <__aeabi_idiv0>
  40c2f8:	b082      	sub	sp, #8
  40c2fa:	46ec      	mov	ip, sp
  40c2fc:	e92d 5000 	stmdb	sp!, {ip, lr}
  40c300:	f000 f81e 	bl	40c340 <__gnu_uldivmod_helper>
  40c304:	f8dd e004 	ldr.w	lr, [sp, #4]
  40c308:	b002      	add	sp, #8
  40c30a:	bc0c      	pop	{r2, r3}
  40c30c:	4770      	bx	lr
  40c30e:	bf00      	nop

0040c310 <__gnu_ldivmod_helper>:
  40c310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c314:	4690      	mov	r8, r2
  40c316:	4606      	mov	r6, r0
  40c318:	460f      	mov	r7, r1
  40c31a:	461d      	mov	r5, r3
  40c31c:	9c06      	ldr	r4, [sp, #24]
  40c31e:	f000 f829 	bl	40c374 <__divdi3>
  40c322:	fb08 fc01 	mul.w	ip, r8, r1
  40c326:	4686      	mov	lr, r0
  40c328:	fba8 2300 	umull	r2, r3, r8, r0
  40c32c:	fb00 c505 	mla	r5, r0, r5, ip
  40c330:	1ab2      	subs	r2, r6, r2
  40c332:	442b      	add	r3, r5
  40c334:	eb67 0303 	sbc.w	r3, r7, r3
  40c338:	e9c4 2300 	strd	r2, r3, [r4]
  40c33c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040c340 <__gnu_uldivmod_helper>:
  40c340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40c344:	461d      	mov	r5, r3
  40c346:	4617      	mov	r7, r2
  40c348:	4680      	mov	r8, r0
  40c34a:	4689      	mov	r9, r1
  40c34c:	9e08      	ldr	r6, [sp, #32]
  40c34e:	f000 f953 	bl	40c5f8 <__udivdi3>
  40c352:	fb00 f305 	mul.w	r3, r0, r5
  40c356:	fba0 4507 	umull	r4, r5, r0, r7
  40c35a:	fb07 3701 	mla	r7, r7, r1, r3
  40c35e:	ebb8 0404 	subs.w	r4, r8, r4
  40c362:	443d      	add	r5, r7
  40c364:	eb69 0505 	sbc.w	r5, r9, r5
  40c368:	e9c6 4500 	strd	r4, r5, [r6]
  40c36c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0040c370 <__aeabi_idiv0>:
  40c370:	4770      	bx	lr
  40c372:	bf00      	nop

0040c374 <__divdi3>:
  40c374:	2900      	cmp	r1, #0
  40c376:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40c37a:	f2c0 80a2 	blt.w	40c4c2 <__divdi3+0x14e>
  40c37e:	2600      	movs	r6, #0
  40c380:	2b00      	cmp	r3, #0
  40c382:	f2c0 8098 	blt.w	40c4b6 <__divdi3+0x142>
  40c386:	468c      	mov	ip, r1
  40c388:	4690      	mov	r8, r2
  40c38a:	469e      	mov	lr, r3
  40c38c:	4615      	mov	r5, r2
  40c38e:	4604      	mov	r4, r0
  40c390:	460f      	mov	r7, r1
  40c392:	bbcb      	cbnz	r3, 40c408 <__divdi3+0x94>
  40c394:	428a      	cmp	r2, r1
  40c396:	d956      	bls.n	40c446 <__divdi3+0xd2>
  40c398:	fab2 f382 	clz	r3, r2
  40c39c:	b13b      	cbz	r3, 40c3ae <__divdi3+0x3a>
  40c39e:	f1c3 0220 	rsb	r2, r3, #32
  40c3a2:	409f      	lsls	r7, r3
  40c3a4:	409d      	lsls	r5, r3
  40c3a6:	409c      	lsls	r4, r3
  40c3a8:	fa20 f202 	lsr.w	r2, r0, r2
  40c3ac:	4317      	orrs	r7, r2
  40c3ae:	0c28      	lsrs	r0, r5, #16
  40c3b0:	0c22      	lsrs	r2, r4, #16
  40c3b2:	fa1f fe85 	uxth.w	lr, r5
  40c3b6:	fbb7 f1f0 	udiv	r1, r7, r0
  40c3ba:	fb00 7711 	mls	r7, r0, r1, r7
  40c3be:	fb0e f301 	mul.w	r3, lr, r1
  40c3c2:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  40c3c6:	42bb      	cmp	r3, r7
  40c3c8:	d907      	bls.n	40c3da <__divdi3+0x66>
  40c3ca:	197f      	adds	r7, r7, r5
  40c3cc:	f080 8101 	bcs.w	40c5d2 <__divdi3+0x25e>
  40c3d0:	42bb      	cmp	r3, r7
  40c3d2:	f240 80fe 	bls.w	40c5d2 <__divdi3+0x25e>
  40c3d6:	3902      	subs	r1, #2
  40c3d8:	442f      	add	r7, r5
  40c3da:	1aff      	subs	r7, r7, r3
  40c3dc:	b2a4      	uxth	r4, r4
  40c3de:	fbb7 f3f0 	udiv	r3, r7, r0
  40c3e2:	fb00 7713 	mls	r7, r0, r3, r7
  40c3e6:	fb0e fe03 	mul.w	lr, lr, r3
  40c3ea:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  40c3ee:	45be      	cmp	lr, r7
  40c3f0:	d906      	bls.n	40c400 <__divdi3+0x8c>
  40c3f2:	197f      	adds	r7, r7, r5
  40c3f4:	f080 80eb 	bcs.w	40c5ce <__divdi3+0x25a>
  40c3f8:	45be      	cmp	lr, r7
  40c3fa:	f240 80e8 	bls.w	40c5ce <__divdi3+0x25a>
  40c3fe:	3b02      	subs	r3, #2
  40c400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40c404:	2200      	movs	r2, #0
  40c406:	e003      	b.n	40c410 <__divdi3+0x9c>
  40c408:	428b      	cmp	r3, r1
  40c40a:	d90f      	bls.n	40c42c <__divdi3+0xb8>
  40c40c:	2200      	movs	r2, #0
  40c40e:	4613      	mov	r3, r2
  40c410:	1c34      	adds	r4, r6, #0
  40c412:	f04f 0500 	mov.w	r5, #0
  40c416:	bf18      	it	ne
  40c418:	2401      	movne	r4, #1
  40c41a:	4260      	negs	r0, r4
  40c41c:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  40c420:	4058      	eors	r0, r3
  40c422:	4051      	eors	r1, r2
  40c424:	1900      	adds	r0, r0, r4
  40c426:	4169      	adcs	r1, r5
  40c428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c42c:	fab3 f283 	clz	r2, r3
  40c430:	2a00      	cmp	r2, #0
  40c432:	f040 8083 	bne.w	40c53c <__divdi3+0x1c8>
  40c436:	4580      	cmp	r8, r0
  40c438:	f240 80cd 	bls.w	40c5d6 <__divdi3+0x262>
  40c43c:	428b      	cmp	r3, r1
  40c43e:	f0c0 80ca 	bcc.w	40c5d6 <__divdi3+0x262>
  40c442:	4613      	mov	r3, r2
  40c444:	e7e4      	b.n	40c410 <__divdi3+0x9c>
  40c446:	b912      	cbnz	r2, 40c44e <__divdi3+0xda>
  40c448:	2301      	movs	r3, #1
  40c44a:	fbb3 f5f2 	udiv	r5, r3, r2
  40c44e:	fab5 f285 	clz	r2, r5
  40c452:	2a00      	cmp	r2, #0
  40c454:	d13b      	bne.n	40c4ce <__divdi3+0x15a>
  40c456:	1b78      	subs	r0, r7, r5
  40c458:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40c45c:	fa1f fc85 	uxth.w	ip, r5
  40c460:	2201      	movs	r2, #1
  40c462:	0c21      	lsrs	r1, r4, #16
  40c464:	fbb0 f8fe 	udiv	r8, r0, lr
  40c468:	fb0e 0018 	mls	r0, lr, r8, r0
  40c46c:	fb0c f308 	mul.w	r3, ip, r8
  40c470:	ea41 4700 	orr.w	r7, r1, r0, lsl #16
  40c474:	42bb      	cmp	r3, r7
  40c476:	d908      	bls.n	40c48a <__divdi3+0x116>
  40c478:	197f      	adds	r7, r7, r5
  40c47a:	f080 80b0 	bcs.w	40c5de <__divdi3+0x26a>
  40c47e:	42bb      	cmp	r3, r7
  40c480:	f240 80ad 	bls.w	40c5de <__divdi3+0x26a>
  40c484:	f1a8 0802 	sub.w	r8, r8, #2
  40c488:	442f      	add	r7, r5
  40c48a:	1aff      	subs	r7, r7, r3
  40c48c:	b2a4      	uxth	r4, r4
  40c48e:	fbb7 f3fe 	udiv	r3, r7, lr
  40c492:	fb0e 7713 	mls	r7, lr, r3, r7
  40c496:	fb0c fc03 	mul.w	ip, ip, r3
  40c49a:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  40c49e:	45bc      	cmp	ip, r7
  40c4a0:	d906      	bls.n	40c4b0 <__divdi3+0x13c>
  40c4a2:	197f      	adds	r7, r7, r5
  40c4a4:	f080 8099 	bcs.w	40c5da <__divdi3+0x266>
  40c4a8:	45bc      	cmp	ip, r7
  40c4aa:	f240 8096 	bls.w	40c5da <__divdi3+0x266>
  40c4ae:	3b02      	subs	r3, #2
  40c4b0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40c4b4:	e7ac      	b.n	40c410 <__divdi3+0x9c>
  40c4b6:	4252      	negs	r2, r2
  40c4b8:	ea6f 0606 	mvn.w	r6, r6
  40c4bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40c4c0:	e761      	b.n	40c386 <__divdi3+0x12>
  40c4c2:	4240      	negs	r0, r0
  40c4c4:	f04f 36ff 	mov.w	r6, #4294967295
  40c4c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40c4cc:	e758      	b.n	40c380 <__divdi3+0xc>
  40c4ce:	4095      	lsls	r5, r2
  40c4d0:	f1c2 0120 	rsb	r1, r2, #32
  40c4d4:	fa07 f302 	lsl.w	r3, r7, r2
  40c4d8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40c4dc:	40cf      	lsrs	r7, r1
  40c4de:	fa24 f101 	lsr.w	r1, r4, r1
  40c4e2:	4094      	lsls	r4, r2
  40c4e4:	fa1f fc85 	uxth.w	ip, r5
  40c4e8:	4319      	orrs	r1, r3
  40c4ea:	fbb7 f2fe 	udiv	r2, r7, lr
  40c4ee:	ea4f 4811 	mov.w	r8, r1, lsr #16
  40c4f2:	fb0e 7712 	mls	r7, lr, r2, r7
  40c4f6:	fb0c f302 	mul.w	r3, ip, r2
  40c4fa:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40c4fe:	42bb      	cmp	r3, r7
  40c500:	d905      	bls.n	40c50e <__divdi3+0x19a>
  40c502:	197f      	adds	r7, r7, r5
  40c504:	d271      	bcs.n	40c5ea <__divdi3+0x276>
  40c506:	42bb      	cmp	r3, r7
  40c508:	d96f      	bls.n	40c5ea <__divdi3+0x276>
  40c50a:	3a02      	subs	r2, #2
  40c50c:	442f      	add	r7, r5
  40c50e:	1aff      	subs	r7, r7, r3
  40c510:	b289      	uxth	r1, r1
  40c512:	fbb7 f8fe 	udiv	r8, r7, lr
  40c516:	fb0e 7718 	mls	r7, lr, r8, r7
  40c51a:	fb0c f008 	mul.w	r0, ip, r8
  40c51e:	ea41 4307 	orr.w	r3, r1, r7, lsl #16
  40c522:	4298      	cmp	r0, r3
  40c524:	d906      	bls.n	40c534 <__divdi3+0x1c0>
  40c526:	195b      	adds	r3, r3, r5
  40c528:	d261      	bcs.n	40c5ee <__divdi3+0x27a>
  40c52a:	4298      	cmp	r0, r3
  40c52c:	d95f      	bls.n	40c5ee <__divdi3+0x27a>
  40c52e:	f1a8 0802 	sub.w	r8, r8, #2
  40c532:	442b      	add	r3, r5
  40c534:	1a18      	subs	r0, r3, r0
  40c536:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  40c53a:	e792      	b.n	40c462 <__divdi3+0xee>
  40c53c:	f1c2 0720 	rsb	r7, r2, #32
  40c540:	fa03 fe02 	lsl.w	lr, r3, r2
  40c544:	fa08 f502 	lsl.w	r5, r8, r2
  40c548:	4091      	lsls	r1, r2
  40c54a:	fa28 f307 	lsr.w	r3, r8, r7
  40c54e:	fa2c fc07 	lsr.w	ip, ip, r7
  40c552:	40f8      	lsrs	r0, r7
  40c554:	ea43 0e0e 	orr.w	lr, r3, lr
  40c558:	4308      	orrs	r0, r1
  40c55a:	ea4f 481e 	mov.w	r8, lr, lsr #16
  40c55e:	0c07      	lsrs	r7, r0, #16
  40c560:	fa1f fa8e 	uxth.w	sl, lr
  40c564:	fbbc f9f8 	udiv	r9, ip, r8
  40c568:	fb08 cc19 	mls	ip, r8, r9, ip
  40c56c:	fb0a f109 	mul.w	r1, sl, r9
  40c570:	ea47 4c0c 	orr.w	ip, r7, ip, lsl #16
  40c574:	4561      	cmp	r1, ip
  40c576:	d907      	bls.n	40c588 <__divdi3+0x214>
  40c578:	eb1c 0c0e 	adds.w	ip, ip, lr
  40c57c:	d232      	bcs.n	40c5e4 <__divdi3+0x270>
  40c57e:	4561      	cmp	r1, ip
  40c580:	d930      	bls.n	40c5e4 <__divdi3+0x270>
  40c582:	f1a9 0902 	sub.w	r9, r9, #2
  40c586:	44f4      	add	ip, lr
  40c588:	ebc1 0c0c 	rsb	ip, r1, ip
  40c58c:	b280      	uxth	r0, r0
  40c58e:	fbbc f3f8 	udiv	r3, ip, r8
  40c592:	fb08 cc13 	mls	ip, r8, r3, ip
  40c596:	fb0a fa03 	mul.w	sl, sl, r3
  40c59a:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
  40c59e:	458a      	cmp	sl, r1
  40c5a0:	d906      	bls.n	40c5b0 <__divdi3+0x23c>
  40c5a2:	eb11 010e 	adds.w	r1, r1, lr
  40c5a6:	d225      	bcs.n	40c5f4 <__divdi3+0x280>
  40c5a8:	458a      	cmp	sl, r1
  40c5aa:	d923      	bls.n	40c5f4 <__divdi3+0x280>
  40c5ac:	3b02      	subs	r3, #2
  40c5ae:	4471      	add	r1, lr
  40c5b0:	ea43 4309 	orr.w	r3, r3, r9, lsl #16
  40c5b4:	ebca 0101 	rsb	r1, sl, r1
  40c5b8:	fba3 8905 	umull	r8, r9, r3, r5
  40c5bc:	4549      	cmp	r1, r9
  40c5be:	d303      	bcc.n	40c5c8 <__divdi3+0x254>
  40c5c0:	d103      	bne.n	40c5ca <__divdi3+0x256>
  40c5c2:	4094      	lsls	r4, r2
  40c5c4:	4544      	cmp	r4, r8
  40c5c6:	d200      	bcs.n	40c5ca <__divdi3+0x256>
  40c5c8:	3b01      	subs	r3, #1
  40c5ca:	2200      	movs	r2, #0
  40c5cc:	e720      	b.n	40c410 <__divdi3+0x9c>
  40c5ce:	3b01      	subs	r3, #1
  40c5d0:	e716      	b.n	40c400 <__divdi3+0x8c>
  40c5d2:	3901      	subs	r1, #1
  40c5d4:	e701      	b.n	40c3da <__divdi3+0x66>
  40c5d6:	2301      	movs	r3, #1
  40c5d8:	e71a      	b.n	40c410 <__divdi3+0x9c>
  40c5da:	3b01      	subs	r3, #1
  40c5dc:	e768      	b.n	40c4b0 <__divdi3+0x13c>
  40c5de:	f108 38ff 	add.w	r8, r8, #4294967295
  40c5e2:	e752      	b.n	40c48a <__divdi3+0x116>
  40c5e4:	f109 39ff 	add.w	r9, r9, #4294967295
  40c5e8:	e7ce      	b.n	40c588 <__divdi3+0x214>
  40c5ea:	3a01      	subs	r2, #1
  40c5ec:	e78f      	b.n	40c50e <__divdi3+0x19a>
  40c5ee:	f108 38ff 	add.w	r8, r8, #4294967295
  40c5f2:	e79f      	b.n	40c534 <__divdi3+0x1c0>
  40c5f4:	3b01      	subs	r3, #1
  40c5f6:	e7db      	b.n	40c5b0 <__divdi3+0x23c>

0040c5f8 <__udivdi3>:
  40c5f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40c5fc:	2b00      	cmp	r3, #0
  40c5fe:	d140      	bne.n	40c682 <__udivdi3+0x8a>
  40c600:	428a      	cmp	r2, r1
  40c602:	4604      	mov	r4, r0
  40c604:	4615      	mov	r5, r2
  40c606:	d94a      	bls.n	40c69e <__udivdi3+0xa6>
  40c608:	fab2 f382 	clz	r3, r2
  40c60c:	460f      	mov	r7, r1
  40c60e:	b14b      	cbz	r3, 40c624 <__udivdi3+0x2c>
  40c610:	f1c3 0620 	rsb	r6, r3, #32
  40c614:	4099      	lsls	r1, r3
  40c616:	fa00 f403 	lsl.w	r4, r0, r3
  40c61a:	fa02 f503 	lsl.w	r5, r2, r3
  40c61e:	40f0      	lsrs	r0, r6
  40c620:	ea40 0701 	orr.w	r7, r0, r1
  40c624:	0c29      	lsrs	r1, r5, #16
  40c626:	0c26      	lsrs	r6, r4, #16
  40c628:	fa1f fe85 	uxth.w	lr, r5
  40c62c:	fbb7 f0f1 	udiv	r0, r7, r1
  40c630:	fb01 7710 	mls	r7, r1, r0, r7
  40c634:	fb0e f200 	mul.w	r2, lr, r0
  40c638:	ea46 4307 	orr.w	r3, r6, r7, lsl #16
  40c63c:	429a      	cmp	r2, r3
  40c63e:	d907      	bls.n	40c650 <__udivdi3+0x58>
  40c640:	195b      	adds	r3, r3, r5
  40c642:	f080 80ea 	bcs.w	40c81a <__udivdi3+0x222>
  40c646:	429a      	cmp	r2, r3
  40c648:	f240 80e7 	bls.w	40c81a <__udivdi3+0x222>
  40c64c:	3802      	subs	r0, #2
  40c64e:	442b      	add	r3, r5
  40c650:	1a9a      	subs	r2, r3, r2
  40c652:	b2a4      	uxth	r4, r4
  40c654:	fbb2 f3f1 	udiv	r3, r2, r1
  40c658:	fb01 2213 	mls	r2, r1, r3, r2
  40c65c:	fb0e fe03 	mul.w	lr, lr, r3
  40c660:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  40c664:	4596      	cmp	lr, r2
  40c666:	d906      	bls.n	40c676 <__udivdi3+0x7e>
  40c668:	1952      	adds	r2, r2, r5
  40c66a:	f080 80da 	bcs.w	40c822 <__udivdi3+0x22a>
  40c66e:	4596      	cmp	lr, r2
  40c670:	f240 80d7 	bls.w	40c822 <__udivdi3+0x22a>
  40c674:	3b02      	subs	r3, #2
  40c676:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40c67a:	2600      	movs	r6, #0
  40c67c:	4631      	mov	r1, r6
  40c67e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c682:	428b      	cmp	r3, r1
  40c684:	d844      	bhi.n	40c710 <__udivdi3+0x118>
  40c686:	fab3 f683 	clz	r6, r3
  40c68a:	2e00      	cmp	r6, #0
  40c68c:	d145      	bne.n	40c71a <__udivdi3+0x122>
  40c68e:	4282      	cmp	r2, r0
  40c690:	f240 80bf 	bls.w	40c812 <__udivdi3+0x21a>
  40c694:	428b      	cmp	r3, r1
  40c696:	f0c0 80bc 	bcc.w	40c812 <__udivdi3+0x21a>
  40c69a:	4630      	mov	r0, r6
  40c69c:	e7ee      	b.n	40c67c <__udivdi3+0x84>
  40c69e:	b912      	cbnz	r2, 40c6a6 <__udivdi3+0xae>
  40c6a0:	2501      	movs	r5, #1
  40c6a2:	fbb5 f5f2 	udiv	r5, r5, r2
  40c6a6:	fab5 f285 	clz	r2, r5
  40c6aa:	2a00      	cmp	r2, #0
  40c6ac:	d17b      	bne.n	40c7a6 <__udivdi3+0x1ae>
  40c6ae:	1b4a      	subs	r2, r1, r5
  40c6b0:	0c2f      	lsrs	r7, r5, #16
  40c6b2:	fa1f fe85 	uxth.w	lr, r5
  40c6b6:	2601      	movs	r6, #1
  40c6b8:	0c23      	lsrs	r3, r4, #16
  40c6ba:	fbb2 f0f7 	udiv	r0, r2, r7
  40c6be:	fb07 2210 	mls	r2, r7, r0, r2
  40c6c2:	fb0e fc00 	mul.w	ip, lr, r0
  40c6c6:	ea43 4102 	orr.w	r1, r3, r2, lsl #16
  40c6ca:	458c      	cmp	ip, r1
  40c6cc:	d907      	bls.n	40c6de <__udivdi3+0xe6>
  40c6ce:	1949      	adds	r1, r1, r5
  40c6d0:	f080 80a1 	bcs.w	40c816 <__udivdi3+0x21e>
  40c6d4:	458c      	cmp	ip, r1
  40c6d6:	f240 809e 	bls.w	40c816 <__udivdi3+0x21e>
  40c6da:	3802      	subs	r0, #2
  40c6dc:	4429      	add	r1, r5
  40c6de:	ebcc 0101 	rsb	r1, ip, r1
  40c6e2:	b2a4      	uxth	r4, r4
  40c6e4:	fbb1 f3f7 	udiv	r3, r1, r7
  40c6e8:	fb07 1113 	mls	r1, r7, r3, r1
  40c6ec:	fb0e fe03 	mul.w	lr, lr, r3
  40c6f0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  40c6f4:	45a6      	cmp	lr, r4
  40c6f6:	d906      	bls.n	40c706 <__udivdi3+0x10e>
  40c6f8:	1964      	adds	r4, r4, r5
  40c6fa:	f080 8090 	bcs.w	40c81e <__udivdi3+0x226>
  40c6fe:	45a6      	cmp	lr, r4
  40c700:	f240 808d 	bls.w	40c81e <__udivdi3+0x226>
  40c704:	3b02      	subs	r3, #2
  40c706:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40c70a:	4631      	mov	r1, r6
  40c70c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c710:	2600      	movs	r6, #0
  40c712:	4630      	mov	r0, r6
  40c714:	4631      	mov	r1, r6
  40c716:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c71a:	f1c6 0520 	rsb	r5, r6, #32
  40c71e:	40b3      	lsls	r3, r6
  40c720:	fa02 f706 	lsl.w	r7, r2, r6
  40c724:	fa01 f406 	lsl.w	r4, r1, r6
  40c728:	40ea      	lsrs	r2, r5
  40c72a:	40e9      	lsrs	r1, r5
  40c72c:	fa20 f505 	lsr.w	r5, r0, r5
  40c730:	431a      	orrs	r2, r3
  40c732:	4325      	orrs	r5, r4
  40c734:	ea4f 4c12 	mov.w	ip, r2, lsr #16
  40c738:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40c73c:	b293      	uxth	r3, r2
  40c73e:	fbb1 f8fc 	udiv	r8, r1, ip
  40c742:	fb0c 1118 	mls	r1, ip, r8, r1
  40c746:	fb03 f408 	mul.w	r4, r3, r8
  40c74a:	ea4e 4101 	orr.w	r1, lr, r1, lsl #16
  40c74e:	428c      	cmp	r4, r1
  40c750:	d906      	bls.n	40c760 <__udivdi3+0x168>
  40c752:	1889      	adds	r1, r1, r2
  40c754:	d269      	bcs.n	40c82a <__udivdi3+0x232>
  40c756:	428c      	cmp	r4, r1
  40c758:	d967      	bls.n	40c82a <__udivdi3+0x232>
  40c75a:	f1a8 0802 	sub.w	r8, r8, #2
  40c75e:	4411      	add	r1, r2
  40c760:	1b09      	subs	r1, r1, r4
  40c762:	b2ad      	uxth	r5, r5
  40c764:	fbb1 f4fc 	udiv	r4, r1, ip
  40c768:	fb0c 1114 	mls	r1, ip, r4, r1
  40c76c:	fb03 fe04 	mul.w	lr, r3, r4
  40c770:	ea45 4301 	orr.w	r3, r5, r1, lsl #16
  40c774:	459e      	cmp	lr, r3
  40c776:	d905      	bls.n	40c784 <__udivdi3+0x18c>
  40c778:	189b      	adds	r3, r3, r2
  40c77a:	d254      	bcs.n	40c826 <__udivdi3+0x22e>
  40c77c:	459e      	cmp	lr, r3
  40c77e:	d952      	bls.n	40c826 <__udivdi3+0x22e>
  40c780:	3c02      	subs	r4, #2
  40c782:	4413      	add	r3, r2
  40c784:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  40c788:	ebce 0303 	rsb	r3, lr, r3
  40c78c:	fba4 8907 	umull	r8, r9, r4, r7
  40c790:	454b      	cmp	r3, r9
  40c792:	d303      	bcc.n	40c79c <__udivdi3+0x1a4>
  40c794:	d151      	bne.n	40c83a <__udivdi3+0x242>
  40c796:	40b0      	lsls	r0, r6
  40c798:	4540      	cmp	r0, r8
  40c79a:	d24e      	bcs.n	40c83a <__udivdi3+0x242>
  40c79c:	2600      	movs	r6, #0
  40c79e:	1e60      	subs	r0, r4, #1
  40c7a0:	4631      	mov	r1, r6
  40c7a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c7a6:	f1c2 0620 	rsb	r6, r2, #32
  40c7aa:	4095      	lsls	r5, r2
  40c7ac:	fa01 f302 	lsl.w	r3, r1, r2
  40c7b0:	fa00 f402 	lsl.w	r4, r0, r2
  40c7b4:	0c2f      	lsrs	r7, r5, #16
  40c7b6:	40f1      	lsrs	r1, r6
  40c7b8:	40f0      	lsrs	r0, r6
  40c7ba:	fa1f fe85 	uxth.w	lr, r5
  40c7be:	fbb1 f6f7 	udiv	r6, r1, r7
  40c7c2:	4318      	orrs	r0, r3
  40c7c4:	fb07 1116 	mls	r1, r7, r6, r1
  40c7c8:	fb0e f206 	mul.w	r2, lr, r6
  40c7cc:	ea4f 4c10 	mov.w	ip, r0, lsr #16
  40c7d0:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
  40c7d4:	429a      	cmp	r2, r3
  40c7d6:	d905      	bls.n	40c7e4 <__udivdi3+0x1ec>
  40c7d8:	195b      	adds	r3, r3, r5
  40c7da:	d229      	bcs.n	40c830 <__udivdi3+0x238>
  40c7dc:	429a      	cmp	r2, r3
  40c7de:	d927      	bls.n	40c830 <__udivdi3+0x238>
  40c7e0:	3e02      	subs	r6, #2
  40c7e2:	442b      	add	r3, r5
  40c7e4:	1a9b      	subs	r3, r3, r2
  40c7e6:	b280      	uxth	r0, r0
  40c7e8:	fbb3 fcf7 	udiv	ip, r3, r7
  40c7ec:	fb07 331c 	mls	r3, r7, ip, r3
  40c7f0:	fb0e f10c 	mul.w	r1, lr, ip
  40c7f4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
  40c7f8:	4299      	cmp	r1, r3
  40c7fa:	d906      	bls.n	40c80a <__udivdi3+0x212>
  40c7fc:	195b      	adds	r3, r3, r5
  40c7fe:	d219      	bcs.n	40c834 <__udivdi3+0x23c>
  40c800:	4299      	cmp	r1, r3
  40c802:	d917      	bls.n	40c834 <__udivdi3+0x23c>
  40c804:	f1ac 0c02 	sub.w	ip, ip, #2
  40c808:	442b      	add	r3, r5
  40c80a:	1a5a      	subs	r2, r3, r1
  40c80c:	ea4c 4606 	orr.w	r6, ip, r6, lsl #16
  40c810:	e752      	b.n	40c6b8 <__udivdi3+0xc0>
  40c812:	2001      	movs	r0, #1
  40c814:	e732      	b.n	40c67c <__udivdi3+0x84>
  40c816:	3801      	subs	r0, #1
  40c818:	e761      	b.n	40c6de <__udivdi3+0xe6>
  40c81a:	3801      	subs	r0, #1
  40c81c:	e718      	b.n	40c650 <__udivdi3+0x58>
  40c81e:	3b01      	subs	r3, #1
  40c820:	e771      	b.n	40c706 <__udivdi3+0x10e>
  40c822:	3b01      	subs	r3, #1
  40c824:	e727      	b.n	40c676 <__udivdi3+0x7e>
  40c826:	3c01      	subs	r4, #1
  40c828:	e7ac      	b.n	40c784 <__udivdi3+0x18c>
  40c82a:	f108 38ff 	add.w	r8, r8, #4294967295
  40c82e:	e797      	b.n	40c760 <__udivdi3+0x168>
  40c830:	3e01      	subs	r6, #1
  40c832:	e7d7      	b.n	40c7e4 <__udivdi3+0x1ec>
  40c834:	f10c 3cff 	add.w	ip, ip, #4294967295
  40c838:	e7e7      	b.n	40c80a <__udivdi3+0x212>
  40c83a:	4620      	mov	r0, r4
  40c83c:	2600      	movs	r6, #0
  40c83e:	e71d      	b.n	40c67c <__udivdi3+0x84>
  40c840:	00000001 	.word	0x00000001
  40c844:	00000002 	.word	0x00000002
  40c848:	00000004 	.word	0x00000004
  40c84c:	00000008 	.word	0x00000008
  40c850:	00000010 	.word	0x00000010
  40c854:	00000020 	.word	0x00000020
  40c858:	00000040 	.word	0x00000040
  40c85c:	00000080 	.word	0x00000080
  40c860:	00000100 	.word	0x00000100
  40c864:	00000200 	.word	0x00000200
  40c868:	00000400 	.word	0x00000400
  40c86c:	39414350 	.word	0x39414350
  40c870:	3a323539 	.word	0x3a323539
  40c874:	706d7420 	.word	0x706d7420
  40c878:	25203a31 	.word	0x25203a31
  40c87c:	6d742078 	.word	0x6d742078
  40c880:	203a3270 	.word	0x203a3270
  40c884:	74207825 	.word	0x74207825
  40c888:	3a33706d 	.word	0x3a33706d
  40c88c:	20782520 	.word	0x20782520
  40c890:	34706d74 	.word	0x34706d74
  40c894:	7825203a 	.word	0x7825203a
  40c898:	00000a0d 	.word	0x00000a0d
  40c89c:	0001c200 	.word	0x0001c200
  40c8a0:	000000c0 	.word	0x000000c0
  40c8a4:	00000800 	.word	0x00000800
	...
  40c8b4:	202d462d 	.word	0x202d462d
  40c8b8:	74737953 	.word	0x74737953
  40c8bc:	206b6369 	.word	0x206b6369
  40c8c0:	666e6f63 	.word	0x666e6f63
  40c8c4:	72756769 	.word	0x72756769
  40c8c8:	6f697461 	.word	0x6f697461
  40c8cc:	7265206e 	.word	0x7265206e
  40c8d0:	0d726f72 	.word	0x0d726f72
  40c8d4:	00000000 	.word	0x00000000
  40c8d8:	00000960 	.word	0x00000960
  40c8dc:	000000c0 	.word	0x000000c0
  40c8e0:	00000800 	.word	0x00000800
  40c8e4:	00000000 	.word	0x00000000
  40c8e8:	00006325 	.word	0x00006325
  40c8ec:	73616843 	.word	0x73616843
  40c8f0:	20736973 	.word	0x20736973
  40c8f4:	6f727265 	.word	0x6f727265
  40c8f8:	2e2e2e72 	.word	0x2e2e2e72
  40c8fc:	74756873 	.word	0x74756873
  40c900:	676e6974 	.word	0x676e6974
  40c904:	776f6420 	.word	0x776f6420
  40c908:	0a0d2e6e 	.word	0x0a0d2e6e
  40c90c:	00000000 	.word	0x00000000
  40c910:	00006425 	.word	0x00006425
  40c914:	2044454c 	.word	0x2044454c
  40c918:	72616f62 	.word	0x72616f62
  40c91c:	65642064 	.word	0x65642064
  40c920:	74636574 	.word	0x74636574
  40c924:	69206465 	.word	0x69206465
  40c928:	6c73206e 	.word	0x6c73206e
  40c92c:	0020746f 	.word	0x0020746f
  40c930:	00000a0d 	.word	0x00000a0d
  40c934:	6c656853 	.word	0x6c656853
  40c938:	20302066 	.word	0x20302066
  40c93c:	73657270 	.word	0x73657270
  40c940:	0d746e65 	.word	0x0d746e65
  40c944:	0000000a 	.word	0x0000000a
  40c948:	6c656853 	.word	0x6c656853
  40c94c:	20312066 	.word	0x20312066
  40c950:	73657270 	.word	0x73657270
  40c954:	0d746e65 	.word	0x0d746e65
  40c958:	0000000a 	.word	0x0000000a
  40c95c:	6c656853 	.word	0x6c656853
  40c960:	20322066 	.word	0x20322066
  40c964:	73657270 	.word	0x73657270
  40c968:	0d746e65 	.word	0x0d746e65
  40c96c:	0000000a 	.word	0x0000000a
  40c970:	6c656853 	.word	0x6c656853
  40c974:	20332066 	.word	0x20332066
  40c978:	73657270 	.word	0x73657270
  40c97c:	0d746e65 	.word	0x0d746e65
  40c980:	0000000a 	.word	0x0000000a
  40c984:	61766e49 	.word	0x61766e49
  40c988:	2064696c 	.word	0x2064696c
  40c98c:	69726573 	.word	0x69726573
  40c990:	49206c61 	.word	0x49206c61
  40c994:	68632044 	.word	0x68632044
  40c998:	736b6365 	.word	0x736b6365
  40c99c:	0d2e6d75 	.word	0x0d2e6d75
  40c9a0:	0000000a 	.word	0x0000000a
  40c9a4:	6c656873 	.word	0x6c656873
  40c9a8:	64252066 	.word	0x64252066
  40c9ac:	6c62203a 	.word	0x6c62203a
  40c9b0:	65736575 	.word	0x65736575
  40c9b4:	5b65736e 	.word	0x5b65736e
  40c9b8:	3d5d6425 	.word	0x3d5d6425
  40c9bc:	58257830 	.word	0x58257830
  40c9c0:	00000a0d 	.word	0x00000a0d
  40c9c4:	69766544 	.word	0x69766544
  40c9c8:	20736563 	.word	0x20736563
  40c9cc:	65746564 	.word	0x65746564
  40c9d0:	64657463 	.word	0x64657463
  40c9d4:	206e6f20 	.word	0x206e6f20
  40c9d8:	6c656873 	.word	0x6c656873
  40c9dc:	00002066 	.word	0x00002066
  40c9e0:	39414350 	.word	0x39414350
  40c9e4:	20323539 	.word	0x20323539
  40c9e8:	6f727245 	.word	0x6f727245
  40c9ec:	29732872 	.word	0x29732872
  40c9f0:	206e6f20 	.word	0x206e6f20
  40c9f4:	44504f54 	.word	0x44504f54
  40c9f8:	45564952 	.word	0x45564952
  40c9fc:	00000020 	.word	0x00000020
  40ca00:	00000020 	.word	0x00000020
  40ca04:	4f525245 	.word	0x4f525245
  40ca08:	6e6f2052 	.word	0x6e6f2052
  40ca0c:	756e7520 	.word	0x756e7520
  40ca10:	20646573 	.word	0x20646573
  40ca14:	6e616863 	.word	0x6e616863
  40ca18:	736c656e 	.word	0x736c656e
  40ca1c:	4350203a 	.word	0x4350203a
  40ca20:	35393941 	.word	0x35393941
  40ca24:	202d2032 	.word	0x202d2032
  40ca28:	746e6f43 	.word	0x746e6f43
  40ca2c:	6c6c6f72 	.word	0x6c6c6f72
  40ca30:	62207265 	.word	0x62207265
  40ca34:	6472616f 	.word	0x6472616f
  40ca38:	0d375520 	.word	0x0d375520
  40ca3c:	0000000a 	.word	0x0000000a
  40ca40:	39414350 	.word	0x39414350
  40ca44:	20323539 	.word	0x20323539
  40ca48:	6f727245 	.word	0x6f727245
  40ca4c:	29732872 	.word	0x29732872
  40ca50:	206e6f20 	.word	0x206e6f20
  40ca54:	44544f42 	.word	0x44544f42
  40ca58:	45564952 	.word	0x45564952
  40ca5c:	00000020 	.word	0x00000020
  40ca60:	4f525245 	.word	0x4f525245
  40ca64:	6e6f2052 	.word	0x6e6f2052
  40ca68:	756e7520 	.word	0x756e7520
  40ca6c:	20646573 	.word	0x20646573
  40ca70:	6e616863 	.word	0x6e616863
  40ca74:	736c656e 	.word	0x736c656e
  40ca78:	4350203a 	.word	0x4350203a
  40ca7c:	35393941 	.word	0x35393941
  40ca80:	202d2032 	.word	0x202d2032
  40ca84:	746e6f43 	.word	0x746e6f43
  40ca88:	6c6c6f72 	.word	0x6c6c6f72
  40ca8c:	62207265 	.word	0x62207265
  40ca90:	6472616f 	.word	0x6472616f
  40ca94:	0d385520 	.word	0x0d385520
  40ca98:	0000000a 	.word	0x0000000a
  40ca9c:	6c656853 	.word	0x6c656853
  40caa0:	20302066 	.word	0x20302066
  40caa4:	69746361 	.word	0x69746361
  40caa8:	0a0d6576 	.word	0x0a0d6576
  40caac:	00000000 	.word	0x00000000
  40cab0:	6c656853 	.word	0x6c656853
  40cab4:	20312066 	.word	0x20312066
  40cab8:	69746361 	.word	0x69746361
  40cabc:	0a0d6576 	.word	0x0a0d6576
  40cac0:	00000000 	.word	0x00000000
  40cac4:	6c656853 	.word	0x6c656853
  40cac8:	20322066 	.word	0x20322066
  40cacc:	69746361 	.word	0x69746361
  40cad0:	0a0d6576 	.word	0x0a0d6576
  40cad4:	00000000 	.word	0x00000000
  40cad8:	6c656853 	.word	0x6c656853
  40cadc:	20332066 	.word	0x20332066
  40cae0:	69746361 	.word	0x69746361
  40cae4:	0a0d6576 	.word	0x0a0d6576
  40cae8:	00000000 	.word	0x00000000
  40caec:	726f6f44 	.word	0x726f6f44
  40caf0:	74616c20 	.word	0x74616c20
  40caf4:	6f206863 	.word	0x6f206863
  40caf8:	656e6570 	.word	0x656e6570
  40cafc:	6b202c64 	.word	0x6b202c64
  40cb00:	206c6c69 	.word	0x206c6c69
  40cb04:	206c6c61 	.word	0x206c6c61
  40cb08:	6c656873 	.word	0x6c656873
  40cb0c:	20736576 	.word	0x20736576
  40cb10:	20726f66 	.word	0x20726f66
  40cb14:	65666173 	.word	0x65666173
  40cb18:	0d2e7974 	.word	0x0d2e7974
  40cb1c:	0000000a 	.word	0x0000000a
  40cb20:	6d206f4e 	.word	0x6d206f4e
  40cb24:	2065726f 	.word	0x2065726f
  40cb28:	6d6f6f72 	.word	0x6d6f6f72
  40cb2c:	726f6620 	.word	0x726f6620
  40cb30:	44454c20 	.word	0x44454c20
  40cb34:	616f6220 	.word	0x616f6220
  40cb38:	69206472 	.word	0x69206472
  40cb3c:	2e6f666e 	.word	0x2e6f666e
  40cb40:	6e614320 	.word	0x6e614320
  40cb44:	20746f6e 	.word	0x20746f6e
  40cb48:	63617274 	.word	0x63617274
  40cb4c:	696d206b 	.word	0x696d206b
  40cb50:	6574756e 	.word	0x6574756e
  40cb54:	61737520 	.word	0x61737520
  40cb58:	66206567 	.word	0x66206567
  40cb5c:	6120726f 	.word	0x6120726f
  40cb60:	74696464 	.word	0x74696464
  40cb64:	616e6f69 	.word	0x616e6f69
  40cb68:	6f62206c 	.word	0x6f62206c
  40cb6c:	73647261 	.word	0x73647261
  40cb70:	000a0d2e 	.word	0x000a0d2e
  40cb74:	2d2a0a0d 	.word	0x2d2a0a0d
  40cb78:	2d2d2d2d 	.word	0x2d2d2d2d
  40cb7c:	2d2d2d2d 	.word	0x2d2d2d2d
  40cb80:	2d2d2d2d 	.word	0x2d2d2d2d
  40cb84:	2d2d2d2d 	.word	0x2d2d2d2d
  40cb88:	2d2d2d2d 	.word	0x2d2d2d2d
  40cb8c:	2d2d2d2d 	.word	0x2d2d2d2d
  40cb90:	2d2d2d2d 	.word	0x2d2d2d2d
  40cb94:	2d2d2d2d 	.word	0x2d2d2d2d
  40cb98:	2d2d2d2d 	.word	0x2d2d2d2d
  40cb9c:	2d2d2d2d 	.word	0x2d2d2d2d
  40cba0:	2d2d2d2d 	.word	0x2d2d2d2d
  40cba4:	2d2d2d2d 	.word	0x2d2d2d2d
  40cba8:	0d2a2d2d 	.word	0x0d2a2d2d
  40cbac:	0000000a 	.word	0x0000000a
  40cbb0:	43454c45 	.word	0x43454c45
  40cbb4:	434f5254 	.word	0x434f5254
  40cbb8:	4556414c 	.word	0x4556414c
  40cbbc:	6f430a0d 	.word	0x6f430a0d
  40cbc0:	69727970 	.word	0x69727970
  40cbc4:	20746867 	.word	0x20746867
  40cbc8:	20296328 	.word	0x20296328
  40cbcc:	36313032 	.word	0x36313032
  40cbd0:	61655320 	.word	0x61655320
  40cbd4:	6853206c 	.word	0x6853206c
  40cbd8:	646c6569 	.word	0x646c6569
  40cbdc:	6e49202c 	.word	0x6e49202c
  40cbe0:	0d202e63 	.word	0x0d202e63
  40cbe4:	0000000a 	.word	0x0000000a
  40cbe8:	64726148 	.word	0x64726148
  40cbec:	65726177 	.word	0x65726177
  40cbf0:	72655620 	.word	0x72655620
  40cbf4:	6e6f6973 	.word	0x6e6f6973
  40cbf8:	6c43203a 	.word	0x6c43203a
  40cbfc:	69737361 	.word	0x69737361
  40cc00:	2b2b2063 	.word	0x2b2b2063
  40cc04:	6f53202b 	.word	0x6f53202b
  40cc08:	61777466 	.word	0x61777466
  40cc0c:	56206572 	.word	0x56206572
  40cc10:	69737265 	.word	0x69737265
  40cc14:	203a6e6f 	.word	0x203a6e6f
  40cc18:	37302e30 	.word	0x37302e30
  40cc1c:	000a0d38 	.word	0x000a0d38
  40cc20:	2a2a0a0d 	.word	0x2a2a0a0d
  40cc24:	534e492a 	.word	0x534e492a
  40cc28:	4c4c4154 	.word	0x4c4c4154
  40cc2c:	4c204445 	.word	0x4c204445
  40cc30:	42204445 	.word	0x42204445
  40cc34:	4452414f 	.word	0x4452414f
  40cc38:	2a2a2a53 	.word	0x2a2a2a53
  40cc3c:	0a0d0a0d 	.word	0x0a0d0a0d
  40cc40:	00000000 	.word	0x00000000
  40cc44:	44454c20 	.word	0x44454c20
  40cc48:	4c207c20 	.word	0x4c207c20
  40cc4c:	42204445 	.word	0x42204445
  40cc50:	4452414f 	.word	0x4452414f
  40cc54:	20202020 	.word	0x20202020
  40cc58:	2020207c 	.word	0x2020207c
  40cc5c:	45505055 	.word	0x45505055
  40cc60:	49532052 	.word	0x49532052
  40cc64:	20204544 	.word	0x20204544
  40cc68:	7c202020 	.word	0x7c202020
  40cc6c:	4c202020 	.word	0x4c202020
  40cc70:	5245574f 	.word	0x5245574f
  40cc74:	44495320 	.word	0x44495320
  40cc78:	20202045 	.word	0x20202045
  40cc7c:	000a0d20 	.word	0x000a0d20
  40cc80:	544f4c53 	.word	0x544f4c53
  40cc84:	20207c20 	.word	0x20207c20
  40cc88:	44492020 	.word	0x44492020
  40cc8c:	20202020 	.word	0x20202020
  40cc90:	20202020 	.word	0x20202020
  40cc94:	5248207c 	.word	0x5248207c
  40cc98:	494d3a53 	.word	0x494d3a53
  40cc9c:	2020204e 	.word	0x2020204e
  40cca0:	45544420 	.word	0x45544420
  40cca4:	7c202020 	.word	0x7c202020
  40cca8:	53524820 	.word	0x53524820
  40ccac:	4e494d3a 	.word	0x4e494d3a
  40ccb0:	20202020 	.word	0x20202020
  40ccb4:	20455444 	.word	0x20455444
  40ccb8:	0a0d2020 	.word	0x0a0d2020
  40ccbc:	00000000 	.word	0x00000000
  40ccc0:	2d2d2d2d 	.word	0x2d2d2d2d
  40ccc4:	2d2d2d2d 	.word	0x2d2d2d2d
  40ccc8:	2d2d2d2d 	.word	0x2d2d2d2d
  40cccc:	2d2d2d2d 	.word	0x2d2d2d2d
  40ccd0:	2d2d2d2d 	.word	0x2d2d2d2d
  40ccd4:	2d2d2d2d 	.word	0x2d2d2d2d
  40ccd8:	2d2d2d2d 	.word	0x2d2d2d2d
  40ccdc:	2d2d2d2d 	.word	0x2d2d2d2d
  40cce0:	2d2d2d2d 	.word	0x2d2d2d2d
  40cce4:	2d2d2d2d 	.word	0x2d2d2d2d
  40cce8:	2d2d2d2d 	.word	0x2d2d2d2d
  40ccec:	2d2d2d2d 	.word	0x2d2d2d2d
  40ccf0:	2d2d2d2d 	.word	0x2d2d2d2d
  40ccf4:	2d2d2d2d 	.word	0x2d2d2d2d
  40ccf8:	0a0d2d2d 	.word	0x0a0d2d2d
  40ccfc:	00000000 	.word	0x00000000
  40cd00:	20643225 	.word	0x20643225
  40cd04:	20202020 	.word	0x20202020
  40cd08:	58323025 	.word	0x58323025
  40cd0c:	58323025 	.word	0x58323025
  40cd10:	58323025 	.word	0x58323025
  40cd14:	58323025 	.word	0x58323025
  40cd18:	58323025 	.word	0x58323025
  40cd1c:	58323025 	.word	0x58323025
  40cd20:	30252020 	.word	0x30252020
  40cd24:	253a6434 	.word	0x253a6434
  40cd28:	20643230 	.word	0x20643230
  40cd2c:	20202020 	.word	0x20202020
  40cd30:	64323025 	.word	0x64323025
  40cd34:	20202020 	.word	0x20202020
  40cd38:	34302520 	.word	0x34302520
  40cd3c:	30253a64 	.word	0x30253a64
  40cd40:	20206432 	.word	0x20206432
  40cd44:	25202020 	.word	0x25202020
  40cd48:	0d643230 	.word	0x0d643230
  40cd4c:	0000000a 	.word	0x0000000a
  40cd50:	2058414d 	.word	0x2058414d
  40cd54:	3a455444 	.word	0x3a455444
  40cd58:	00000020 	.word	0x00000020
  40cd5c:	4e494d20 	.word	0x4e494d20
  40cd60:	45544420 	.word	0x45544420
  40cd64:	0000203a 	.word	0x0000203a
  40cd68:	41544f54 	.word	0x41544f54
  40cd6c:	4153204c 	.word	0x4153204c
  40cd70:	4954494e 	.word	0x4954494e
  40cd74:	5420455a 	.word	0x5420455a
  40cd78:	3a454d49 	.word	0x3a454d49
  40cd7c:	00000020 	.word	0x00000020
  40cd80:	00000030 	.word	0x00000030
  40cd84:	0000003a 	.word	0x0000003a
  40cd88:	4f542020 	.word	0x4f542020
  40cd8c:	204c4154 	.word	0x204c4154
  40cd90:	494e4153 	.word	0x494e4153
  40cd94:	455a4954 	.word	0x455a4954
  40cd98:	43594320 	.word	0x43594320
  40cd9c:	3a53454c 	.word	0x3a53454c
  40cda0:	00000020 	.word	0x00000020
  40cda4:	2a2a0a0d 	.word	0x2a2a0a0d
  40cda8:	5359532a 	.word	0x5359532a
  40cdac:	204d4554 	.word	0x204d4554
  40cdb0:	54534554 	.word	0x54534554
  40cdb4:	2a2a2a53 	.word	0x2a2a2a53
  40cdb8:	0a0d0a0d 	.word	0x0a0d0a0d
  40cdbc:	00000000 	.word	0x00000000
  40cdc0:	2044454c 	.word	0x2044454c
  40cdc4:	76697244 	.word	0x76697244
  40cdc8:	203a7265 	.word	0x203a7265
  40cdcc:	20504f54 	.word	0x20504f54
  40cdd0:	2e2e3028 	.word	0x2e2e3028
  40cdd4:	20202937 	.word	0x20202937
  40cdd8:	20202020 	.word	0x20202020
  40cddc:	20202020 	.word	0x20202020
  40cde0:	20202020 	.word	0x20202020
  40cde4:	00202020 	.word	0x00202020
  40cde8:	00002046 	.word	0x00002046
  40cdec:	00002050 	.word	0x00002050
  40cdf0:	2044454c 	.word	0x2044454c
  40cdf4:	76697244 	.word	0x76697244
  40cdf8:	203a7265 	.word	0x203a7265
  40cdfc:	54544f42 	.word	0x54544f42
  40ce00:	28204d4f 	.word	0x28204d4f
  40ce04:	312e2e30 	.word	0x312e2e30
  40ce08:	20202931 	.word	0x20202931
  40ce0c:	20202020 	.word	0x20202020
  40ce10:	20202020 	.word	0x20202020
  40ce14:	00202020 	.word	0x00202020
  40ce18:	73616c46 	.word	0x73616c46
  40ce1c:	30282068 	.word	0x30282068
  40ce20:	29342e2e 	.word	0x29342e2e
  40ce24:	20202020 	.word	0x20202020
  40ce28:	20202020 	.word	0x20202020
  40ce2c:	20202020 	.word	0x20202020
  40ce30:	20202020 	.word	0x20202020
  40ce34:	20202020 	.word	0x20202020
  40ce38:	20202020 	.word	0x20202020
  40ce3c:	00202020 	.word	0x00202020
  40ce40:	2044454c 	.word	0x2044454c
  40ce44:	72616f42 	.word	0x72616f42
  40ce48:	65532064 	.word	0x65532064
  40ce4c:	6c616972 	.word	0x6c616972
  40ce50:	20444920 	.word	0x20444920
  40ce54:	63656843 	.word	0x63656843
  40ce58:	6d75736b 	.word	0x6d75736b
  40ce5c:	30282073 	.word	0x30282073
  40ce60:	29342e2e 	.word	0x29342e2e
  40ce64:	00202020 	.word	0x00202020
  40ce68:	2044454c 	.word	0x2044454c
  40ce6c:	72616f42 	.word	0x72616f42
  40ce70:	69532064 	.word	0x69532064
  40ce74:	4d206564 	.word	0x4d206564
  40ce78:	55207861 	.word	0x55207861
  40ce7c:	65676173 	.word	0x65676173
  40ce80:	2e302820 	.word	0x2e302820
  40ce84:	2029372e 	.word	0x2029372e
  40ce88:	20202020 	.word	0x20202020
  40ce8c:	00202020 	.word	0x00202020
  40ce90:	67617355 	.word	0x67617355
  40ce94:	74532065 	.word	0x74532065
  40ce98:	74637572 	.word	0x74637572
  40ce9c:	65704f20 	.word	0x65704f20
  40cea0:	6c53206e 	.word	0x6c53206e
  40cea4:	2073746f 	.word	0x2073746f
  40cea8:	20202020 	.word	0x20202020
  40ceac:	20202020 	.word	0x20202020
  40ceb0:	20202020 	.word	0x20202020
  40ceb4:	00202020 	.word	0x00202020
  40ceb8:	0a0d2046 	.word	0x0a0d2046
  40cebc:	00000000 	.word	0x00000000
  40cec0:	0a0d2050 	.word	0x0a0d2050
  40cec4:	00000000 	.word	0x00000000
  40cec8:	2a2a0a0d 	.word	0x2a2a0a0d
  40cecc:	44454c2a 	.word	0x44454c2a
  40ced0:	414f4220 	.word	0x414f4220
  40ced4:	20534452 	.word	0x20534452
  40ced8:	5453414d 	.word	0x5453414d
  40cedc:	4c205245 	.word	0x4c205245
  40cee0:	2a545349 	.word	0x2a545349
  40cee4:	0a0d2a2a 	.word	0x0a0d2a2a
  40cee8:	00000a0d 	.word	0x00000a0d
  40ceec:	29643225 	.word	0x29643225
  40cef0:	32302520 	.word	0x32302520
  40cef4:	32302558 	.word	0x32302558
  40cef8:	32302558 	.word	0x32302558
  40cefc:	32302558 	.word	0x32302558
  40cf00:	32302558 	.word	0x32302558
  40cf04:	32302558 	.word	0x32302558
  40cf08:	00002058 	.word	0x00002058
  40cf0c:	504f5420 	.word	0x504f5420
  40cf10:	00000a0d 	.word	0x00000a0d
  40cf14:	544f4220 	.word	0x544f4220
  40cf18:	00000a0d 	.word	0x00000a0d
  40cf1c:	0a0d0a0d 	.word	0x0a0d0a0d
  40cf20:	00000000 	.word	0x00000000
  40cf24:	65707954 	.word	0x65707954
  40cf28:	27482720 	.word	0x27482720
  40cf2c:	726f6620 	.word	0x726f6620
  40cf30:	6c656820 	.word	0x6c656820
  40cf34:	0a0d2e70 	.word	0x0a0d2e70
  40cf38:	00000a0d 	.word	0x00000a0d
  40cf3c:	2a2a0a0d 	.word	0x2a2a0a0d
  40cf40:	2d2d2d2d 	.word	0x2d2d2d2d
  40cf44:	2d2d2d2d 	.word	0x2d2d2d2d
  40cf48:	2d2d2d2d 	.word	0x2d2d2d2d
  40cf4c:	2d2d2d2d 	.word	0x2d2d2d2d
  40cf50:	0d2a2a2d 	.word	0x0d2a2a2d
  40cf54:	0000000a 	.word	0x0000000a
  40cf58:	6c452020 	.word	0x6c452020
  40cf5c:	72746365 	.word	0x72746365
  40cf60:	616c636f 	.word	0x616c636f
  40cf64:	48206576 	.word	0x48206576
  40cf68:	0d504c45 	.word	0x0d504c45
  40cf6c:	0000000a 	.word	0x0000000a
  40cf70:	2d2d2a2a 	.word	0x2d2d2a2a
  40cf74:	2d2d2d2d 	.word	0x2d2d2d2d
  40cf78:	2d2d2d2d 	.word	0x2d2d2d2d
  40cf7c:	2d2d2d2d 	.word	0x2d2d2d2d
  40cf80:	2a2d2d2d 	.word	0x2a2d2d2d
  40cf84:	000a0d2a 	.word	0x000a0d2a
  40cf88:	20202020 	.word	0x20202020
  40cf8c:	20202048 	.word	0x20202048
  40cf90:	20202020 	.word	0x20202020
  40cf94:	54202d20 	.word	0x54202d20
  40cf98:	20736968 	.word	0x20736968
  40cf9c:	706c6568 	.word	0x706c6568
  40cfa0:	6e656d20 	.word	0x6e656d20
  40cfa4:	000a0d75 	.word	0x000a0d75
  40cfa8:	20202020 	.word	0x20202020
  40cfac:	20202044 	.word	0x20202044
  40cfb0:	20202020 	.word	0x20202020
  40cfb4:	53202d20 	.word	0x53202d20
  40cfb8:	20776f68 	.word	0x20776f68
  40cfbc:	72727563 	.word	0x72727563
  40cfc0:	20746e65 	.word	0x20746e65
  40cfc4:	20455444 	.word	0x20455444
  40cfc8:	74746573 	.word	0x74746573
  40cfcc:	0d676e69 	.word	0x0d676e69
  40cfd0:	0000000a 	.word	0x0000000a
  40cfd4:	20202020 	.word	0x20202020
  40cfd8:	78202044 	.word	0x78202044
  40cfdc:	20202078 	.word	0x20202078
  40cfe0:	43202d20 	.word	0x43202d20
  40cfe4:	676e6168 	.word	0x676e6168
  40cfe8:	6e692065 	.word	0x6e692065
  40cfec:	61697469 	.word	0x61697469
  40cff0:	5444206c 	.word	0x5444206c
  40cff4:	6f742045 	.word	0x6f742045
  40cff8:	20787820 	.word	0x20787820
  40cffc:	756e696d 	.word	0x756e696d
  40d000:	20736574 	.word	0x20736574
  40d004:	72656877 	.word	0x72656877
  40d008:	20322065 	.word	0x20322065
  40d00c:	78203d3e 	.word	0x78203d3e
  40d010:	3d3e2078 	.word	0x3d3e2078
  40d014:	2e393520 	.word	0x2e393520
  40d018:	00000a0d 	.word	0x00000a0d
  40d01c:	20202020 	.word	0x20202020
  40d020:	20202053 	.word	0x20202053
  40d024:	20202020 	.word	0x20202020
  40d028:	53202d20 	.word	0x53202d20
  40d02c:	65747379 	.word	0x65747379
  40d030:	7473206d 	.word	0x7473206d
  40d034:	73757461 	.word	0x73757461
  40d038:	00000a0d 	.word	0x00000a0d
  40d03c:	0000003e 	.word	0x0000003e
  40d040:	74696e49 	.word	0x74696e49
  40d044:	206c6169 	.word	0x206c6169
  40d048:	20455444 	.word	0x20455444
  40d04c:	20746573 	.word	0x20746573
  40d050:	203a6f74 	.word	0x203a6f74
  40d054:	00000000 	.word	0x00000000
  40d058:	6e696d20 	.word	0x6e696d20
  40d05c:	73657475 	.word	0x73657475
  40d060:	3e0a0d2e 	.word	0x3e0a0d2e
  40d064:	00000000 	.word	0x00000000
  40d068:	696c6156 	.word	0x696c6156
  40d06c:	654b2064 	.word	0x654b2064
  40d070:	64617079 	.word	0x64617079
  40d074:	646f4320 	.word	0x646f4320
  40d078:	000a0d65 	.word	0x000a0d65
  40d07c:	72617453 	.word	0x72617453
  40d080:	75622074 	.word	0x75622074
  40d084:	6e6f7474 	.word	0x6e6f7474
  40d088:	65727020 	.word	0x65727020
  40d08c:	64657373 	.word	0x64657373
  40d090:	00000a0d 	.word	0x00000a0d
  40d094:	74696e49 	.word	0x74696e49
  40d098:	206c6169 	.word	0x206c6169
  40d09c:	20455444 	.word	0x20455444
  40d0a0:	20776f6e 	.word	0x20776f6e
  40d0a4:	20746573 	.word	0x20746573
  40d0a8:	203a6f74 	.word	0x203a6f74
  40d0ac:	00000000 	.word	0x00000000
  40d0b0:	003e0a0d 	.word	0x003e0a0d
  40d0b4:	6f727245 	.word	0x6f727245
  40d0b8:	49202e72 	.word	0x49202e72
  40d0bc:	6974696e 	.word	0x6974696e
  40d0c0:	44206c61 	.word	0x44206c61
  40d0c4:	6e204554 	.word	0x6e204554
  40d0c8:	6d20746f 	.word	0x6d20746f
  40d0cc:	6669646f 	.word	0x6669646f
  40d0d0:	2e646569 	.word	0x2e646569
  40d0d4:	000a0d20 	.word	0x000a0d20
  40d0d8:	7473754d 	.word	0x7473754d
  40d0dc:	20656220 	.word	0x20656220
  40d0e0:	61762061 	.word	0x61762061
  40d0e4:	2065756c 	.word	0x2065756c
  40d0e8:	77746562 	.word	0x77746562
  40d0ec:	206e6565 	.word	0x206e6565
  40d0f0:	6e612032 	.word	0x6e612032
  40d0f4:	39352064 	.word	0x39352064
  40d0f8:	3e0a0d2e 	.word	0x3e0a0d2e
  40d0fc:	00000000 	.word	0x00000000
  40d100:	54415453 	.word	0x54415453
  40d104:	4f445f45 	.word	0x4f445f45
  40d108:	4f5f524f 	.word	0x4f5f524f
  40d10c:	0d4e4550 	.word	0x0d4e4550
  40d110:	0000000a 	.word	0x0000000a
  40d114:	54415453 	.word	0x54415453
  40d118:	4f445f45 	.word	0x4f445f45
  40d11c:	415f524f 	.word	0x415f524f
  40d120:	0d52414a 	.word	0x0d52414a
  40d124:	0000000a 	.word	0x0000000a
  40d128:	54415453 	.word	0x54415453
  40d12c:	4f445f45 	.word	0x4f445f45
  40d130:	4c5f524f 	.word	0x4c5f524f
  40d134:	48435441 	.word	0x48435441
  40d138:	0a0d4445 	.word	0x0a0d4445
  40d13c:	00000000 	.word	0x00000000
  40d140:	54415453 	.word	0x54415453
  40d144:	43455f45 	.word	0x43455f45
  40d148:	4c44495f 	.word	0x4c44495f
  40d14c:	000a0d45 	.word	0x000a0d45
  40d150:	54415453 	.word	0x54415453
  40d154:	54535f45 	.word	0x54535f45
  40d158:	5f545241 	.word	0x5f545241
  40d15c:	494e4153 	.word	0x494e4153
  40d160:	455a4954 	.word	0x455a4954
  40d164:	00000a0d 	.word	0x00000a0d
  40d168:	696e6153 	.word	0x696e6153
  40d16c:	697a6974 	.word	0x697a6974
  40d170:	0a0d676e 	.word	0x0a0d676e
  40d174:	00000000 	.word	0x00000000
  40d178:	6c207441 	.word	0x6c207441
  40d17c:	74736165 	.word	0x74736165
  40d180:	656e6f20 	.word	0x656e6f20
  40d184:	65687320 	.word	0x65687320
  40d188:	6920666c 	.word	0x6920666c
  40d18c:	72702073 	.word	0x72702073
  40d190:	6e657365 	.word	0x6e657365
  40d194:	62202c74 	.word	0x62202c74
  40d198:	6e207475 	.word	0x6e207475
  40d19c:	6564206f 	.word	0x6564206f
  40d1a0:	65636976 	.word	0x65636976
  40d1a4:	6f742073 	.word	0x6f742073
  40d1a8:	20656220 	.word	0x20656220
  40d1ac:	61656c63 	.word	0x61656c63
  40d1b0:	2e64656e 	.word	0x2e64656e
  40d1b4:	00000a0d 	.word	0x00000a0d
  40d1b8:	73206f4e 	.word	0x73206f4e
  40d1bc:	766c6568 	.word	0x766c6568
  40d1c0:	202c7365 	.word	0x202c7365
  40d1c4:	7320726f 	.word	0x7320726f
  40d1c8:	766c6568 	.word	0x766c6568
  40d1cc:	61207365 	.word	0x61207365
  40d1d0:	70206572 	.word	0x70206572
  40d1d4:	20747361 	.word	0x20747361
  40d1d8:	6566696c 	.word	0x6566696c
  40d1dc:	656d6974 	.word	0x656d6974
  40d1e0:	00000a0d 	.word	0x00000a0d
  40d1e4:	696e6173 	.word	0x696e6173
  40d1e8:	657a6974 	.word	0x657a6974
  40d1ec:	756e694d 	.word	0x756e694d
  40d1f0:	3a736574 	.word	0x3a736574
  40d1f4:	646c2520 	.word	0x646c2520
  40d1f8:	706d7420 	.word	0x706d7420
  40d1fc:	696e6153 	.word	0x696e6153
  40d200:	657a6974 	.word	0x657a6974
  40d204:	756e694d 	.word	0x756e694d
  40d208:	3a736574 	.word	0x3a736574
  40d20c:	646c2520 	.word	0x646c2520
  40d210:	00000a0d 	.word	0x00000a0d
  40d214:	54415453 	.word	0x54415453
  40d218:	41535f45 	.word	0x41535f45
  40d21c:	4954494e 	.word	0x4954494e
  40d220:	0a0d455a 	.word	0x0a0d455a
  40d224:	00000000 	.word	0x00000000
  40d228:	6c656853 	.word	0x6c656853
  40d22c:	6c632066 	.word	0x6c632066
  40d230:	0d6e6165 	.word	0x0d6e6165
  40d234:	0000000a 	.word	0x0000000a
  40d238:	54415453 	.word	0x54415453
  40d23c:	54535f45 	.word	0x54535f45
  40d240:	5f545241 	.word	0x5f545241
  40d244:	41454c43 	.word	0x41454c43
  40d248:	000a0d4e 	.word	0x000a0d4e
  40d24c:	54415453 	.word	0x54415453
  40d250:	4c435f45 	.word	0x4c435f45
  40d254:	0d4e4145 	.word	0x0d4e4145
  40d258:	0000000a 	.word	0x0000000a

0040d25c <_ctype_>:
  40d25c:	20202000 20202020 28282020 20282828     .         ((((( 
  40d26c:	20202020 20202020 20202020 20202020                     
  40d27c:	10108820 10101010 10101010 10101010      ...............
  40d28c:	04040410 04040404 10040404 10101010     ................
  40d29c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40d2ac:	01010101 01010101 01010101 10101010     ................
  40d2bc:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40d2cc:	02020202 02020202 02020202 10101010     ................
  40d2dc:	00000020 00000000 00000000 00000000      ...............
	...
  40d360:	00000043                                C...

0040d364 <_global_impure_ptr>:
  40d364:	204000a0 0000000a                       ..@ ....

0040d36c <zeroes.6911>:
  40d36c:	30303030 30303030 30303030 30303030     0000000000000000

0040d37c <blanks.6910>:
  40d37c:	20202020 20202020 20202020 20202020                     
  40d38c:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  40d39c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40d3ac:	00000000 33323130 37363534 62613938     ....0123456789ab
  40d3bc:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  40d3cc:	00000030 69666e49 7974696e 00000000     0...Infinity....
  40d3dc:	004e614e 49534f50 00000058 0000002e     NaN.POSIX.......
  40d3ec:	00000000                                ....

0040d3f0 <__mprec_tens>:
  40d3f0:	00000000 3ff00000 00000000 40240000     .......?......$@
  40d400:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40d410:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40d420:	00000000 412e8480 00000000 416312d0     .......A......cA
  40d430:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40d440:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40d450:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40d460:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40d470:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40d480:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40d490:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40d4a0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40d4b0:	79d99db4 44ea7843                       ...yCx.D

0040d4b8 <p05.5302>:
  40d4b8:	00000005 00000019 0000007d 00000000     ........}.......

0040d4c8 <__mprec_bigtens>:
  40d4c8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40d4d8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40d4e8:	7f73bf3c 75154fdd                       <.s..O.u

0040d4f0 <_init>:
  40d4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d4f2:	bf00      	nop
  40d4f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40d4f6:	bc08      	pop	{r3}
  40d4f8:	469e      	mov	lr, r3
  40d4fa:	4770      	bx	lr

0040d4fc <__init_array_start>:
  40d4fc:	004089c9 	.word	0x004089c9

0040d500 <__frame_dummy_init_array_entry>:
  40d500:	00400165                                e.@.

0040d504 <_fini>:
  40d504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d506:	bf00      	nop
  40d508:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40d50a:	bc08      	pop	{r3}
  40d50c:	469e      	mov	lr, r3
  40d50e:	4770      	bx	lr

0040d510 <__fini_array_start>:
  40d510:	00400141 	.word	0x00400141
