\hypertarget{group__Acc__Block__Data__Update}{\section{Acc\+\_\+\+Block\+\_\+\+Data\+\_\+\+Update}
\label{group__Acc__Block__Data__Update}\index{Acc\+\_\+\+Block\+\_\+\+Data\+\_\+\+Update@{Acc\+\_\+\+Block\+\_\+\+Data\+\_\+\+Update}}
}
Collaboration diagram for Acc\+\_\+\+Block\+\_\+\+Data\+\_\+\+Update\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__Acc__Block__Data__Update}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__Acc__Block__Data__Update_ga475b67ab49339eabab2d1e317a1cd439}{L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Continous}~((uint8\+\_\+t)0x00)
\item 
\#define \hyperlink{group__Acc__Block__Data__Update_gaac053cfddd26dede2fb898e357c5c0aa}{L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Single}~((uint8\+\_\+t)0x80)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group__Acc__Block__Data__Update_ga475b67ab49339eabab2d1e317a1cd439}{\index{Acc\+\_\+\+Block\+\_\+\+Data\+\_\+\+Update@{Acc\+\_\+\+Block\+\_\+\+Data\+\_\+\+Update}!L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Continous@{L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Continous}}
\index{L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Continous@{L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Continous}!Acc\+\_\+\+Block\+\_\+\+Data\+\_\+\+Update@{Acc\+\_\+\+Block\+\_\+\+Data\+\_\+\+Update}}
\subsubsection[{L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Continous}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Continous~((uint8\+\_\+t)0x00)}}\label{group__Acc__Block__Data__Update_ga475b67ab49339eabab2d1e317a1cd439}
Continuos Update \hypertarget{group__Acc__Block__Data__Update_gaac053cfddd26dede2fb898e357c5c0aa}{\index{Acc\+\_\+\+Block\+\_\+\+Data\+\_\+\+Update@{Acc\+\_\+\+Block\+\_\+\+Data\+\_\+\+Update}!L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Single@{L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Single}}
\index{L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Single@{L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Single}!Acc\+\_\+\+Block\+\_\+\+Data\+\_\+\+Update@{Acc\+\_\+\+Block\+\_\+\+Data\+\_\+\+Update}}
\subsubsection[{L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Single}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+S\+M303\+D\+L\+H\+C\+\_\+\+Block\+Update\+\_\+\+Single~((uint8\+\_\+t)0x80)}}\label{group__Acc__Block__Data__Update_gaac053cfddd26dede2fb898e357c5c0aa}
Single Update\+: output registers not updated until M\+S\+B and L\+S\+B reading 