;redcode
;assert 1
	SPL 0, <-702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	CMP -3, 130
	SLT 210, 130
	ADD 210, 60
	SUB @127, @106
	ADD 210, 60
	SUB @0, @2
	SPL <13
	SUB @0, @2
	SUB 3, @20
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SPL 100, <-102
	SPL 100, <-102
	ADD 210, 60
	MOV <-97, <-25
	CMP -207, <-120
	SUB @121, 113
	SUB @-127, 100
	SUB -3, 130
	MOV -7, <-20
	SUB @127, @106
	SUB @127, @106
	MOV <-97, <-25
	MOV <-97, <-25
	MOV <-97, <-25
	SUB @0, @2
	SUB @0, @2
	SLT -130, 9
	SUB @121, 106
	ADD 3, @20
	ADD -230, 229
	SUB @121, 106
	SPL 0, #2
	SPL 0, #2
	SUB -207, <-120
	ADD @13, 0
	ADD @13, 0
	JMN -1, @-20
	MOV -1, <-20
	JMP -97, @-25
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
