Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c61a3ef212f842149abdc8d0dd5cde68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_3_2_behav xil_defaultlib.lab4_3_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab4_3_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_3_2_behav
