#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024260b1ee10 .scope module, "main_memory" "main_memory" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read_request";
    .port_info 3 /INPUT 1 "write_request";
    .port_info 4 /INPUT 16 "address";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /OUTPUT 8 "read_data";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /OUTPUT 1 "error";
P_0000024260aa4e60 .param/l "ADDR_WIDTH" 0 2 2, +C4<00000000000000000000000000010000>;
P_0000024260aa4e98 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
P_0000024260aa4ed0 .param/l "MEM_SIZE" 0 2 4, +C4<00000000000000010000000000000000>;
o0000024260b50088 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000024260b28460_0 .net "address", 15 0, o0000024260b50088;  0 drivers
o0000024260b500b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024260b27ba0_0 .net "clk", 0 0, o0000024260b500b8;  0 drivers
v0000024260b27d80_0 .var "delay_counter", 2 0;
v0000024260b28960_0 .var "error", 0 0;
v0000024260b28320_0 .var/i "i", 31 0;
v0000024260b288c0 .array "memory_array", 65535 0, 7 0;
v0000024260b27ce0_0 .var "operation_pending", 0 0;
v0000024260b28140_0 .var "read_data", 7 0;
o0000024260b501d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024260b28a00_0 .net "read_request", 0 0, o0000024260b501d8;  0 drivers
v0000024260b28aa0_0 .var "ready", 0 0;
o0000024260b50238 .functor BUFZ 1, C4<z>; HiZ drive
v0000024260b27e20_0 .net "reset", 0 0, o0000024260b50238;  0 drivers
o0000024260b50268 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000024260b27ec0_0 .net "write_data", 7 0, o0000024260b50268;  0 drivers
o0000024260b50298 .functor BUFZ 1, C4<z>; HiZ drive
v0000024260b27f60_0 .net "write_request", 0 0, o0000024260b50298;  0 drivers
E_0000024260b2bcf0 .event posedge, v0000024260b27e20_0, v0000024260b27ba0_0;
S_0000024260b36e30 .scope module, "testbench_working" "testbench_working" 3 3;
 .timescale -9 -12;
v0000024260ba7c30_0 .var "addr", 7 0;
v0000024260ba72d0_0 .var "clk", 0 0;
v0000024260ba7370_0 .var "data_in", 7 0;
v0000024260ba8950_0 .net "data_out", 7 0, L_0000024260b1b110;  1 drivers
RS_0000024260b510d8 .resolv tri, v0000024260b9f660_0, L_0000024260b1ad90;
v0000024260ba7e10_0 .net8 "hit", 0 0, RS_0000024260b510d8;  2 drivers
v0000024260ba8db0_0 .net "miss", 0 0, L_0000024260b1b260;  1 drivers
v0000024260ba84f0_0 .var "read", 0 0;
v0000024260ba7410_0 .net "ready", 0 0, L_0000024260b1bab0;  1 drivers
v0000024260ba8770_0 .var "reset", 0 0;
v0000024260ba75f0_0 .var/i "test_count", 31 0;
v0000024260ba88b0_0 .var "write", 0 0;
E_0000024260b2c8b0 .event posedge, v0000024260ba7550_0;
E_0000024260b2be30 .event posedge, v0000024260b9f660_0;
E_0000024260b2bef0 .event posedge, v0000024260b280a0_0;
E_0000024260b2c970 .event negedge, v0000024260b280a0_0;
S_0000024260b48470 .scope module, "dut" "fully_associative_cache" 3 14, 4 1 0, S_0000024260b36e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "hit";
    .port_info 8 /OUTPUT 1 "miss";
    .port_info 9 /OUTPUT 1 "ready";
P_0000024260b16d90 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0000024260b16dc8 .param/l "BLOCK_SIZE" 0 4 3, +C4<00000000000000000000000000000001>;
P_0000024260b16e00 .param/l "CACHE_SIZE" 0 4 2, +C4<00000000000000000000000000000100>;
P_0000024260b16e38 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
L_0000024260b1b110 .functor BUFZ 8, v0000024260ba2f70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024260b1ad90 .functor BUFZ 1, v0000024260ba13f0_0, C4<0>, C4<0>, C4<0>;
L_0000024260b1b260 .functor BUFZ 1, v0000024260ba18f0_0, C4<0>, C4<0>, C4<0>;
L_0000024260b1bab0 .functor BUFZ 1, v0000024260ba2c50_0, C4<0>, C4<0>, C4<0>;
v0000024260ba1350_0 .net "addr", 7 0, v0000024260ba7c30_0;  1 drivers
v0000024260ba2b10_0 .net "cache_write_enable", 0 0, v0000024260ba2cf0_0;  1 drivers
v0000024260ba1530_0 .net "clear_dirty_bit", 0 0, v0000024260ba2ed0_0;  1 drivers
v0000024260ba2610_0 .net "clk", 0 0, v0000024260ba72d0_0;  1 drivers
v0000024260ba1490_0 .net "data_in", 7 0, v0000024260ba7370_0;  1 drivers
v0000024260ba1990_0 .net "data_out", 7 0, L_0000024260b1b110;  alias, 1 drivers
v0000024260ba2930_0 .net "data_out_0", 7 0, L_0000024260b1b570;  1 drivers
v0000024260ba1a30_0 .net "data_out_1", 7 0, L_0000024260b1afc0;  1 drivers
v0000024260ba1c10_0 .net "data_out_2", 7 0, L_0000024260b1b030;  1 drivers
v0000024260ba1cb0_0 .net "data_out_3", 7 0, L_0000024260b1bb20;  1 drivers
v0000024260ba1d50_0 .net "dirty_0", 0 0, L_0000024260b1b6c0;  1 drivers
v0000024260ba1df0_0 .net "dirty_1", 0 0, L_0000024260b1b730;  1 drivers
v0000024260ba1e90_0 .net "dirty_2", 0 0, L_0000024260b1b7a0;  1 drivers
v0000024260ba27f0_0 .net "dirty_3", 0 0, L_0000024260b1b0a0;  1 drivers
v0000024260ba29d0_0 .net8 "hit", 0 0, RS_0000024260b510d8;  alias, 2 drivers
v0000024260ba2bb0_0 .net "hit_index", 1 0, v0000024260ba0ba0_0;  1 drivers
v0000024260ba2070_0 .net "hit_lines", 3 0, v0000024260b9f700_0;  1 drivers
v0000024260b9ff20_0 .net "hit_signal", 0 0, v0000024260ba13f0_0;  1 drivers
v0000024260ba74b0_0 .net "line_select", 3 0, v0000024260ba1f30_0;  1 drivers
v0000024260ba7550_0 .net "miss", 0 0, L_0000024260b1b260;  alias, 1 drivers
v0000024260ba7af0_0 .net "miss_signal", 0 0, v0000024260ba18f0_0;  1 drivers
v0000024260ba8d10_0 .net "read", 0 0, v0000024260ba84f0_0;  1 drivers
v0000024260ba8e50_0 .net "read_data_signal", 7 0, v0000024260ba2f70_0;  1 drivers
v0000024260ba8590_0 .net "ready", 0 0, L_0000024260b1bab0;  alias, 1 drivers
v0000024260ba8ef0_0 .net "ready_signal", 0 0, v0000024260ba2c50_0;  1 drivers
v0000024260ba7cd0_0 .net "replace_index", 1 0, v0000024260ba1b70_0;  1 drivers
v0000024260ba9030_0 .net "reset", 0 0, v0000024260ba8770_0;  1 drivers
v0000024260ba7690_0 .net "set_dirty_bit", 0 0, v0000024260ba24d0_0;  1 drivers
v0000024260ba7190_0 .net "set_valid_bit", 0 0, v0000024260ba3010_0;  1 drivers
v0000024260ba8810_0 .net "tag_out_0", 7 0, L_0000024260b1b1f0;  1 drivers
v0000024260ba8c70_0 .net "tag_out_1", 7 0, L_0000024260b1b420;  1 drivers
v0000024260ba7d70_0 .net "tag_out_2", 7 0, L_0000024260b1bc70;  1 drivers
v0000024260ba8630_0 .net "tag_out_3", 7 0, L_0000024260b1af50;  1 drivers
v0000024260ba8f90_0 .net "valid_0", 0 0, L_0000024260b1b180;  1 drivers
v0000024260ba7230_0 .net "valid_1", 0 0, L_0000024260b1b340;  1 drivers
v0000024260ba8450_0 .net "valid_2", 0 0, L_0000024260b1bb90;  1 drivers
v0000024260ba83b0_0 .net "valid_3", 0 0, L_0000024260b1b650;  1 drivers
v0000024260ba86d0_0 .net "write", 0 0, v0000024260ba88b0_0;  1 drivers
S_0000024260b17120 .scope module, "cache_array" "cache_memory_array" 4 44, 5 1 0, S_0000024260b48470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "line_select";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 8 "tag_in";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 1 "set_valid";
    .port_info 7 /INPUT 1 "set_dirty";
    .port_info 8 /INPUT 1 "clear_dirty";
    .port_info 9 /OUTPUT 8 "tag_out_0";
    .port_info 10 /OUTPUT 8 "tag_out_1";
    .port_info 11 /OUTPUT 8 "tag_out_2";
    .port_info 12 /OUTPUT 8 "tag_out_3";
    .port_info 13 /OUTPUT 8 "data_out_0";
    .port_info 14 /OUTPUT 8 "data_out_1";
    .port_info 15 /OUTPUT 8 "data_out_2";
    .port_info 16 /OUTPUT 8 "data_out_3";
    .port_info 17 /OUTPUT 1 "valid_0";
    .port_info 18 /OUTPUT 1 "valid_1";
    .port_info 19 /OUTPUT 1 "valid_2";
    .port_info 20 /OUTPUT 1 "valid_3";
    .port_info 21 /OUTPUT 1 "dirty_0";
    .port_info 22 /OUTPUT 1 "dirty_1";
    .port_info 23 /OUTPUT 1 "dirty_2";
    .port_info 24 /OUTPUT 1 "dirty_3";
P_0000024260b27340 .param/l "ADDR_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0000024260b27378 .param/l "BLOCK_SIZE" 0 5 3, +C4<00000000000000000000000000000001>;
P_0000024260b273b0 .param/l "CACHE_SIZE" 0 5 2, +C4<00000000000000000000000000000100>;
P_0000024260b273e8 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0000024260b1b1f0 .functor BUFZ 8, v0000024260ba04c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024260b1b420 .functor BUFZ 8, v0000024260ba1000_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024260b1bc70 .functor BUFZ 8, v0000024260ba0d80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024260b1af50 .functor BUFZ 8, v0000024260ba0ce0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024260b1b570 .functor BUFZ 8, v0000024260b285a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024260b1afc0 .functor BUFZ 8, v0000024260b281e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024260b1b030 .functor BUFZ 8, v0000024260b28280_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024260b1bb20 .functor BUFZ 8, v0000024260b28640_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024260b1b180 .functor BUFZ 1, v0000024260b9f340_0, C4<0>, C4<0>, C4<0>;
L_0000024260b1b340 .functor BUFZ 1, v0000024260ba0b00_0, C4<0>, C4<0>, C4<0>;
L_0000024260b1bb90 .functor BUFZ 1, v0000024260b9f480_0, C4<0>, C4<0>, C4<0>;
L_0000024260b1b650 .functor BUFZ 1, v0000024260b9f5c0_0, C4<0>, C4<0>, C4<0>;
L_0000024260b1b6c0 .functor BUFZ 1, v0000024260ba06a0_0, C4<0>, C4<0>, C4<0>;
L_0000024260b1b730 .functor BUFZ 1, v0000024260b9f200_0, C4<0>, C4<0>, C4<0>;
L_0000024260b1b7a0 .functor BUFZ 1, v0000024260ba0e20_0, C4<0>, C4<0>, C4<0>;
L_0000024260b1b0a0 .functor BUFZ 1, v0000024260ba0ec0_0, C4<0>, C4<0>, C4<0>;
v0000024260b28000_0 .net "clear_dirty", 0 0, v0000024260ba2ed0_0;  alias, 1 drivers
v0000024260b280a0_0 .net "clk", 0 0, v0000024260ba72d0_0;  alias, 1 drivers
v0000024260b285a0_0 .var "data_0", 7 0;
v0000024260b281e0_0 .var "data_1", 7 0;
v0000024260b28280_0 .var "data_2", 7 0;
v0000024260b28640_0 .var "data_3", 7 0;
v0000024260b286e0_0 .net "data_in", 7 0, v0000024260ba7370_0;  alias, 1 drivers
v0000024260ba02e0_0 .net "data_out_0", 7 0, L_0000024260b1b570;  alias, 1 drivers
v0000024260b9fe80_0 .net "data_out_1", 7 0, L_0000024260b1afc0;  alias, 1 drivers
v0000024260ba0380_0 .net "data_out_2", 7 0, L_0000024260b1b030;  alias, 1 drivers
v0000024260ba0560_0 .net "data_out_3", 7 0, L_0000024260b1bb20;  alias, 1 drivers
v0000024260ba0c40_0 .net "dirty_0", 0 0, L_0000024260b1b6c0;  alias, 1 drivers
v0000024260ba06a0_0 .var "dirty_0_reg", 0 0;
v0000024260ba0880_0 .net "dirty_1", 0 0, L_0000024260b1b730;  alias, 1 drivers
v0000024260b9f200_0 .var "dirty_1_reg", 0 0;
v0000024260ba0600_0 .net "dirty_2", 0 0, L_0000024260b1b7a0;  alias, 1 drivers
v0000024260ba0e20_0 .var "dirty_2_reg", 0 0;
v0000024260ba0420_0 .net "dirty_3", 0 0, L_0000024260b1b0a0;  alias, 1 drivers
v0000024260ba0ec0_0 .var "dirty_3_reg", 0 0;
v0000024260b9fac0_0 .net "line_select", 3 0, v0000024260ba1f30_0;  alias, 1 drivers
v0000024260ba01a0_0 .net "reset", 0 0, v0000024260ba8770_0;  alias, 1 drivers
v0000024260b9fb60_0 .net "set_dirty", 0 0, v0000024260ba24d0_0;  alias, 1 drivers
v0000024260ba0f60_0 .net "set_valid", 0 0, v0000024260ba3010_0;  alias, 1 drivers
v0000024260ba04c0_0 .var "tag_0", 7 0;
v0000024260ba1000_0 .var "tag_1", 7 0;
v0000024260ba0d80_0 .var "tag_2", 7 0;
v0000024260ba0ce0_0 .var "tag_3", 7 0;
v0000024260b9f840_0 .net "tag_in", 7 0, v0000024260ba7c30_0;  alias, 1 drivers
v0000024260b9f160_0 .net "tag_out_0", 7 0, L_0000024260b1b1f0;  alias, 1 drivers
v0000024260ba0100_0 .net "tag_out_1", 7 0, L_0000024260b1b420;  alias, 1 drivers
v0000024260b9f2a0_0 .net "tag_out_2", 7 0, L_0000024260b1bc70;  alias, 1 drivers
v0000024260b9f8e0_0 .net "tag_out_3", 7 0, L_0000024260b1af50;  alias, 1 drivers
v0000024260b9fca0_0 .net "valid_0", 0 0, L_0000024260b1b180;  alias, 1 drivers
v0000024260b9f340_0 .var "valid_0_reg", 0 0;
v0000024260b9f3e0_0 .net "valid_1", 0 0, L_0000024260b1b340;  alias, 1 drivers
v0000024260ba0b00_0 .var "valid_1_reg", 0 0;
v0000024260ba0740_0 .net "valid_2", 0 0, L_0000024260b1bb90;  alias, 1 drivers
v0000024260b9f480_0 .var "valid_2_reg", 0 0;
v0000024260b9f520_0 .net "valid_3", 0 0, L_0000024260b1b650;  alias, 1 drivers
v0000024260b9f5c0_0 .var "valid_3_reg", 0 0;
v0000024260ba0240_0 .net "write_enable", 0 0, v0000024260ba2cf0_0;  alias, 1 drivers
E_0000024260b2ca70 .event posedge, v0000024260ba01a0_0, v0000024260b280a0_0;
S_0000024260b419a0 .scope module, "comparators" "comparator_logic" 4 73, 6 1 0, S_0000024260b48470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 8 "tag_out_0";
    .port_info 2 /INPUT 8 "tag_out_1";
    .port_info 3 /INPUT 8 "tag_out_2";
    .port_info 4 /INPUT 8 "tag_out_3";
    .port_info 5 /INPUT 1 "valid_0";
    .port_info 6 /INPUT 1 "valid_1";
    .port_info 7 /INPUT 1 "valid_2";
    .port_info 8 /INPUT 1 "valid_3";
    .port_info 9 /OUTPUT 1 "hit";
    .port_info 10 /OUTPUT 4 "hit_lines";
    .port_info 11 /OUTPUT 2 "hit_index";
P_0000024260b038e0 .param/l "ADDR_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0000024260b03918 .param/l "CACHE_SIZE" 0 6 2, +C4<00000000000000000000000000000100>;
v0000024260ba0920_0 .net "address", 7 0, v0000024260ba7c30_0;  alias, 1 drivers
v0000024260b9f660_0 .var "hit", 0 0;
v0000024260ba0ba0_0 .var "hit_index", 1 0;
v0000024260b9f700_0 .var "hit_lines", 3 0;
v0000024260b9ffc0_0 .var "match_lines", 3 0;
v0000024260b9f7a0_0 .net "tag_out_0", 7 0, L_0000024260b1b1f0;  alias, 1 drivers
v0000024260b9f980_0 .net "tag_out_1", 7 0, L_0000024260b1b420;  alias, 1 drivers
v0000024260ba07e0_0 .net "tag_out_2", 7 0, L_0000024260b1bc70;  alias, 1 drivers
v0000024260b9fa20_0 .net "tag_out_3", 7 0, L_0000024260b1af50;  alias, 1 drivers
v0000024260ba09c0_0 .net "valid_0", 0 0, L_0000024260b1b180;  alias, 1 drivers
v0000024260b9fc00_0 .net "valid_1", 0 0, L_0000024260b1b340;  alias, 1 drivers
v0000024260b9fd40_0 .net "valid_2", 0 0, L_0000024260b1bb90;  alias, 1 drivers
v0000024260b9fde0_0 .net "valid_3", 0 0, L_0000024260b1b650;  alias, 1 drivers
E_0000024260b2caf0/0 .event anyedge, v0000024260b9fca0_0, v0000024260b9f160_0, v0000024260b9f840_0, v0000024260b9f3e0_0;
E_0000024260b2caf0/1 .event anyedge, v0000024260ba0100_0, v0000024260ba0740_0, v0000024260b9f2a0_0, v0000024260b9f520_0;
E_0000024260b2caf0/2 .event anyedge, v0000024260b9f8e0_0, v0000024260b9ffc0_0;
E_0000024260b2caf0 .event/or E_0000024260b2caf0/0, E_0000024260b2caf0/1, E_0000024260b2caf0/2;
S_0000024260b14fd0 .scope module, "controller" "cache_control_fsm" 4 99, 7 1 0, S_0000024260b48470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read_request";
    .port_info 3 /INPUT 1 "write_request";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /INPUT 1 "cache_hit";
    .port_info 7 /INPUT 4 "hit_lines";
    .port_info 8 /INPUT 2 "hit_index";
    .port_info 9 /INPUT 2 "replace_index";
    .port_info 10 /OUTPUT 4 "line_select";
    .port_info 11 /OUTPUT 1 "cache_write_enable";
    .port_info 12 /OUTPUT 1 "set_valid_bit";
    .port_info 13 /OUTPUT 1 "set_dirty_bit";
    .port_info 14 /OUTPUT 1 "clear_dirty_bit";
    .port_info 15 /OUTPUT 8 "read_data";
    .port_info 16 /OUTPUT 1 "hit_signal";
    .port_info 17 /OUTPUT 1 "miss_signal";
    .port_info 18 /OUTPUT 1 "ready";
P_0000024260b1df20 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0000024260b1df58 .param/l "BLOCK_SIZE" 0 7 3, +C4<00000000000000000000000000000001>;
P_0000024260b1df90 .param/l "CACHE_SIZE" 0 7 2, +C4<00000000000000000000000000000100>;
P_0000024260b1dfc8 .param/l "DATA_WIDTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_0000024260b1e000 .param/l "IDLE" 0 7 30, C4<000>;
P_0000024260b1e038 .param/l "READ_HIT" 0 7 32, C4<010>;
P_0000024260b1e070 .param/l "READ_MISS" 0 7 34, C4<100>;
P_0000024260b1e0a8 .param/l "TAG_COMPARE" 0 7 31, C4<001>;
P_0000024260b1e0e0 .param/l "UPDATE_CACHE" 0 7 36, C4<110>;
P_0000024260b1e118 .param/l "WRITE_HIT" 0 7 33, C4<011>;
P_0000024260b1e150 .param/l "WRITE_MISS" 0 7 35, C4<101>;
v0000024260ba2a70_0 .net "address", 7 0, v0000024260ba7c30_0;  alias, 1 drivers
v0000024260ba17b0_0 .net8 "cache_hit", 0 0, RS_0000024260b510d8;  alias, 2 drivers
v0000024260ba2cf0_0 .var "cache_write_enable", 0 0;
v0000024260ba2ed0_0 .var "clear_dirty_bit", 0 0;
v0000024260ba1ad0_0 .net "clk", 0 0, v0000024260ba72d0_0;  alias, 1 drivers
v0000024260ba1850_0 .var "current_state", 2 0;
v0000024260ba1170_0 .net "hit_index", 1 0, v0000024260ba0ba0_0;  alias, 1 drivers
v0000024260ba15d0_0 .net "hit_lines", 3 0, v0000024260b9f700_0;  alias, 1 drivers
v0000024260ba13f0_0 .var "hit_signal", 0 0;
v0000024260ba1f30_0 .var "line_select", 3 0;
v0000024260ba18f0_0 .var "miss_signal", 0 0;
v0000024260ba1210_0 .var "next_state", 2 0;
v0000024260ba2f70_0 .var "read_data", 7 0;
v0000024260ba2110_0 .var "read_operation", 0 0;
v0000024260ba2890_0 .net "read_request", 0 0, v0000024260ba84f0_0;  alias, 1 drivers
v0000024260ba2c50_0 .var "ready", 0 0;
v0000024260ba21b0_0 .net "replace_index", 1 0, v0000024260ba1b70_0;  alias, 1 drivers
v0000024260ba1710_0 .net "reset", 0 0, v0000024260ba8770_0;  alias, 1 drivers
v0000024260ba2390_0 .var "saved_address", 7 0;
v0000024260ba2250_0 .var "saved_write_data", 7 0;
v0000024260ba24d0_0 .var "set_dirty_bit", 0 0;
v0000024260ba3010_0 .var "set_valid_bit", 0 0;
v0000024260ba2430_0 .var "target_line", 1 0;
v0000024260ba2e30_0 .net "write_data", 7 0, v0000024260ba7370_0;  alias, 1 drivers
v0000024260ba22f0_0 .net "write_request", 0 0, v0000024260ba88b0_0;  alias, 1 drivers
E_0000024260b2cb30 .event anyedge, v0000024260ba1850_0, v0000024260ba2890_0, v0000024260ba22f0_0, v0000024260b9f660_0;
S_0000024260b1fb50 .scope function.vec4.s81, "state_to_string" "state_to_string" 7 45, 7 45 0, S_0000024260b14fd0;
 .timescale 0 0;
v0000024260ba0060_0 .var "state", 2 0;
; Variable state_to_string is vec4 return value of scope S_0000024260b1fb50
TD_testbench_working.dut.controller.state_to_string ;
    %load/vec4 v0000024260ba0060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 2862388892, 0, 58;
    %concati/vec4 5199694, 0, 23;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1229212741, 0, 81;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 2190392966, 0, 34;
    %concati/vec4 2660933762, 0, 32;
    %concati/vec4 21061, 0, 15;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 2760540808, 0, 50;
    %concati/vec4 1598572884, 0, 31;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 2930021032, 0, 42;
    %concati/vec4 2327744658, 0, 32;
    %concati/vec4 84, 0, 7;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 2760540808, 0, 42;
    %concati/vec4 3197801126, 0, 32;
    %concati/vec4 83, 0, 7;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 2930021032, 0, 34;
    %concati/vec4 2327747218, 0, 32;
    %concati/vec4 21331, 0, 15;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 2290264202, 0, 34;
    %concati/vec4 3196486278, 0, 32;
    %concati/vec4 18501, 0, 15;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %end;
S_0000024260b1fce0 .scope module, "repl_policy" "replacement_policy" 4 89, 8 1 0, S_0000024260b48470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "access_lines";
    .port_info 3 /INPUT 1 "update_policy";
    .port_info 4 /OUTPUT 2 "replace_index";
    .port_info 5 /OUTPUT 1 "replacement_ready";
P_0000024260b2cb70 .param/l "CACHE_SIZE" 0 8 2, +C4<00000000000000000000000000000100>;
v0000024260ba2d90_0 .net "access_lines", 3 0, v0000024260b9f700_0;  alias, 1 drivers
v0000024260ba1670_0 .net "clk", 0 0, v0000024260ba72d0_0;  alias, 1 drivers
v0000024260ba1b70_0 .var "replace_index", 1 0;
v0000024260ba2750_0 .var "replacement_ready", 0 0;
v0000024260ba12b0_0 .net "reset", 0 0, v0000024260ba8770_0;  alias, 1 drivers
v0000024260ba26b0_0 .var "rr_pointer", 1 0;
v0000024260ba1fd0_0 .net8 "update_policy", 0 0, RS_0000024260b510d8;  alias, 2 drivers
S_0000024260acbd40 .scope task, "wait_for_ready" "wait_for_ready" 3 251, 3 251 0, S_0000024260b36e30;
 .timescale -9 -12;
E_0000024260b2bd30 .event posedge, v0000024260ba8590_0;
TD_testbench_working.wait_for_ready ;
    %load/vec4 v0000024260ba7410_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.9, 4;
    %vpi_call 3 254 "$display", "[SYSTEM] Cache busy... waiting for ready signal" {0 0 0};
    %wait E_0000024260b2bd30;
    %vpi_call 3 256 "$display", "[SYSTEM] Cache ready for next operation" {0 0 0};
T_1.9 ;
    %end;
    .scope S_0000024260b1ee10;
T_2 ;
    %wait E_0000024260b2bcf0;
    %load/vec4 v0000024260b27e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024260b28320_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000024260b28320_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000024260b28320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024260b288c0, 0, 4;
    %load/vec4 v0000024260b28320_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024260b28320_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024260b28140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260b28aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260b28960_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024260b27d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260b27ce0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024260b27ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000024260b27d80_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v0000024260b27d80_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000024260b27d80_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260b28aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260b27ce0_0, 0;
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000024260b28a00_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.10, 8;
    %load/vec4 v0000024260b27f60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.10;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260b28aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260b27ce0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000024260b27d80_0, 0;
    %load/vec4 v0000024260b28460_0;
    %pad/u 32;
    %cmpi/u 65536, 0, 32;
    %jmp/0xz  T_2.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260b28960_0, 0;
    %load/vec4 v0000024260b27f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %load/vec4 v0000024260b27ec0_0;
    %load/vec4 v0000024260b28460_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024260b288c0, 0, 4;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0000024260b28460_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000024260b288c0, 4;
    %assign/vec4 v0000024260b28140_0, 0;
T_2.14 ;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260b28960_0, 0;
T_2.12 ;
T_2.8 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024260b17120;
T_3 ;
    %wait E_0000024260b2ca70;
    %load/vec4 v0000024260ba01a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024260ba04c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024260ba1000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024260ba0d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024260ba0ce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024260b285a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024260b281e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024260b28280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024260b28640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260b9f340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba0b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260b9f480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260b9f5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba06a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260b9f200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba0e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba0ec0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024260b9fac0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000024260ba0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000024260b286e0_0;
    %assign/vec4 v0000024260b285a0_0, 0;
T_3.4 ;
    %load/vec4 v0000024260b9f840_0;
    %assign/vec4 v0000024260ba04c0_0, 0;
    %load/vec4 v0000024260ba0f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260b9f340_0, 0;
T_3.6 ;
    %load/vec4 v0000024260b9fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba06a0_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000024260b28000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba06a0_0, 0;
T_3.10 ;
T_3.9 ;
T_3.2 ;
    %load/vec4 v0000024260b9fac0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0000024260ba0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0000024260b286e0_0;
    %assign/vec4 v0000024260b281e0_0, 0;
T_3.14 ;
    %load/vec4 v0000024260b9f840_0;
    %assign/vec4 v0000024260ba1000_0, 0;
    %load/vec4 v0000024260ba0f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba0b00_0, 0;
T_3.16 ;
    %load/vec4 v0000024260b9fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260b9f200_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0000024260b28000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260b9f200_0, 0;
T_3.20 ;
T_3.19 ;
T_3.12 ;
    %load/vec4 v0000024260b9fac0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %load/vec4 v0000024260ba0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %load/vec4 v0000024260b286e0_0;
    %assign/vec4 v0000024260b28280_0, 0;
T_3.24 ;
    %load/vec4 v0000024260b9f840_0;
    %assign/vec4 v0000024260ba0d80_0, 0;
    %load/vec4 v0000024260ba0f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260b9f480_0, 0;
T_3.26 ;
    %load/vec4 v0000024260b9fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba0e20_0, 0;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0000024260b28000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba0e20_0, 0;
T_3.30 ;
T_3.29 ;
T_3.22 ;
    %load/vec4 v0000024260b9fac0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.32, 8;
    %load/vec4 v0000024260ba0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %load/vec4 v0000024260b286e0_0;
    %assign/vec4 v0000024260b28640_0, 0;
T_3.34 ;
    %load/vec4 v0000024260b9f840_0;
    %assign/vec4 v0000024260ba0ce0_0, 0;
    %load/vec4 v0000024260ba0f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.36, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260b9f5c0_0, 0;
T_3.36 ;
    %load/vec4 v0000024260b9fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.38, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba0ec0_0, 0;
    %jmp T_3.39;
T_3.38 ;
    %load/vec4 v0000024260b28000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba0ec0_0, 0;
T_3.40 ;
T_3.39 ;
T_3.32 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024260b419a0;
T_4 ;
    %wait E_0000024260b2caf0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024260b9ffc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260b9f660_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024260ba0ba0_0, 0, 2;
    %load/vec4 v0000024260ba09c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000024260b9f7a0_0;
    %load/vec4 v0000024260ba0920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024260b9ffc0_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024260ba0ba0_0, 0, 2;
T_4.0 ;
    %load/vec4 v0000024260b9fc00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0000024260b9f980_0;
    %load/vec4 v0000024260ba0920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024260b9ffc0_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024260ba0ba0_0, 0, 2;
T_4.3 ;
    %load/vec4 v0000024260b9fd40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %load/vec4 v0000024260ba07e0_0;
    %load/vec4 v0000024260ba0920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024260b9ffc0_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024260ba0ba0_0, 0, 2;
T_4.6 ;
    %load/vec4 v0000024260b9fde0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.11, 9;
    %load/vec4 v0000024260b9fa20_0;
    %load/vec4 v0000024260ba0920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024260b9ffc0_0, 4, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024260ba0ba0_0, 0, 2;
T_4.9 ;
    %load/vec4 v0000024260b9ffc0_0;
    %store/vec4 v0000024260b9f700_0, 0, 4;
    %load/vec4 v0000024260b9ffc0_0;
    %or/r;
    %store/vec4 v0000024260b9f660_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024260b1fce0;
T_5 ;
    %wait E_0000024260b2ca70;
    %load/vec4 v0000024260ba12b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024260ba26b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba2750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024260ba1b70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024260ba1fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000024260ba26b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000024260ba26b0_0, 0;
    %load/vec4 v0000024260ba26b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000024260ba1b70_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000024260ba26b0_0;
    %assign/vec4 v0000024260ba1b70_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024260b14fd0;
T_6 ;
    %wait E_0000024260b2ca70;
    %load/vec4 v0000024260ba1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024260ba1850_0, 0;
    %vpi_call 7 65 "$display", "[FSM] System Reset -> Initializing to IDLE state" {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000024260ba1210_0;
    %assign/vec4 v0000024260ba1850_0, 0;
    %load/vec4 v0000024260ba1850_0;
    %load/vec4 v0000024260ba1210_0;
    %cmp/ne;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0000024260ba1850_0;
    %store/vec4 v0000024260ba0060_0, 0, 3;
    %callf/vec4 TD_testbench_working.dut.controller.state_to_string, S_0000024260b1fb50;
    %load/vec4 v0000024260ba1210_0;
    %store/vec4 v0000024260ba0060_0, 0, 3;
    %callf/vec4 TD_testbench_working.dut.controller.state_to_string, S_0000024260b1fb50;
    %vpi_call 7 69 "$display", "[FSM] State Transition: %s -> %s", S<1,vec4,u81>, S<0,vec4,u81> {2 0 0};
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024260b14fd0;
T_7 ;
    %wait E_0000024260b2cb30;
    %load/vec4 v0000024260ba1850_0;
    %store/vec4 v0000024260ba1210_0, 0, 3;
    %load/vec4 v0000024260ba1850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024260ba1210_0, 0, 3;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0000024260ba2890_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.11, 8;
    %load/vec4 v0000024260ba22f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.11;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024260ba1210_0, 0, 3;
T_7.9 ;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0000024260ba17b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0000024260ba2890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024260ba1210_0, 0, 3;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024260ba1210_0, 0, 3;
T_7.15 ;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0000024260ba2890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000024260ba1210_0, 0, 3;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000024260ba1210_0, 0, 3;
T_7.17 ;
T_7.13 ;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024260ba1210_0, 0, 3;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024260ba1210_0, 0, 3;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000024260ba1210_0, 0, 3;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000024260ba1210_0, 0, 3;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024260ba1210_0, 0, 3;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000024260b14fd0;
T_8 ;
    %wait E_0000024260b2ca70;
    %load/vec4 v0000024260ba1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024260ba1f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba2cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba3010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba24d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba2ed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024260ba2f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba13f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba18f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba2c50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024260ba2390_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024260ba2250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba2110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024260ba2430_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024260ba1f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba2cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba3010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba24d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba2ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba13f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba18f0_0, 0;
    %load/vec4 v0000024260ba1850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba2c50_0, 0;
    %load/vec4 v0000024260ba2890_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.12, 8;
    %load/vec4 v0000024260ba22f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.12;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba2c50_0, 0;
    %load/vec4 v0000024260ba2a70_0;
    %assign/vec4 v0000024260ba2390_0, 0;
    %load/vec4 v0000024260ba2e30_0;
    %assign/vec4 v0000024260ba2250_0, 0;
    %load/vec4 v0000024260ba2890_0;
    %assign/vec4 v0000024260ba2110_0, 0;
    %load/vec4 v0000024260ba2890_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 5391681, 0, 32; draw_string_vec4
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %pushi/vec4 1465010516, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %vpi_call 7 152 "$display", "[FSM] New %s Request -> Address: 0x%02h", S<0,vec4,u40>, v0000024260ba2a70_0 {1 0 0};
T_8.10 ;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0000024260ba17b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.15, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %vpi_call 7 158 "$display", "[FSM] Tag Comparison Result: %s", S<0,vec4,u32> {1 0 0};
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba13f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000024260ba1170_0;
    %assign/vec4/off/d v0000024260ba1f30_0, 4, 5;
    %load/vec4 v0000024260ba2390_0;
    %parti/s 4, 0, 2;
    %concati/vec4 10, 0, 4;
    %assign/vec4 v0000024260ba2f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba2c50_0, 0;
    %vpi_call 7 167 "$display", "[FSM] *** READ HIT *** Addr: 0x%02h -> Data: 0x%02h", v0000024260ba2390_0, v0000024260ba2f70_0 {0 0 0};
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba13f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000024260ba1170_0;
    %assign/vec4/off/d v0000024260ba1f30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba2cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba24d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba2c50_0, 0;
    %vpi_call 7 177 "$display", "[FSM] *** WRITE HIT *** Addr: 0x%02h <- Data: 0x%02h", v0000024260ba2390_0, v0000024260ba2250_0 {0 0 0};
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba18f0_0, 0;
    %load/vec4 v0000024260ba21b0_0;
    %assign/vec4 v0000024260ba2430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba2c50_0, 0;
    %vpi_call 7 185 "$display", "[FSM] *** READ MISS *** Addr: 0x%02h -> Replacing Line: %0d", v0000024260ba2390_0, v0000024260ba21b0_0 {0 0 0};
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba18f0_0, 0;
    %load/vec4 v0000024260ba21b0_0;
    %assign/vec4 v0000024260ba2430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024260ba2c50_0, 0;
    %vpi_call 7 193 "$display", "[FSM] *** WRITE MISS *** Addr: 0x%02h -> Replacing Line: %0d", v0000024260ba2390_0, v0000024260ba21b0_0 {0 0 0};
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000024260ba2430_0;
    %assign/vec4/off/d v0000024260ba1f30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba3010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba2cf0_0, 0;
    %load/vec4 v0000024260ba2110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %load/vec4 v0000024260ba2390_0;
    %parti/s 4, 0, 2;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v0000024260ba2f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba13f0_0, 0;
    %vpi_call 7 205 "$display", "[FSM] Cache Update (READ) -> Line %0d: Addr 0x%02h = Data 0x%02h", v0000024260ba2430_0, v0000024260ba2390_0, v0000024260ba2f70_0 {0 0 0};
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba24d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba13f0_0, 0;
    %vpi_call 7 210 "$display", "[FSM] Cache Update (WRITE) -> Line %0d: Addr 0x%02h <- Data 0x%02h", v0000024260ba2430_0, v0000024260ba2390_0, v0000024260ba2250_0 {0 0 0};
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024260ba2c50_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024260b36e30;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0000024260ba72d0_0;
    %inv;
    %store/vec4 v0000024260ba72d0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024260b36e30;
T_10 ;
    %vpi_call 3 33 "$dumpfile", "cache_waves.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024260b36e30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba72d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024260ba8770_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024260ba7c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024260ba7370_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba88b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024260ba75f0_0, 0, 32;
    %vpi_call 3 45 "$display", "==============================================" {0 0 0};
    %vpi_call 3 46 "$display", "        CACHE SIMULATION STARTING" {0 0 0};
    %vpi_call 3 47 "$display", "==============================================" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba8770_0, 0, 1;
    %vpi_call 3 52 "$display", "[SYSTEM] Reset released at time %0t ns", $time {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024260ba75f0_0, 0, 32;
    %vpi_call 3 56 "$display", "\012--- Test %0d: Write then Read (Basic Operation) ---", v0000024260ba75f0_0 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000024260ba7c30_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000024260ba7370_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024260ba88b0_0, 0, 1;
    %vpi_call 3 64 "$display", "[CPU] WRITE Operation -> Address: 0x%02h, Data: 0x%02h", 8'b00010000, 8'b10101010 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba88b0_0, 0, 1;
    %vpi_call 3 68 "$display", "[CPU] Write operation completed successfully" {0 0 0};
    %delay 20000, 0;
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000024260ba7c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %vpi_call 3 76 "$display", "[CPU] READ Operation -> Address: 0x%02h", 8'b00010000 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %load/vec4 v0000024260ba7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 3 81 "$display", "[CACHE] *** HIT *** Data Retrieved: 0x%02h", v0000024260ba8950_0 {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024260ba8db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 3 83 "$display", "[CACHE] *** MISS *** Data not in cache" {0 0 0};
T_10.2 ;
T_10.1 ;
    %delay 50000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000024260ba75f0_0, 0, 32;
    %vpi_call 3 89 "$display", "\012--- Test %0d: Read Miss (Cache Empty) ---", v0000024260ba75f0_0 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0000024260ba7c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %vpi_call 3 95 "$display", "[CPU] READ Operation -> Address: 0x%02h", 8'b00100000 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %load/vec4 v0000024260ba7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %vpi_call 3 100 "$display", "[CACHE] *** HIT *** Data Retrieved: 0x%02h", v0000024260ba8950_0 {0 0 0};
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000024260ba8db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %vpi_call 3 102 "$display", "[CACHE] *** MISS *** Data not in cache" {0 0 0};
T_10.6 ;
T_10.5 ;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000024260ba75f0_0, 0, 32;
    %vpi_call 3 108 "$display", "\012--- Test %0d: Read Hit (After Miss) ---", v0000024260ba75f0_0 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0000024260ba7c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %vpi_call 3 114 "$display", "[CPU] READ Operation -> Address: 0x%02h", 8'b00100000 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %load/vec4 v0000024260ba7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %vpi_call 3 119 "$display", "[CACHE] *** HIT *** Data Retrieved: 0x%02h", v0000024260ba8950_0 {0 0 0};
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0000024260ba8db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %vpi_call 3 121 "$display", "[CACHE] *** MISS *** Data not in cache" {0 0 0};
T_10.10 ;
T_10.9 ;
    %delay 50000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000024260ba75f0_0, 0, 32;
    %vpi_call 3 127 "$display", "\012--- Test %0d: Fill Cache (Multiple Writes) ---", v0000024260ba75f0_0 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0000024260ba7c30_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0000024260ba7370_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024260ba88b0_0, 0, 1;
    %vpi_call 3 135 "$display", "[CPU] WRITE Operation -> Address: 0x%02h, Data: 0x%02h", 8'b00110000, 8'b00110011 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba88b0_0, 0, 1;
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0000024260ba7c30_0, 0, 8;
    %pushi/vec4 68, 0, 8;
    %store/vec4 v0000024260ba7370_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024260ba88b0_0, 0, 1;
    %vpi_call 3 146 "$display", "[CPU] WRITE Operation -> Address: 0x%02h, Data: 0x%02h", 8'b01000000, 8'b01000100 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba88b0_0, 0, 1;
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v0000024260ba7c30_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000024260ba7370_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024260ba88b0_0, 0, 1;
    %vpi_call 3 157 "$display", "[CPU] WRITE Operation -> Address: 0x%02h, Data: 0x%02h", 8'b01010000, 8'b01010101 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba88b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000024260ba75f0_0, 0, 32;
    %vpi_call 3 165 "$display", "\012--- Test %0d: Verify All Cached Data ---", v0000024260ba75f0_0 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000024260ba7c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %vpi_call 3 172 "$display", "[CPU] READ Operation -> Address: 0x%02h", 8'b00010000 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %load/vec4 v0000024260ba7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %vpi_call 3 177 "$display", "[CACHE] *** HIT *** Data Retrieved: 0x%02h", v0000024260ba8950_0 {0 0 0};
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0000024260ba8db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %vpi_call 3 179 "$display", "[CACHE] *** MISS *** Data not in cache" {0 0 0};
T_10.14 ;
T_10.13 ;
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0000024260ba7c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %vpi_call 3 187 "$display", "[CPU] READ Operation -> Address: 0x%02h", 8'b00100000 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %load/vec4 v0000024260ba7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %vpi_call 3 192 "$display", "[CACHE] *** HIT *** Data Retrieved: 0x%02h", v0000024260ba8950_0 {0 0 0};
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0000024260ba8db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %vpi_call 3 194 "$display", "[CACHE] *** MISS *** Data not in cache" {0 0 0};
T_10.18 ;
T_10.17 ;
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0000024260ba7c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %vpi_call 3 202 "$display", "[CPU] READ Operation -> Address: 0x%02h", 8'b00110000 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %load/vec4 v0000024260ba7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %vpi_call 3 207 "$display", "[CACHE] *** HIT *** Data Retrieved: 0x%02h", v0000024260ba8950_0 {0 0 0};
    %jmp T_10.21;
T_10.20 ;
    %load/vec4 v0000024260ba8db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %vpi_call 3 209 "$display", "[CACHE] *** MISS *** Data not in cache" {0 0 0};
T_10.22 ;
T_10.21 ;
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0000024260ba7c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %vpi_call 3 217 "$display", "[CPU] READ Operation -> Address: 0x%02h", 8'b01000000 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %load/vec4 v0000024260ba7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %vpi_call 3 222 "$display", "[CACHE] *** HIT *** Data Retrieved: 0x%02h", v0000024260ba8950_0 {0 0 0};
    %jmp T_10.25;
T_10.24 ;
    %load/vec4 v0000024260ba8db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %vpi_call 3 224 "$display", "[CACHE] *** MISS *** Data not in cache" {0 0 0};
T_10.26 ;
T_10.25 ;
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v0000024260ba7c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %vpi_call 3 232 "$display", "[CPU] READ Operation -> Address: 0x%02h", 8'b01010000 {0 0 0};
    %fork TD_testbench_working.wait_for_ready, S_0000024260acbd40;
    %join;
    %wait E_0000024260b2c970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024260ba84f0_0, 0, 1;
    %load/vec4 v0000024260ba7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.28, 8;
    %vpi_call 3 237 "$display", "[CACHE] *** HIT *** Data Retrieved: 0x%02h", v0000024260ba8950_0 {0 0 0};
    %jmp T_10.29;
T_10.28 ;
    %load/vec4 v0000024260ba8db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %vpi_call 3 239 "$display", "[CACHE] *** MISS *** Data not in cache" {0 0 0};
T_10.30 ;
T_10.29 ;
    %delay 100000, 0;
    %vpi_call 3 243 "$display", "\012==============================================" {0 0 0};
    %vpi_call 3 244 "$display", "      ALL TESTS COMPLETED SUCCESSFULLY" {0 0 0};
    %vpi_call 3 245 "$display", "        Simulation Time: %0t ns", $time {0 0 0};
    %vpi_call 3 246 "$display", "==============================================" {0 0 0};
    %vpi_call 3 247 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000024260b36e30;
T_11 ;
    %wait E_0000024260b2bef0;
    %load/vec4 v0000024260ba7e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0000024260ba84f0_0;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 3 264 "$display", "[CACHE] >>> HIT detected for address 0x%02h", v0000024260ba7c30_0 {0 0 0};
T_11.0 ;
    %load/vec4 v0000024260ba8db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.5, 9;
    %load/vec4 v0000024260ba84f0_0;
    %and;
T_11.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %vpi_call 3 267 "$display", "[CACHE] >>> MISS detected for address 0x%02h", v0000024260ba7c30_0 {0 0 0};
T_11.3 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000024260b36e30;
T_12 ;
    %wait E_0000024260b2be30;
    %vpi_call 3 273 "$display", "[SIGNAL] HIT signal activated" {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_0000024260b36e30;
T_13 ;
    %wait E_0000024260b2c8b0;
    %vpi_call 3 277 "$display", "[SIGNAL] MISS signal activated" {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_0000024260b36e30;
T_14 ;
    %delay 5000000, 0;
    %vpi_call 3 283 "$display", "==============================================" {0 0 0};
    %vpi_call 3 284 "$display", "            SIMULATION TIMEOUT!" {0 0 0};
    %vpi_call 3 285 "$display", "  Simulation ran for 5000ns without" {0 0 0};
    %vpi_call 3 286 "$display", "        completing all tests" {0 0 0};
    %vpi_call 3 287 "$display", "==============================================" {0 0 0};
    %vpi_call 3 288 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "main_memory.v";
    "cache_testbench.v";
    "fully_associative_cache.v";
    "cache_memory_array.v";
    "comparator_logic.v";
    "cache_control_fsm.v";
    "replacement_policy.v";
