<profile>

<section name = "Vitis HLS Report for 'finn_feeder_chiplet'" level="0">
<item name = "Date">Thu Jul 18 10:37:46 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">teste_hls</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 9.500 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2_fu_210">finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2, 2, 858993462, 20.000 ns, 8.590 sec, 2, 858993462, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_25_1">?, ?, 145 ~ 858993605, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 297, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 11, 1263, 1622, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1298, -</column>
<column name="Register">-, -, 481, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 5, 1, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 304, 504, 0</column>
<column name="grp_finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2_fu_210">finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2, 0, 0, 75, 134, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 8, 0, 884, 920, 0</column>
<column name="mul_30ns_32s_32_1_1_U5">mul_30ns_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32ns_34ns_65_1_1_U6">mul_32ns_34ns_65_1_1, 0, 4, 0, 22, 0</column>
<column name="mul_32ns_34ns_65_1_1_U7">mul_32ns_34ns_65_1_1, 0, 4, 0, 22, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln25_1_fu_364_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln25_fu_296_p2">+, 0, 0, 71, 64, 64</column>
<column name="grp_finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2_fu_210_out_stream_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="empty_fu_260_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="icmp_ln25_1_fu_359_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln25_fu_254_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state216">or, 0, 0, 2, 1, 1</column>
<column name="empty_29_fu_319_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln25_fu_312_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1161, 218, 1, 218</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem_ARADDR">14, 3, 64, 192</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_ARVALID">14, 3, 1, 3</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="gmem_WDATA">14, 3, 64, 192</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="in_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="indvar_fu_130">9, 2, 32, 64</column>
<column name="predicted_index">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">217, 0, 217, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="empty_29_reg_415">32, 0, 32, 0</column>
<column name="empty_reg_399">1, 0, 1, 0</column>
<column name="gmem_addr_1_reg_425">64, 0, 64, 0</column>
<column name="grp_finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2_fu_210_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln25_reg_394">1, 0, 1, 0</column>
<column name="indvar_fu_130">32, 0, 32, 0</column>
<column name="predicted_index_preg">8, 0, 8, 0</column>
<column name="tmp_1_reg_388">30, 0, 30, 0</column>
<column name="tmp_reg_404">30, 0, 30, 0</column>
<column name="trunc_ln_reg_409">61, 0, 61, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, finn_feeder_chiplet, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, finn_feeder_chiplet, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, finn_feeder_chiplet, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="out_stream_TDATA">out, 40, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_data_V, pointer</column>
<column name="in_stream_TDATA">in, 8, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_V_data_V, pointer</column>
</table>
</item>
</section>
</profile>
