

================================================================
== Vivado HLS Report for 'aes_get_round_key5'
================================================================
* Date:           Mon Dec 13 15:29:30 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.952|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |    8|    8|         2|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     90|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      39|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      39|    135|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln180_7_fu_165_p2  |     +    |      0|  0|   9|           9|           9|
    |add_ln180_fu_151_p2    |     +    |      0|  0|  15|           6|           6|
    |i_fu_99_p2             |     +    |      0|  0|  12|           3|           1|
    |j_fu_141_p2            |     +    |      0|  0|  12|           3|           1|
    |ret_V_fu_160_p2        |     +    |      0|  0|   9|           9|           9|
    |sub_ln180_fu_129_p2    |     -    |      0|  0|  15|           9|           9|
    |icmp_ln138_fu_93_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln140_fu_135_p2   |   icmp   |      0|  0|   9|           3|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  90|          45|          43|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  27|          5|    1|          5|
    |i_0_reg_63          |   9|          2|    3|          6|
    |i_op_assign_reg_74  |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  45|          9|    7|         17|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |add_ln180_reg_210           |  6|   0|    6|          0|
    |ap_CS_fsm                   |  4|   0|    4|          0|
    |i_0_reg_63                  |  3|   0|    3|          0|
    |i_op_assign_reg_74          |  3|   0|    3|          0|
    |i_reg_187                   |  3|   0|    3|          0|
    |j_reg_205                   |  3|   0|    3|          0|
    |key_column_index_V_reg_179  |  7|   0|    9|          2|
    |sub_ln180_reg_197           |  7|   0|    9|          2|
    |zext_ln180_reg_192          |  3|   0|    6|          3|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 39|   0|   46|          7|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|round                    |  in |    7|   ap_none  |        round       |    scalar    |
|expanded_key_V_address0  | out |    8|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_ce0       | out |    1|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_q0        |  in |   16|  ap_memory |   expanded_key_V   |     array    |
|round_key_V_address0     | out |    4|  ap_memory |     round_key_V    |     array    |
|round_key_V_ce0          | out |    1|  ap_memory |     round_key_V    |     array    |
|round_key_V_we0          | out |    1|  ap_memory |     round_key_V    |     array    |
|round_key_V_d0           | out |   16|  ap_memory |     round_key_V    |     array    |
+-------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%round_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %round)" [AES-XTS/main.cpp:135]   --->   Operation 5 'read' 'round_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%key_column_index_V = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %round_read, i2 0)" [AES-XTS/main.cpp:137]   --->   Operation 6 'bitconcatenate' 'key_column_index_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:138]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.13ns)   --->   "%icmp_ln138 = icmp eq i3 %i_0, -4" [AES-XTS/main.cpp:138]   --->   Operation 9 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [AES-XTS/main.cpp:138]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln138, label %2, label %.preheader.preheader" [AES-XTS/main.cpp:138]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %i_0, i6 0)" [AES-XTS/main.cpp:142]   --->   Operation 13 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [AES-XTS/main.cpp:142]   --->   Operation 14 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i5 %tmp_s to i6" [AES-XTS/main.cpp:142]   --->   Operation 15 'zext' 'zext_ln180' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln180_23 = zext i5 %tmp_s to i9" [AES-XTS/main.cpp:142]   --->   Operation 16 'zext' 'zext_ln180_23' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%sub_ln180 = sub i9 %tmp, %zext_ln180_23" [AES-XTS/main.cpp:142]   --->   Operation 17 'sub' 'sub_ln180' <Predicate = (!icmp_ln138)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:140]   --->   Operation 18 'br' <Predicate = (!icmp_ln138)> <Delay = 1.76>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:147]   --->   Operation 19 'ret' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.95>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%i_op_assign = phi i3 [ %j, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 20 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.13ns)   --->   "%icmp_ln140 = icmp eq i3 %i_op_assign, -4" [AES-XTS/main.cpp:140]   --->   Operation 21 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 22 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.65ns)   --->   "%j = add i3 %i_op_assign, 1" [AES-XTS/main.cpp:140]   --->   Operation 23 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln140, label %.loopexit.loopexit, label %1" [AES-XTS/main.cpp:140]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln180_24 = zext i3 %i_op_assign to i6" [AES-XTS/main.cpp:142]   --->   Operation 25 'zext' 'zext_ln180_24' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.78ns)   --->   "%add_ln180 = add i6 %zext_ln180, %zext_ln180_24" [AES-XTS/main.cpp:142]   --->   Operation 26 'add' 'add_ln180' <Predicate = (!icmp_ln140)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i3 %i_op_assign to i9" [AES-XTS/main.cpp:142]   --->   Operation 27 'zext' 'zext_ln215' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V = add i9 %key_column_index_V, %zext_ln215" [AES-XTS/main.cpp:142]   --->   Operation 28 'add' 'ret_V' <Predicate = (!icmp_ln140)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 29 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln180_7 = add i9 %sub_ln180, %ret_V" [AES-XTS/main.cpp:142]   --->   Operation 29 'add' 'add_ln180_7' <Predicate = (!icmp_ln140)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i9 %add_ln180_7 to i64" [AES-XTS/main.cpp:142]   --->   Operation 30 'sext' 'sext_ln180' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%expanded_key_V_addr = getelementptr [240 x i16]* %expanded_key_V, i64 0, i64 %sext_ln180" [AES-XTS/main.cpp:142]   --->   Operation 31 'getelementptr' 'expanded_key_V_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%expanded_key_V_load = load i16* %expanded_key_V_addr, align 2" [AES-XTS/main.cpp:142]   --->   Operation 32 'load' 'expanded_key_V_load' <Predicate = (!icmp_ln140)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = (icmp_ln140)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln180_25 = zext i6 %add_ln180 to i64" [AES-XTS/main.cpp:142]   --->   Operation 34 'zext' 'zext_ln180_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%round_key_V_addr = getelementptr [16 x i16]* %round_key_V, i64 0, i64 %zext_ln180_25" [AES-XTS/main.cpp:142]   --->   Operation 35 'getelementptr' 'round_key_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (3.25ns)   --->   "%expanded_key_V_load = load i16* %expanded_key_V_addr, align 2" [AES-XTS/main.cpp:142]   --->   Operation 36 'load' 'expanded_key_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 37 [1/1] (2.32ns)   --->   "store i16 %expanded_key_V_load, i16* %round_key_V_addr, align 2" [AES-XTS/main.cpp:142]   --->   Operation 37 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:140]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ round]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expanded_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ round_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
round_read          (read             ) [ 00000]
key_column_index_V  (bitconcatenate   ) [ 00111]
br_ln138            (br               ) [ 01111]
i_0                 (phi              ) [ 00100]
icmp_ln138          (icmp             ) [ 00111]
empty               (speclooptripcount) [ 00000]
i                   (add              ) [ 01111]
br_ln138            (br               ) [ 00000]
tmp                 (bitconcatenate   ) [ 00000]
tmp_s               (bitconcatenate   ) [ 00000]
zext_ln180          (zext             ) [ 00011]
zext_ln180_23       (zext             ) [ 00000]
sub_ln180           (sub              ) [ 00011]
br_ln140            (br               ) [ 00111]
ret_ln147           (ret              ) [ 00000]
i_op_assign         (phi              ) [ 00010]
icmp_ln140          (icmp             ) [ 00111]
empty_26            (speclooptripcount) [ 00000]
j                   (add              ) [ 00111]
br_ln140            (br               ) [ 00000]
zext_ln180_24       (zext             ) [ 00000]
add_ln180           (add              ) [ 00001]
zext_ln215          (zext             ) [ 00000]
ret_V               (add              ) [ 00000]
add_ln180_7         (add              ) [ 00000]
sext_ln180          (sext             ) [ 00000]
expanded_key_V_addr (getelementptr    ) [ 00001]
br_ln0              (br               ) [ 01111]
zext_ln180_25       (zext             ) [ 00000]
round_key_V_addr    (getelementptr    ) [ 00000]
expanded_key_V_load (load             ) [ 00000]
store_ln142         (store            ) [ 00000]
br_ln140            (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="round">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="expanded_key_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expanded_key_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="round_key_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round_key_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="round_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="7" slack="0"/>
<pin id="32" dir="0" index="1" bw="7" slack="0"/>
<pin id="33" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="round_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="expanded_key_V_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="9" slack="0"/>
<pin id="40" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expanded_key_V_addr/3 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="8" slack="0"/>
<pin id="45" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="expanded_key_V_load/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="round_key_V_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="16" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="6" slack="0"/>
<pin id="53" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="round_key_V_addr/4 "/>
</bind>
</comp>

<comp id="56" class="1004" name="store_ln142_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/4 "/>
</bind>
</comp>

<comp id="63" class="1005" name="i_0_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="1"/>
<pin id="65" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="i_0_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="3" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="74" class="1005" name="i_op_assign_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="1"/>
<pin id="76" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_op_assign_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="1" slack="1"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="key_column_index_V_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="9" slack="0"/>
<pin id="87" dir="0" index="1" bw="7" slack="0"/>
<pin id="88" dir="0" index="2" bw="1" slack="0"/>
<pin id="89" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="key_column_index_V/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln138_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="0" index="1" bw="3" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_s_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="3" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln180_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln180_23_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_23/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sub_ln180_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="0" index="1" bw="5" slack="0"/>
<pin id="132" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln140_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="3" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="j_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln180_24_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_24/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln180_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="1"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln215_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ret_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="2"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln180_7_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="1"/>
<pin id="167" dir="0" index="1" bw="9" slack="0"/>
<pin id="168" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_7/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln180_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln180_25_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="1"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_25/4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="key_column_index_V_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="2"/>
<pin id="181" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="key_column_index_V "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="192" class="1005" name="zext_ln180_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="1"/>
<pin id="194" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln180 "/>
</bind>
</comp>

<comp id="197" class="1005" name="sub_ln180_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="1"/>
<pin id="199" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln180 "/>
</bind>
</comp>

<comp id="205" class="1005" name="j_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="210" class="1005" name="add_ln180_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="1"/>
<pin id="212" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="215" class="1005" name="expanded_key_V_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="1"/>
<pin id="217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expanded_key_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="28" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="28" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="43" pin="3"/><net_sink comp="56" pin=1"/></net>

<net id="62"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="97"><net_src comp="67" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="67" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="67" pin="4"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="67" pin="4"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="113" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="105" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="78" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="78" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="78" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="78" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="165" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="178"><net_src comp="175" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="182"><net_src comp="85" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="190"><net_src comp="99" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="195"><net_src comp="121" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="200"><net_src comp="129" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="208"><net_src comp="141" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="213"><net_src comp="151" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="218"><net_src comp="36" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="43" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: expanded_key_V | {}
	Port: round_key_V | {4 }
 - Input state : 
	Port: aes_get_round_key5 : round | {1 }
	Port: aes_get_round_key5 : expanded_key_V | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln138 : 1
		i : 1
		br_ln138 : 2
		tmp : 1
		tmp_s : 1
		zext_ln180 : 2
		zext_ln180_23 : 2
		sub_ln180 : 3
	State 3
		icmp_ln140 : 1
		j : 1
		br_ln140 : 2
		zext_ln180_24 : 1
		add_ln180 : 2
		zext_ln215 : 1
		ret_V : 2
		add_ln180_7 : 3
		sext_ln180 : 4
		expanded_key_V_addr : 5
		expanded_key_V_load : 6
	State 4
		round_key_V_addr : 1
		store_ln142 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |          i_fu_99         |    0    |    12   |
|          |         j_fu_141         |    0    |    12   |
|    add   |     add_ln180_fu_151     |    0    |    15   |
|          |       ret_V_fu_160       |    0    |    9    |
|          |    add_ln180_7_fu_165    |    0    |    9    |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln138_fu_93     |    0    |    9    |
|          |     icmp_ln140_fu_135    |    0    |    9    |
|----------|--------------------------|---------|---------|
|    sub   |     sub_ln180_fu_129     |    0    |    15   |
|----------|--------------------------|---------|---------|
|   read   |   round_read_read_fu_30  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | key_column_index_V_fu_85 |    0    |    0    |
|bitconcatenate|        tmp_fu_105        |    0    |    0    |
|          |       tmp_s_fu_113       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln180_fu_121    |    0    |    0    |
|          |   zext_ln180_23_fu_125   |    0    |    0    |
|   zext   |   zext_ln180_24_fu_147   |    0    |    0    |
|          |     zext_ln215_fu_156    |    0    |    0    |
|          |   zext_ln180_25_fu_175   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     sext_ln180_fu_170    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    90   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln180_reg_210     |    6   |
|expanded_key_V_addr_reg_215|    8   |
|         i_0_reg_63        |    3   |
|     i_op_assign_reg_74    |    3   |
|         i_reg_187         |    3   |
|         j_reg_205         |    3   |
| key_column_index_V_reg_179|    9   |
|     sub_ln180_reg_197     |    9   |
|     zext_ln180_reg_192    |    6   |
+---------------------------+--------+
|           Total           |   50   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   90   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   50   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   50   |   99   |
+-----------+--------+--------+--------+
