$date
  Thu Sep 22 03:24:23 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module gates $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 4 # y1[3:0] $end
$var reg 4 $ y2[3:0] $end
$var reg 4 % y3[3:0] $end
$var reg 4 & y4[3:0] $end
$var reg 4 ' y5[3:0] $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0000 "
b0000 #
b0000 $
b0000 %
b1111 &
b1111 '
#1000000
#2000000
#3000000
