
First_Robot_F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e68  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000550  08009008  08009008  00019008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009558  08009558  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009558  08009558  00019558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009560  08009560  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009560  08009560  00019560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009564  08009564  00019564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009568  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  200001e0  08009748  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000538  08009748  00020538  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010936  00000000  00000000  00020253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c92  00000000  00000000  00030b89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ed0  00000000  00000000  00033820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b61  00000000  00000000  000346f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001889c  00000000  00000000  00035251  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013919  00000000  00000000  0004daed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009055c  00000000  00000000  00061406  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004dbc  00000000  00000000  000f1964  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000f6720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008ff0 	.word	0x08008ff0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08008ff0 	.word	0x08008ff0

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2uiz>:
 8000b5c:	004a      	lsls	r2, r1, #1
 8000b5e:	d211      	bcs.n	8000b84 <__aeabi_d2uiz+0x28>
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b64:	d211      	bcs.n	8000b8a <__aeabi_d2uiz+0x2e>
 8000b66:	d50d      	bpl.n	8000b84 <__aeabi_d2uiz+0x28>
 8000b68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d40e      	bmi.n	8000b90 <__aeabi_d2uiz+0x34>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8e:	d102      	bne.n	8000b96 <__aeabi_d2uiz+0x3a>
 8000b90:	f04f 30ff 	mov.w	r0, #4294967295
 8000b94:	4770      	bx	lr
 8000b96:	f04f 0000 	mov.w	r0, #0
 8000b9a:	4770      	bx	lr

08000b9c <__aeabi_d2f>:
 8000b9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba4:	bf24      	itt	cs
 8000ba6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000baa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bae:	d90d      	bls.n	8000bcc <__aeabi_d2f+0x30>
 8000bb0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bbc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc4:	bf08      	it	eq
 8000bc6:	f020 0001 	biceq.w	r0, r0, #1
 8000bca:	4770      	bx	lr
 8000bcc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd0:	d121      	bne.n	8000c16 <__aeabi_d2f+0x7a>
 8000bd2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd6:	bfbc      	itt	lt
 8000bd8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bdc:	4770      	bxlt	lr
 8000bde:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be6:	f1c2 0218 	rsb	r2, r2, #24
 8000bea:	f1c2 0c20 	rsb	ip, r2, #32
 8000bee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf6:	bf18      	it	ne
 8000bf8:	f040 0001 	orrne.w	r0, r0, #1
 8000bfc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c08:	ea40 000c 	orr.w	r0, r0, ip
 8000c0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c14:	e7cc      	b.n	8000bb0 <__aeabi_d2f+0x14>
 8000c16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1a:	d107      	bne.n	8000c2c <__aeabi_d2f+0x90>
 8000c1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c20:	bf1e      	ittt	ne
 8000c22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2a:	4770      	bxne	lr
 8000c2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop

08000c3c <__aeabi_uldivmod>:
 8000c3c:	b953      	cbnz	r3, 8000c54 <__aeabi_uldivmod+0x18>
 8000c3e:	b94a      	cbnz	r2, 8000c54 <__aeabi_uldivmod+0x18>
 8000c40:	2900      	cmp	r1, #0
 8000c42:	bf08      	it	eq
 8000c44:	2800      	cmpeq	r0, #0
 8000c46:	bf1c      	itt	ne
 8000c48:	f04f 31ff 	movne.w	r1, #4294967295
 8000c4c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c50:	f000 b9a6 	b.w	8000fa0 <__aeabi_idiv0>
 8000c54:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c58:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c5c:	f000 f83c 	bl	8000cd8 <__udivmoddi4>
 8000c60:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c68:	b004      	add	sp, #16
 8000c6a:	4770      	bx	lr

08000c6c <__aeabi_d2lz>:
 8000c6c:	b538      	push	{r3, r4, r5, lr}
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2300      	movs	r3, #0
 8000c72:	4604      	mov	r4, r0
 8000c74:	460d      	mov	r5, r1
 8000c76:	f7ff ff49 	bl	8000b0c <__aeabi_dcmplt>
 8000c7a:	b928      	cbnz	r0, 8000c88 <__aeabi_d2lz+0x1c>
 8000c7c:	4620      	mov	r0, r4
 8000c7e:	4629      	mov	r1, r5
 8000c80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c84:	f000 b80a 	b.w	8000c9c <__aeabi_d2ulz>
 8000c88:	4620      	mov	r0, r4
 8000c8a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c8e:	f000 f805 	bl	8000c9c <__aeabi_d2ulz>
 8000c92:	4240      	negs	r0, r0
 8000c94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c98:	bd38      	pop	{r3, r4, r5, pc}
 8000c9a:	bf00      	nop

08000c9c <__aeabi_d2ulz>:
 8000c9c:	b5d0      	push	{r4, r6, r7, lr}
 8000c9e:	4b0c      	ldr	r3, [pc, #48]	; (8000cd0 <__aeabi_d2ulz+0x34>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	4606      	mov	r6, r0
 8000ca4:	460f      	mov	r7, r1
 8000ca6:	f7ff fcbf 	bl	8000628 <__aeabi_dmul>
 8000caa:	f7ff ff57 	bl	8000b5c <__aeabi_d2uiz>
 8000cae:	4604      	mov	r4, r0
 8000cb0:	f7ff fc40 	bl	8000534 <__aeabi_ui2d>
 8000cb4:	4b07      	ldr	r3, [pc, #28]	; (8000cd4 <__aeabi_d2ulz+0x38>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f7ff fcb6 	bl	8000628 <__aeabi_dmul>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	4630      	mov	r0, r6
 8000cc2:	4639      	mov	r1, r7
 8000cc4:	f7ff faf8 	bl	80002b8 <__aeabi_dsub>
 8000cc8:	f7ff ff48 	bl	8000b5c <__aeabi_d2uiz>
 8000ccc:	4621      	mov	r1, r4
 8000cce:	bdd0      	pop	{r4, r6, r7, pc}
 8000cd0:	3df00000 	.word	0x3df00000
 8000cd4:	41f00000 	.word	0x41f00000

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	460d      	mov	r5, r1
 8000ce0:	4604      	mov	r4, r0
 8000ce2:	460f      	mov	r7, r1
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d14a      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4694      	mov	ip, r2
 8000cec:	d965      	bls.n	8000dba <__udivmoddi4+0xe2>
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	b143      	cbz	r3, 8000d06 <__udivmoddi4+0x2e>
 8000cf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf8:	f1c3 0220 	rsb	r2, r3, #32
 8000cfc:	409f      	lsls	r7, r3
 8000cfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000d02:	4317      	orrs	r7, r2
 8000d04:	409c      	lsls	r4, r3
 8000d06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d0a:	fa1f f58c 	uxth.w	r5, ip
 8000d0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d12:	0c22      	lsrs	r2, r4, #16
 8000d14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d1c:	fb01 f005 	mul.w	r0, r1, r5
 8000d20:	4290      	cmp	r0, r2
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x62>
 8000d24:	eb1c 0202 	adds.w	r2, ip, r2
 8000d28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d2c:	f080 811c 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d30:	4290      	cmp	r0, r2
 8000d32:	f240 8119 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d36:	3902      	subs	r1, #2
 8000d38:	4462      	add	r2, ip
 8000d3a:	1a12      	subs	r2, r2, r0
 8000d3c:	b2a4      	uxth	r4, r4
 8000d3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4a:	fb00 f505 	mul.w	r5, r0, r5
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	d90a      	bls.n	8000d68 <__udivmoddi4+0x90>
 8000d52:	eb1c 0404 	adds.w	r4, ip, r4
 8000d56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5a:	f080 8107 	bcs.w	8000f6c <__udivmoddi4+0x294>
 8000d5e:	42a5      	cmp	r5, r4
 8000d60:	f240 8104 	bls.w	8000f6c <__udivmoddi4+0x294>
 8000d64:	4464      	add	r4, ip
 8000d66:	3802      	subs	r0, #2
 8000d68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d6c:	1b64      	subs	r4, r4, r5
 8000d6e:	2100      	movs	r1, #0
 8000d70:	b11e      	cbz	r6, 8000d7a <__udivmoddi4+0xa2>
 8000d72:	40dc      	lsrs	r4, r3
 8000d74:	2300      	movs	r3, #0
 8000d76:	e9c6 4300 	strd	r4, r3, [r6]
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0xbc>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80ed 	beq.w	8000f62 <__udivmoddi4+0x28a>
 8000d88:	2100      	movs	r1, #0
 8000d8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d94:	fab3 f183 	clz	r1, r3
 8000d98:	2900      	cmp	r1, #0
 8000d9a:	d149      	bne.n	8000e30 <__udivmoddi4+0x158>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	d302      	bcc.n	8000da6 <__udivmoddi4+0xce>
 8000da0:	4282      	cmp	r2, r0
 8000da2:	f200 80f8 	bhi.w	8000f96 <__udivmoddi4+0x2be>
 8000da6:	1a84      	subs	r4, r0, r2
 8000da8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dac:	2001      	movs	r0, #1
 8000dae:	4617      	mov	r7, r2
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d0e2      	beq.n	8000d7a <__udivmoddi4+0xa2>
 8000db4:	e9c6 4700 	strd	r4, r7, [r6]
 8000db8:	e7df      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000dba:	b902      	cbnz	r2, 8000dbe <__udivmoddi4+0xe6>
 8000dbc:	deff      	udf	#255	; 0xff
 8000dbe:	fab2 f382 	clz	r3, r2
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f040 8090 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dc8:	1a8a      	subs	r2, r1, r2
 8000dca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dce:	fa1f fe8c 	uxth.w	lr, ip
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000ddc:	0c22      	lsrs	r2, r4, #16
 8000dde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000de2:	fb0e f005 	mul.w	r0, lr, r5
 8000de6:	4290      	cmp	r0, r2
 8000de8:	d908      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dea:	eb1c 0202 	adds.w	r2, ip, r2
 8000dee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4290      	cmp	r0, r2
 8000df6:	f200 80cb 	bhi.w	8000f90 <__udivmoddi4+0x2b8>
 8000dfa:	4645      	mov	r5, r8
 8000dfc:	1a12      	subs	r2, r2, r0
 8000dfe:	b2a4      	uxth	r4, r4
 8000e00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e04:	fb07 2210 	mls	r2, r7, r0, r2
 8000e08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e10:	45a6      	cmp	lr, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x14e>
 8000e14:	eb1c 0404 	adds.w	r4, ip, r4
 8000e18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e1c:	d202      	bcs.n	8000e24 <__udivmoddi4+0x14c>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f200 80bb 	bhi.w	8000f9a <__udivmoddi4+0x2c2>
 8000e24:	4610      	mov	r0, r2
 8000e26:	eba4 040e 	sub.w	r4, r4, lr
 8000e2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e2e:	e79f      	b.n	8000d70 <__udivmoddi4+0x98>
 8000e30:	f1c1 0720 	rsb	r7, r1, #32
 8000e34:	408b      	lsls	r3, r1
 8000e36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e42:	fa20 f307 	lsr.w	r3, r0, r7
 8000e46:	40fd      	lsrs	r5, r7
 8000e48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e4c:	4323      	orrs	r3, r4
 8000e4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	fb09 5518 	mls	r5, r9, r8, r5
 8000e5a:	0c1c      	lsrs	r4, r3, #16
 8000e5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e60:	fb08 f50e 	mul.w	r5, r8, lr
 8000e64:	42a5      	cmp	r5, r4
 8000e66:	fa02 f201 	lsl.w	r2, r2, r1
 8000e6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e78:	f080 8088 	bcs.w	8000f8c <__udivmoddi4+0x2b4>
 8000e7c:	42a5      	cmp	r5, r4
 8000e7e:	f240 8085 	bls.w	8000f8c <__udivmoddi4+0x2b4>
 8000e82:	f1a8 0802 	sub.w	r8, r8, #2
 8000e86:	4464      	add	r4, ip
 8000e88:	1b64      	subs	r4, r4, r5
 8000e8a:	b29d      	uxth	r5, r3
 8000e8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e90:	fb09 4413 	mls	r4, r9, r3, r4
 8000e94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ea8:	d26c      	bcs.n	8000f84 <__udivmoddi4+0x2ac>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	d96a      	bls.n	8000f84 <__udivmoddi4+0x2ac>
 8000eae:	3b02      	subs	r3, #2
 8000eb0:	4464      	add	r4, ip
 8000eb2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eb6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	42ac      	cmp	r4, r5
 8000ec0:	46c8      	mov	r8, r9
 8000ec2:	46ae      	mov	lr, r5
 8000ec4:	d356      	bcc.n	8000f74 <__udivmoddi4+0x29c>
 8000ec6:	d053      	beq.n	8000f70 <__udivmoddi4+0x298>
 8000ec8:	b156      	cbz	r6, 8000ee0 <__udivmoddi4+0x208>
 8000eca:	ebb0 0208 	subs.w	r2, r0, r8
 8000ece:	eb64 040e 	sbc.w	r4, r4, lr
 8000ed2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed6:	40ca      	lsrs	r2, r1
 8000ed8:	40cc      	lsrs	r4, r1
 8000eda:	4317      	orrs	r7, r2
 8000edc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee8:	f1c3 0120 	rsb	r1, r3, #32
 8000eec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ef0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ef4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ef8:	409d      	lsls	r5, r3
 8000efa:	432a      	orrs	r2, r5
 8000efc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f00:	fa1f fe8c 	uxth.w	lr, ip
 8000f04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f08:	fb07 1510 	mls	r5, r7, r0, r1
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f12:	fb00 f50e 	mul.w	r5, r0, lr
 8000f16:	428d      	cmp	r5, r1
 8000f18:	fa04 f403 	lsl.w	r4, r4, r3
 8000f1c:	d908      	bls.n	8000f30 <__udivmoddi4+0x258>
 8000f1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f26:	d22f      	bcs.n	8000f88 <__udivmoddi4+0x2b0>
 8000f28:	428d      	cmp	r5, r1
 8000f2a:	d92d      	bls.n	8000f88 <__udivmoddi4+0x2b0>
 8000f2c:	3802      	subs	r0, #2
 8000f2e:	4461      	add	r1, ip
 8000f30:	1b49      	subs	r1, r1, r5
 8000f32:	b292      	uxth	r2, r2
 8000f34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f38:	fb07 1115 	mls	r1, r7, r5, r1
 8000f3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f40:	fb05 f10e 	mul.w	r1, r5, lr
 8000f44:	4291      	cmp	r1, r2
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x282>
 8000f48:	eb1c 0202 	adds.w	r2, ip, r2
 8000f4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f50:	d216      	bcs.n	8000f80 <__udivmoddi4+0x2a8>
 8000f52:	4291      	cmp	r1, r2
 8000f54:	d914      	bls.n	8000f80 <__udivmoddi4+0x2a8>
 8000f56:	3d02      	subs	r5, #2
 8000f58:	4462      	add	r2, ip
 8000f5a:	1a52      	subs	r2, r2, r1
 8000f5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f60:	e738      	b.n	8000dd4 <__udivmoddi4+0xfc>
 8000f62:	4631      	mov	r1, r6
 8000f64:	4630      	mov	r0, r6
 8000f66:	e708      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000f68:	4639      	mov	r1, r7
 8000f6a:	e6e6      	b.n	8000d3a <__udivmoddi4+0x62>
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	e6fb      	b.n	8000d68 <__udivmoddi4+0x90>
 8000f70:	4548      	cmp	r0, r9
 8000f72:	d2a9      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f74:	ebb9 0802 	subs.w	r8, r9, r2
 8000f78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	e7a3      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f80:	4645      	mov	r5, r8
 8000f82:	e7ea      	b.n	8000f5a <__udivmoddi4+0x282>
 8000f84:	462b      	mov	r3, r5
 8000f86:	e794      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f88:	4640      	mov	r0, r8
 8000f8a:	e7d1      	b.n	8000f30 <__udivmoddi4+0x258>
 8000f8c:	46d0      	mov	r8, sl
 8000f8e:	e77b      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f90:	3d02      	subs	r5, #2
 8000f92:	4462      	add	r2, ip
 8000f94:	e732      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f96:	4608      	mov	r0, r1
 8000f98:	e70a      	b.n	8000db0 <__udivmoddi4+0xd8>
 8000f9a:	4464      	add	r4, ip
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	e742      	b.n	8000e26 <__udivmoddi4+0x14e>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <Button_Init>:

extern bool* ptrRobotEnable;
//Init

void Button_Init(Button_t* key, GPIO_TypeDef* Gpio_Port, uint16_t Gpio_Pin, uint32_t TimerDebounce)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	603b      	str	r3, [r7, #0]
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	80fb      	strh	r3, [r7, #6]
	key->State = IDLE;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	701a      	strb	r2, [r3, #0]

	key->Gpio_Port = Gpio_Port;
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	68ba      	ldr	r2, [r7, #8]
 8000fbe:	605a      	str	r2, [r3, #4]
	key->Gpio_Pin = Gpio_Pin;
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	88fa      	ldrh	r2, [r7, #6]
 8000fc4:	811a      	strh	r2, [r3, #8]

	key->TimerDebounce = TimerDebounce;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	683a      	ldr	r2, [r7, #0]
 8000fca:	60da      	str	r2, [r3, #12]
}
 8000fcc:	bf00      	nop
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <Button_IdleRoutine>:

void Button_IdleRoutine(Button_t* key)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(key->Gpio_Port, key->Gpio_Pin) == GPIO_PIN_RESET)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	685a      	ldr	r2, [r3, #4]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	891b      	ldrh	r3, [r3, #8]
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4610      	mov	r0, r2
 8000fec:	f002 f816 	bl	800301c <HAL_GPIO_ReadPin>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d107      	bne.n	8001006 <Button_IdleRoutine+0x2e>
	{
		key->State = DEBOUNCE;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	701a      	strb	r2, [r3, #0]
		key->LastTick = HAL_GetTick();
 8000ffc:	f001 fcb6 	bl	800296c <HAL_GetTick>
 8001000:	4602      	mov	r2, r0
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	611a      	str	r2, [r3, #16]
	}

}
 8001006:	bf00      	nop
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <Button_DebounceRoutine>:

void Button_DebounceRoutine(Button_t* key)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
	if( (HAL_GetTick() - key->LastTick) > key->TimerDebounce)
 8001016:	f001 fca9 	bl	800296c <HAL_GetTick>
 800101a:	4602      	mov	r2, r0
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	691b      	ldr	r3, [r3, #16]
 8001020:	1ad2      	subs	r2, r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	68db      	ldr	r3, [r3, #12]
 8001026:	429a      	cmp	r2, r3
 8001028:	d911      	bls.n	800104e <Button_DebounceRoutine+0x40>
	{

		if(HAL_GPIO_ReadPin(key->Gpio_Port, key->Gpio_Pin) == GPIO_PIN_RESET)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	685a      	ldr	r2, [r3, #4]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	891b      	ldrh	r3, [r3, #8]
 8001032:	4619      	mov	r1, r3
 8001034:	4610      	mov	r0, r2
 8001036:	f001 fff1 	bl	800301c <HAL_GPIO_ReadPin>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d103      	bne.n	8001048 <Button_DebounceRoutine+0x3a>
		{
			key->State = PRESSED;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2202      	movs	r2, #2
 8001044:	701a      	strb	r2, [r3, #0]
		else
		{
			key->State = IDLE;
		}
	}
}
 8001046:	e002      	b.n	800104e <Button_DebounceRoutine+0x40>
			key->State = IDLE;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2200      	movs	r2, #0
 800104c:	701a      	strb	r2, [r3, #0]
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
	...

08001058 <Button_PressedRoutine>:

void Button_PressedRoutine(Button_t* key)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(key->Gpio_Port, key->Gpio_Pin) == GPIO_PIN_SET)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685a      	ldr	r2, [r3, #4]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	891b      	ldrh	r3, [r3, #8]
 8001068:	4619      	mov	r1, r3
 800106a:	4610      	mov	r0, r2
 800106c:	f001 ffd6 	bl	800301c <HAL_GPIO_ReadPin>
 8001070:	4603      	mov	r3, r0
 8001072:	2b01      	cmp	r3, #1
 8001074:	d118      	bne.n	80010a8 <Button_PressedRoutine+0x50>
	{
		key->State = IDLE;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2200      	movs	r2, #0
 800107a:	701a      	strb	r2, [r3, #0]
		*ptrRobotEnable = !(*ptrRobotEnable);
 800107c:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <Button_PressedRoutine+0x58>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2b00      	cmp	r3, #0
 8001084:	bf14      	ite	ne
 8001086:	2301      	movne	r3, #1
 8001088:	2300      	moveq	r3, #0
 800108a:	b2db      	uxtb	r3, r3
 800108c:	f083 0301 	eor.w	r3, r3, #1
 8001090:	b2db      	uxtb	r3, r3
 8001092:	461a      	mov	r2, r3
 8001094:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <Button_PressedRoutine+0x58>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f002 0201 	and.w	r2, r2, #1
 800109c:	b2d2      	uxtb	r2, r2
 800109e:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80010a0:	2120      	movs	r1, #32
 80010a2:	4804      	ldr	r0, [pc, #16]	; (80010b4 <Button_PressedRoutine+0x5c>)
 80010a4:	f001 ffeb 	bl	800307e <HAL_GPIO_TogglePin>

	}
}
 80010a8:	bf00      	nop
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20000004 	.word	0x20000004
 80010b4:	40020000 	.word	0x40020000

080010b8 <Button_Task>:
void Button_Task(Button_t* key)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	switch(key->State)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d00e      	beq.n	80010e6 <Button_Task+0x2e>
 80010c8:	2b02      	cmp	r3, #2
 80010ca:	dc10      	bgt.n	80010ee <Button_Task+0x36>
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d002      	beq.n	80010d6 <Button_Task+0x1e>
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d004      	beq.n	80010de <Button_Task+0x26>
		break;
	case PRESSED:
		Button_PressedRoutine(key);
		break;
	}
}
 80010d4:	e00b      	b.n	80010ee <Button_Task+0x36>
		Button_IdleRoutine(key);
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f7ff ff7e 	bl	8000fd8 <Button_IdleRoutine>
		break;
 80010dc:	e007      	b.n	80010ee <Button_Task+0x36>
		Button_DebounceRoutine(key);
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff ff95 	bl	800100e <Button_DebounceRoutine>
		break;
 80010e4:	e003      	b.n	80010ee <Button_Task+0x36>
		Button_PressedRoutine(key);
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f7ff ffb6 	bl	8001058 <Button_PressedRoutine>
		break;
 80010ec:	bf00      	nop
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <HCSR04p_Init>:

volatile uint16_t Time_uc;

void HCSR04p_Init(HCSR04p_t *hcsr04p,  TIM_HandleTypeDef *timer_trigger, uint32_t Trigger_TimChannel, TIM_HandleTypeDef *timer_echo,
		uint32_t Echo_TimChannel_Start, uint32_t Echo_TimChannel_Stop)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	b084      	sub	sp, #16
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	60f8      	str	r0, [r7, #12]
 80010fe:	60b9      	str	r1, [r7, #8]
 8001100:	607a      	str	r2, [r7, #4]
 8001102:	603b      	str	r3, [r7, #0]
	hcsr04p->htim_trigger = timer_trigger;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	68ba      	ldr	r2, [r7, #8]
 8001108:	601a      	str	r2, [r3, #0]
	hcsr04p->htim_echo = timer_echo;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	683a      	ldr	r2, [r7, #0]
 800110e:	605a      	str	r2, [r3, #4]

	hcsr04p->Trigger_TimChannel = Trigger_TimChannel;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	687a      	ldr	r2, [r7, #4]
 8001114:	609a      	str	r2, [r3, #8]

	hcsr04p->Echo_TimChannel_Start = Echo_TimChannel_Start;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	60da      	str	r2, [r3, #12]
	hcsr04p->Echo_TimChannel_Stop = Echo_TimChannel_Stop;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	69fa      	ldr	r2, [r7, #28]
 8001120:	611a      	str	r2, [r3, #16]

	HAL_TIM_Base_Start(hcsr04p->htim_echo);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	4618      	mov	r0, r3
 8001128:	f002 fcac 	bl	8003a84 <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start(hcsr04p->htim_echo, hcsr04p->Echo_TimChannel_Start);
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	685a      	ldr	r2, [r3, #4]
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	4619      	mov	r1, r3
 8001136:	4610      	mov	r0, r2
 8001138:	f002 fe62 	bl	8003e00 <HAL_TIM_IC_Start>
	HAL_TIM_IC_Start_IT(hcsr04p->htim_echo, hcsr04p->Echo_TimChannel_Stop);
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	685a      	ldr	r2, [r3, #4]
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	691b      	ldr	r3, [r3, #16]
 8001144:	4619      	mov	r1, r3
 8001146:	4610      	mov	r0, r2
 8001148:	f002 ff28 	bl	8003f9c <HAL_TIM_IC_Start_IT>

	HAL_TIM_Base_Start(hcsr04p->htim_trigger);
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4618      	mov	r0, r3
 8001152:	f002 fc97 	bl	8003a84 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(hcsr04p->htim_trigger, hcsr04p->Trigger_TimChannel);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	4619      	mov	r1, r3
 8001160:	4610      	mov	r0, r2
 8001162:	f002 fd43 	bl	8003bec <HAL_TIM_PWM_Start>
}
 8001166:	bf00      	nop
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
	...

08001170 <HCSR04p_ReadFloat>:
void HCSR04p_ReadInteger(HCSR04p_t *hcsr04p, uint16_t *Read_distance)
{
	*Read_distance = hcsr04p->Result_us / 58; //in cm
}
void HCSR04p_ReadFloat(HCSR04p_t *hcsr04p, float *Read_distance)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
	*Read_distance = (float)hcsr04p->Result_us * HCSR04p_FLOAT_CONST; //in cm
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	8a9b      	ldrh	r3, [r3, #20]
 800117e:	ee07 3a90 	vmov	s15, r3
 8001182:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001186:	ee17 0a90 	vmov	r0, s15
 800118a:	f7ff f9f5 	bl	8000578 <__aeabi_f2d>
 800118e:	a30a      	add	r3, pc, #40	; (adr r3, 80011b8 <HCSR04p_ReadFloat+0x48>)
 8001190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001194:	f7ff fa48 	bl	8000628 <__aeabi_dmul>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	4610      	mov	r0, r2
 800119e:	4619      	mov	r1, r3
 80011a0:	f7ff fcfc 	bl	8000b9c <__aeabi_d2f>
 80011a4:	4602      	mov	r2, r0
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	601a      	str	r2, [r3, #0]
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	f3af 8000 	nop.w
 80011b8:	04816f00 	.word	0x04816f00
 80011bc:	3f918fc5 	.word	0x3f918fc5

080011c0 <HCSR04p_InteruptHandler>:
void HCSR04p_InteruptHandler(HCSR04p_t *hcsr04p)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
	hcsr04p->Result_us = (uint16_t)hcsr04p->htim_echo->Instance->CCR2 - (uint16_t)hcsr04p->htim_echo->Instance->CCR1; //pulse width
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011da:	b29b      	uxth	r3, r3
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	b29a      	uxth	r2, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	829a      	strh	r2, [r3, #20]
	//HAL_TIM_IC_Start_IT(htim, HCSR04p_STOP_CHANNEL);
}
 80011e4:	bf00      	nop
 80011e6:	370c      	adds	r7, #12
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr

080011f0 <L298N_MotorInit>:
#include <L298N.h>


void L298N_MotorInit(Motor_t* motor, GPIO_TypeDef* MotorForward_Port, uint16_t MotorForward_Pin,
		GPIO_TypeDef* MotorBackward_Port, uint16_t MotorBackward_Pin)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	603b      	str	r3, [r7, #0]
 80011fc:	4613      	mov	r3, r2
 80011fe:	80fb      	strh	r3, [r7, #6]
	motor->State = OPERATION;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2200      	movs	r2, #0
 8001204:	701a      	strb	r2, [r3, #0]

	motor->MotorForward_Port = MotorForward_Port;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	68ba      	ldr	r2, [r7, #8]
 800120a:	605a      	str	r2, [r3, #4]
	motor->MotorForward_Pin = MotorForward_Pin;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	88fa      	ldrh	r2, [r7, #6]
 8001210:	811a      	strh	r2, [r3, #8]

	motor->MotorBackward_Port = MotorBackward_Port;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	683a      	ldr	r2, [r7, #0]
 8001216:	60da      	str	r2, [r3, #12]
	motor->MotorBackward_Pin = MotorBackward_Pin;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	8b3a      	ldrh	r2, [r7, #24]
 800121c:	821a      	strh	r2, [r3, #16]
}
 800121e:	bf00      	nop
 8001220:	3714      	adds	r7, #20
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr

0800122a <L298N_MotorTask>:

void L298N_MotorTask(Motor_t* Leftmotor, Motor_t* Rightmotor)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
 8001232:	6039      	str	r1, [r7, #0]
	switch(Leftmotor->State)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b02      	cmp	r3, #2
 800123a:	d010      	beq.n	800125e <L298N_MotorTask+0x34>
 800123c:	2b02      	cmp	r3, #2
 800123e:	dc13      	bgt.n	8001268 <L298N_MotorTask+0x3e>
 8001240:	2b00      	cmp	r3, #0
 8001242:	d002      	beq.n	800124a <L298N_MotorTask+0x20>
 8001244:	2b01      	cmp	r3, #1
 8001246:	d005      	beq.n	8001254 <L298N_MotorTask+0x2a>
		break;
	case MAINTAIN_DISTANCE:
		L298N_MotorHoldDistanceRoutine(Leftmotor, Rightmotor);
		break;
	}
}
 8001248:	e00e      	b.n	8001268 <L298N_MotorTask+0x3e>
		L298N_MotorOperationRoutine(Leftmotor, Rightmotor);
 800124a:	6839      	ldr	r1, [r7, #0]
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f000 f80f 	bl	8001270 <L298N_MotorOperationRoutine>
		break;
 8001252:	e009      	b.n	8001268 <L298N_MotorTask+0x3e>
		L298N_MotorChangeOperationRoutine(Leftmotor, Rightmotor);
 8001254:	6839      	ldr	r1, [r7, #0]
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f000 f82a 	bl	80012b0 <L298N_MotorChangeOperationRoutine>
		break;
 800125c:	e004      	b.n	8001268 <L298N_MotorTask+0x3e>
		L298N_MotorHoldDistanceRoutine(Leftmotor, Rightmotor);
 800125e:	6839      	ldr	r1, [r7, #0]
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f000 f8d7 	bl	8001414 <L298N_MotorHoldDistanceRoutine>
		break;
 8001266:	bf00      	nop
}
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <L298N_MotorOperationRoutine>:

void L298N_MotorOperationRoutine(Motor_t* Leftmotor, Motor_t* Rightmotor)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
	if(*ptrMotor_Action_Flag == true)
 800127a:	4b0c      	ldr	r3, [pc, #48]	; (80012ac <L298N_MotorOperationRoutine+0x3c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d00d      	beq.n	80012a0 <L298N_MotorOperationRoutine+0x30>
	{
		Leftmotor->LastState = Leftmotor->State;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	781a      	ldrb	r2, [r3, #0]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	705a      	strb	r2, [r3, #1]
		Rightmotor->LastState = Leftmotor->State;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	781a      	ldrb	r2, [r3, #0]
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	705a      	strb	r2, [r3, #1]

		Leftmotor->State = CHANGE_OPERATION;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2201      	movs	r2, #1
 8001298:	701a      	strb	r2, [r3, #0]
		Rightmotor->State = CHANGE_OPERATION;
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	2201      	movs	r2, #1
 800129e:	701a      	strb	r2, [r3, #0]
	}
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	20000008 	.word	0x20000008

080012b0 <L298N_MotorChangeOperationRoutine>:

void L298N_MotorChangeOperationRoutine(Motor_t* Leftmotor, Motor_t* Rightmotor)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
	uint8_t State = OPERATION;
 80012ba:	2300      	movs	r3, #0
 80012bc:	73fb      	strb	r3, [r7, #15]

	switch(HC05_Command[0])
 80012be:	4b3b      	ldr	r3, [pc, #236]	; (80013ac <L298N_MotorChangeOperationRoutine+0xfc>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	3b42      	subs	r3, #66	; 0x42
 80012c4:	2b14      	cmp	r3, #20
 80012c6:	d85e      	bhi.n	8001386 <L298N_MotorChangeOperationRoutine+0xd6>
 80012c8:	a201      	add	r2, pc, #4	; (adr r2, 80012d0 <L298N_MotorChangeOperationRoutine+0x20>)
 80012ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ce:	bf00      	nop
 80012d0:	0800132f 	.word	0x0800132f
 80012d4:	08001387 	.word	0x08001387
 80012d8:	08001387 	.word	0x08001387
 80012dc:	08001387 	.word	0x08001387
 80012e0:	08001325 	.word	0x08001325
 80012e4:	08001387 	.word	0x08001387
 80012e8:	08001381 	.word	0x08001381
 80012ec:	08001387 	.word	0x08001387
 80012f0:	08001387 	.word	0x08001387
 80012f4:	08001387 	.word	0x08001387
 80012f8:	08001339 	.word	0x08001339
 80012fc:	08001387 	.word	0x08001387
 8001300:	08001387 	.word	0x08001387
 8001304:	08001387 	.word	0x08001387
 8001308:	08001387 	.word	0x08001387
 800130c:	08001387 	.word	0x08001387
 8001310:	08001343 	.word	0x08001343
 8001314:	0800134d 	.word	0x0800134d
 8001318:	08001387 	.word	0x08001387
 800131c:	08001387 	.word	0x08001387
 8001320:	08001357 	.word	0x08001357
	{
	case MOVE_FORWARD:
		Move_Forward(Leftmotor, Rightmotor);
 8001324:	6839      	ldr	r1, [r7, #0]
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f000 f8de 	bl	80014e8 <Move_Forward>
		break;
 800132c:	e02f      	b.n	800138e <L298N_MotorChangeOperationRoutine+0xde>
	case MOVE_BACKWARD:
		Move_Backward(Leftmotor, Rightmotor);
 800132e:	6839      	ldr	r1, [r7, #0]
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f000 f913 	bl	800155c <Move_Backward>
		break;
 8001336:	e02a      	b.n	800138e <L298N_MotorChangeOperationRoutine+0xde>
	case MOVE_LEFT:
		Move_Left(Leftmotor, Rightmotor);
 8001338:	6839      	ldr	r1, [r7, #0]
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f000 f948 	bl	80015d0 <Move_Left>
		break;
 8001340:	e025      	b.n	800138e <L298N_MotorChangeOperationRoutine+0xde>
	case MOVE_RIGHT:
		Move_Right(Leftmotor, Rightmotor);
 8001342:	6839      	ldr	r1, [r7, #0]
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f000 f97d 	bl	8001644 <Move_Right>
		break;
 800134a:	e020      	b.n	800138e <L298N_MotorChangeOperationRoutine+0xde>
	case STOP:
		Move_Stop(Leftmotor, Rightmotor);
 800134c:	6839      	ldr	r1, [r7, #0]
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f000 f9b2 	bl	80016b8 <Move_Stop>
		break;
 8001354:	e01b      	b.n	800138e <L298N_MotorChangeOperationRoutine+0xde>
	case CHANGE_SPEED:
		uint16_t Speed;
		Speed = Motor_CalculateSpeed(HC05_Command[1],HC05_Command[2], HC05_Command[3]);
 8001356:	4b15      	ldr	r3, [pc, #84]	; (80013ac <L298N_MotorChangeOperationRoutine+0xfc>)
 8001358:	785b      	ldrb	r3, [r3, #1]
 800135a:	4a14      	ldr	r2, [pc, #80]	; (80013ac <L298N_MotorChangeOperationRoutine+0xfc>)
 800135c:	7891      	ldrb	r1, [r2, #2]
 800135e:	4a13      	ldr	r2, [pc, #76]	; (80013ac <L298N_MotorChangeOperationRoutine+0xfc>)
 8001360:	78d2      	ldrb	r2, [r2, #3]
 8001362:	4618      	mov	r0, r3
 8001364:	f000 f828 	bl	80013b8 <Motor_CalculateSpeed>
 8001368:	4603      	mov	r3, r0
 800136a:	81bb      	strh	r3, [r7, #12]
		Motor_SetSpeed(Speed, Speed);
 800136c:	89ba      	ldrh	r2, [r7, #12]
 800136e:	89bb      	ldrh	r3, [r7, #12]
 8001370:	4611      	mov	r1, r2
 8001372:	4618      	mov	r0, r3
 8001374:	f000 f9ca 	bl	800170c <Motor_SetSpeed>
		State = Leftmotor->LastState;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	785b      	ldrb	r3, [r3, #1]
 800137c:	73fb      	strb	r3, [r7, #15]
		break;
 800137e:	e006      	b.n	800138e <L298N_MotorChangeOperationRoutine+0xde>
	case HOLD_DISTANCE:
		State = MAINTAIN_DISTANCE;
 8001380:	2302      	movs	r3, #2
 8001382:	73fb      	strb	r3, [r7, #15]
		break;
 8001384:	e003      	b.n	800138e <L298N_MotorChangeOperationRoutine+0xde>
	default:
		//Wrong_Data();
		RB_Flush(&RX_Buffer);
 8001386:	480a      	ldr	r0, [pc, #40]	; (80013b0 <L298N_MotorChangeOperationRoutine+0x100>)
 8001388:	f000 fa48 	bl	800181c <RB_Flush>
		break;
 800138c:	bf00      	nop
	}

	Leftmotor->State = State;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	7bfa      	ldrb	r2, [r7, #15]
 8001392:	701a      	strb	r2, [r3, #0]
	Rightmotor->State = State;
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	7bfa      	ldrb	r2, [r7, #15]
 8001398:	701a      	strb	r2, [r3, #0]
	*ptrMotor_Action_Flag = false;
 800139a:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <L298N_MotorChangeOperationRoutine+0x104>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2200      	movs	r2, #0
 80013a0:	701a      	strb	r2, [r3, #0]
}
 80013a2:	bf00      	nop
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000234 	.word	0x20000234
 80013b0:	20000280 	.word	0x20000280
 80013b4:	20000008 	.word	0x20000008

080013b8 <Motor_CalculateSpeed>:

uint16_t Motor_CalculateSpeed(uint8_t num_100,uint8_t num_10, uint8_t num_1)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	71fb      	strb	r3, [r7, #7]
 80013c2:	460b      	mov	r3, r1
 80013c4:	71bb      	strb	r3, [r7, #6]
 80013c6:	4613      	mov	r3, r2
 80013c8:	717b      	strb	r3, [r7, #5]

	uint16_t Speed;
	Speed = (num_1 - '0') + (num_10- '0') * 10 + (num_100- '0') * 100;
 80013ca:	797b      	ldrb	r3, [r7, #5]
 80013cc:	b29a      	uxth	r2, r3
 80013ce:	79bb      	ldrb	r3, [r7, #6]
 80013d0:	3b30      	subs	r3, #48	; 0x30
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	4619      	mov	r1, r3
 80013d6:	0089      	lsls	r1, r1, #2
 80013d8:	440b      	add	r3, r1
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	b29b      	uxth	r3, r3
 80013de:	4413      	add	r3, r2
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	3b30      	subs	r3, #48	; 0x30
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	4619      	mov	r1, r3
 80013ea:	0089      	lsls	r1, r1, #2
 80013ec:	440b      	add	r3, r1
 80013ee:	4619      	mov	r1, r3
 80013f0:	0088      	lsls	r0, r1, #2
 80013f2:	4619      	mov	r1, r3
 80013f4:	4603      	mov	r3, r0
 80013f6:	440b      	add	r3, r1
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	4413      	add	r3, r2
 80013fe:	b29b      	uxth	r3, r3
 8001400:	3b30      	subs	r3, #48	; 0x30
 8001402:	81fb      	strh	r3, [r7, #14]

	return Speed;
 8001404:	89fb      	ldrh	r3, [r7, #14]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3714      	adds	r7, #20
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
	...

08001414 <L298N_MotorHoldDistanceRoutine>:

void L298N_MotorHoldDistanceRoutine(Motor_t* Leftmotor, Motor_t* Rightmotor)
{
 8001414:	b5b0      	push	{r4, r5, r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
	if(*ptrMotor_Action_Flag == true)
 800141e:	4b2d      	ldr	r3, [pc, #180]	; (80014d4 <L298N_MotorHoldDistanceRoutine+0xc0>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d00d      	beq.n	8001444 <L298N_MotorHoldDistanceRoutine+0x30>
	{
		Leftmotor->LastState = Leftmotor->State;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	781a      	ldrb	r2, [r3, #0]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	705a      	strb	r2, [r3, #1]
		Rightmotor->LastState = Leftmotor->State;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	781a      	ldrb	r2, [r3, #0]
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	705a      	strb	r2, [r3, #1]

		Leftmotor->State = CHANGE_OPERATION;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2201      	movs	r2, #1
 800143c:	701a      	strb	r2, [r3, #0]
		Rightmotor->State = CHANGE_OPERATION;
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	2201      	movs	r2, #1
 8001442:	701a      	strb	r2, [r3, #0]
	}
	//Hold_Distance(&Distance_f);
	  if(Distance_f > (*ptrHoldDistance_value + 1.0))
 8001444:	4b24      	ldr	r3, [pc, #144]	; (80014d8 <L298N_MotorHoldDistanceRoutine+0xc4>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff f895 	bl	8000578 <__aeabi_f2d>
 800144e:	4604      	mov	r4, r0
 8001450:	460d      	mov	r5, r1
 8001452:	4b22      	ldr	r3, [pc, #136]	; (80014dc <L298N_MotorHoldDistanceRoutine+0xc8>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff f88d 	bl	8000578 <__aeabi_f2d>
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	4b1f      	ldr	r3, [pc, #124]	; (80014e0 <L298N_MotorHoldDistanceRoutine+0xcc>)
 8001464:	f7fe ff2a 	bl	80002bc <__adddf3>
 8001468:	4602      	mov	r2, r0
 800146a:	460b      	mov	r3, r1
 800146c:	4620      	mov	r0, r4
 800146e:	4629      	mov	r1, r5
 8001470:	f7ff fb6a 	bl	8000b48 <__aeabi_dcmpgt>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d004      	beq.n	8001484 <L298N_MotorHoldDistanceRoutine+0x70>
	  {
		  Move_Forward(Leftmotor, Rightmotor);
 800147a:	6839      	ldr	r1, [r7, #0]
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f000 f833 	bl	80014e8 <Move_Forward>
	  }
	  else
	  {
		  Move_Stop(Leftmotor, Rightmotor);
	  }
}
 8001482:	e023      	b.n	80014cc <L298N_MotorHoldDistanceRoutine+0xb8>
	  else if(Distance_f < (*ptrHoldDistance_value - 3.0))
 8001484:	4b14      	ldr	r3, [pc, #80]	; (80014d8 <L298N_MotorHoldDistanceRoutine+0xc4>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff f875 	bl	8000578 <__aeabi_f2d>
 800148e:	4604      	mov	r4, r0
 8001490:	460d      	mov	r5, r1
 8001492:	4b12      	ldr	r3, [pc, #72]	; (80014dc <L298N_MotorHoldDistanceRoutine+0xc8>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff f86d 	bl	8000578 <__aeabi_f2d>
 800149e:	f04f 0200 	mov.w	r2, #0
 80014a2:	4b10      	ldr	r3, [pc, #64]	; (80014e4 <L298N_MotorHoldDistanceRoutine+0xd0>)
 80014a4:	f7fe ff08 	bl	80002b8 <__aeabi_dsub>
 80014a8:	4602      	mov	r2, r0
 80014aa:	460b      	mov	r3, r1
 80014ac:	4620      	mov	r0, r4
 80014ae:	4629      	mov	r1, r5
 80014b0:	f7ff fb2c 	bl	8000b0c <__aeabi_dcmplt>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d004      	beq.n	80014c4 <L298N_MotorHoldDistanceRoutine+0xb0>
		 Move_Backward(Leftmotor, Rightmotor);
 80014ba:	6839      	ldr	r1, [r7, #0]
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f000 f84d 	bl	800155c <Move_Backward>
}
 80014c2:	e003      	b.n	80014cc <L298N_MotorHoldDistanceRoutine+0xb8>
		  Move_Stop(Leftmotor, Rightmotor);
 80014c4:	6839      	ldr	r1, [r7, #0]
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f000 f8f6 	bl	80016b8 <Move_Stop>
}
 80014cc:	bf00      	nop
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bdb0      	pop	{r4, r5, r7, pc}
 80014d4:	20000008 	.word	0x20000008
 80014d8:	200001fc 	.word	0x200001fc
 80014dc:	20000000 	.word	0x20000000
 80014e0:	3ff00000 	.word	0x3ff00000
 80014e4:	40080000 	.word	0x40080000

080014e8 <Move_Forward>:
//	Length = sprintf((char*)msg, "Wrong command, try again\n\r");
//	HAL_UART_Transmit(&huart1, msg, Length, 2000);
//}

void Move_Forward(Motor_t* Leftmotor, Motor_t* Rightmotor)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
	uint16_t left_speed, right_speed;

	//Read set speed and change it to 100% for startup
	Motor_Startup(&left_speed, &right_speed);
 80014f2:	f107 020c 	add.w	r2, r7, #12
 80014f6:	f107 030e 	add.w	r3, r7, #14
 80014fa:	4611      	mov	r1, r2
 80014fc:	4618      	mov	r0, r3
 80014fe:	f000 f91b 	bl	8001738 <Motor_Startup>

	HAL_GPIO_WritePin(Leftmotor->MotorForward_Port, Leftmotor->MotorForward_Pin, GPIO_PIN_SET);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6858      	ldr	r0, [r3, #4]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	891b      	ldrh	r3, [r3, #8]
 800150a:	2201      	movs	r2, #1
 800150c:	4619      	mov	r1, r3
 800150e:	f001 fd9d 	bl	800304c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Leftmotor->MotorBackward_Port, Leftmotor->MotorBackward_Pin, GPIO_PIN_RESET);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	68d8      	ldr	r0, [r3, #12]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	8a1b      	ldrh	r3, [r3, #16]
 800151a:	2200      	movs	r2, #0
 800151c:	4619      	mov	r1, r3
 800151e:	f001 fd95 	bl	800304c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Rightmotor->MotorForward_Port, Rightmotor->MotorForward_Pin, GPIO_PIN_SET);
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	6858      	ldr	r0, [r3, #4]
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	891b      	ldrh	r3, [r3, #8]
 800152a:	2201      	movs	r2, #1
 800152c:	4619      	mov	r1, r3
 800152e:	f001 fd8d 	bl	800304c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Rightmotor->MotorBackward_Port, Rightmotor->MotorBackward_Pin, GPIO_PIN_RESET);
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	68d8      	ldr	r0, [r3, #12]
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	8a1b      	ldrh	r3, [r3, #16]
 800153a:	2200      	movs	r2, #0
 800153c:	4619      	mov	r1, r3
 800153e:	f001 fd85 	bl	800304c <HAL_GPIO_WritePin>

	//time needed to overcome static friction before changing to set speed
	HAL_Delay(STARTUP_TIME);
 8001542:	2005      	movs	r0, #5
 8001544:	f001 fa1e 	bl	8002984 <HAL_Delay>

	Motor_SetSpeed(left_speed, right_speed);
 8001548:	89fb      	ldrh	r3, [r7, #14]
 800154a:	89ba      	ldrh	r2, [r7, #12]
 800154c:	4611      	mov	r1, r2
 800154e:	4618      	mov	r0, r3
 8001550:	f000 f8dc 	bl	800170c <Motor_SetSpeed>
}
 8001554:	bf00      	nop
 8001556:	3710      	adds	r7, #16
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}

0800155c <Move_Backward>:

void Move_Backward(Motor_t* Leftmotor, Motor_t* Rightmotor)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
	uint16_t left_speed, right_speed;

	//Read set speed and change it to 100% for startup
	Motor_Startup(&left_speed, &right_speed);
 8001566:	f107 020c 	add.w	r2, r7, #12
 800156a:	f107 030e 	add.w	r3, r7, #14
 800156e:	4611      	mov	r1, r2
 8001570:	4618      	mov	r0, r3
 8001572:	f000 f8e1 	bl	8001738 <Motor_Startup>

	HAL_GPIO_WritePin(Leftmotor->MotorForward_Port, Leftmotor->MotorForward_Pin, GPIO_PIN_RESET);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6858      	ldr	r0, [r3, #4]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	891b      	ldrh	r3, [r3, #8]
 800157e:	2200      	movs	r2, #0
 8001580:	4619      	mov	r1, r3
 8001582:	f001 fd63 	bl	800304c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Leftmotor->MotorBackward_Port, Leftmotor->MotorBackward_Pin, GPIO_PIN_SET);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	68d8      	ldr	r0, [r3, #12]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	8a1b      	ldrh	r3, [r3, #16]
 800158e:	2201      	movs	r2, #1
 8001590:	4619      	mov	r1, r3
 8001592:	f001 fd5b 	bl	800304c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Rightmotor->MotorForward_Port, Rightmotor->MotorForward_Pin, GPIO_PIN_RESET);
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	6858      	ldr	r0, [r3, #4]
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	891b      	ldrh	r3, [r3, #8]
 800159e:	2200      	movs	r2, #0
 80015a0:	4619      	mov	r1, r3
 80015a2:	f001 fd53 	bl	800304c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Rightmotor->MotorBackward_Port, Rightmotor->MotorBackward_Pin, GPIO_PIN_SET);
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	68d8      	ldr	r0, [r3, #12]
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	8a1b      	ldrh	r3, [r3, #16]
 80015ae:	2201      	movs	r2, #1
 80015b0:	4619      	mov	r1, r3
 80015b2:	f001 fd4b 	bl	800304c <HAL_GPIO_WritePin>

	//time needed to overcome static friction before changing to set speed
	HAL_Delay(STARTUP_TIME);
 80015b6:	2005      	movs	r0, #5
 80015b8:	f001 f9e4 	bl	8002984 <HAL_Delay>

	Motor_SetSpeed(left_speed, right_speed);
 80015bc:	89fb      	ldrh	r3, [r7, #14]
 80015be:	89ba      	ldrh	r2, [r7, #12]
 80015c0:	4611      	mov	r1, r2
 80015c2:	4618      	mov	r0, r3
 80015c4:	f000 f8a2 	bl	800170c <Motor_SetSpeed>
}
 80015c8:	bf00      	nop
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <Move_Left>:

void Move_Left(Motor_t* Leftmotor, Motor_t* Rightmotor)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
	uint16_t left_speed, right_speed;

	//Read set speed and change it to 100% for startup
	Motor_Startup(&left_speed, &right_speed);
 80015da:	f107 020c 	add.w	r2, r7, #12
 80015de:	f107 030e 	add.w	r3, r7, #14
 80015e2:	4611      	mov	r1, r2
 80015e4:	4618      	mov	r0, r3
 80015e6:	f000 f8a7 	bl	8001738 <Motor_Startup>

	HAL_GPIO_WritePin(Leftmotor->MotorForward_Port, Leftmotor->MotorForward_Pin, GPIO_PIN_RESET);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6858      	ldr	r0, [r3, #4]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	891b      	ldrh	r3, [r3, #8]
 80015f2:	2200      	movs	r2, #0
 80015f4:	4619      	mov	r1, r3
 80015f6:	f001 fd29 	bl	800304c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Leftmotor->MotorBackward_Port, Leftmotor->MotorBackward_Pin, GPIO_PIN_SET);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	68d8      	ldr	r0, [r3, #12]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	8a1b      	ldrh	r3, [r3, #16]
 8001602:	2201      	movs	r2, #1
 8001604:	4619      	mov	r1, r3
 8001606:	f001 fd21 	bl	800304c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Rightmotor->MotorForward_Port, Rightmotor->MotorForward_Pin, GPIO_PIN_SET);
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	6858      	ldr	r0, [r3, #4]
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	891b      	ldrh	r3, [r3, #8]
 8001612:	2201      	movs	r2, #1
 8001614:	4619      	mov	r1, r3
 8001616:	f001 fd19 	bl	800304c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Rightmotor->MotorBackward_Port, Rightmotor->MotorBackward_Pin, GPIO_PIN_RESET);
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	68d8      	ldr	r0, [r3, #12]
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	8a1b      	ldrh	r3, [r3, #16]
 8001622:	2200      	movs	r2, #0
 8001624:	4619      	mov	r1, r3
 8001626:	f001 fd11 	bl	800304c <HAL_GPIO_WritePin>

	//time needed to overcome static friction before changing to set speed
	HAL_Delay(STARTUP_TIME);
 800162a:	2005      	movs	r0, #5
 800162c:	f001 f9aa 	bl	8002984 <HAL_Delay>

	Motor_SetSpeed(left_speed, right_speed);
 8001630:	89fb      	ldrh	r3, [r7, #14]
 8001632:	89ba      	ldrh	r2, [r7, #12]
 8001634:	4611      	mov	r1, r2
 8001636:	4618      	mov	r0, r3
 8001638:	f000 f868 	bl	800170c <Motor_SetSpeed>

}
 800163c:	bf00      	nop
 800163e:	3710      	adds	r7, #16
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <Move_Right>:

void Move_Right(Motor_t* Leftmotor, Motor_t* Rightmotor)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
	uint16_t left_speed, right_speed;

	//Read set speed and change it to 100% for startup
	Motor_Startup(&left_speed, &right_speed);
 800164e:	f107 020c 	add.w	r2, r7, #12
 8001652:	f107 030e 	add.w	r3, r7, #14
 8001656:	4611      	mov	r1, r2
 8001658:	4618      	mov	r0, r3
 800165a:	f000 f86d 	bl	8001738 <Motor_Startup>

	HAL_GPIO_WritePin(Leftmotor->MotorForward_Port, Leftmotor->MotorForward_Pin, GPIO_PIN_SET);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6858      	ldr	r0, [r3, #4]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	891b      	ldrh	r3, [r3, #8]
 8001666:	2201      	movs	r2, #1
 8001668:	4619      	mov	r1, r3
 800166a:	f001 fcef 	bl	800304c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Leftmotor->MotorBackward_Port, Leftmotor->MotorBackward_Pin, GPIO_PIN_RESET);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	68d8      	ldr	r0, [r3, #12]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	8a1b      	ldrh	r3, [r3, #16]
 8001676:	2200      	movs	r2, #0
 8001678:	4619      	mov	r1, r3
 800167a:	f001 fce7 	bl	800304c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Rightmotor->MotorForward_Port, Rightmotor->MotorForward_Pin, GPIO_PIN_RESET);
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	6858      	ldr	r0, [r3, #4]
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	891b      	ldrh	r3, [r3, #8]
 8001686:	2200      	movs	r2, #0
 8001688:	4619      	mov	r1, r3
 800168a:	f001 fcdf 	bl	800304c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Rightmotor->MotorBackward_Port, Rightmotor->MotorBackward_Pin, GPIO_PIN_SET);
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	68d8      	ldr	r0, [r3, #12]
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	8a1b      	ldrh	r3, [r3, #16]
 8001696:	2201      	movs	r2, #1
 8001698:	4619      	mov	r1, r3
 800169a:	f001 fcd7 	bl	800304c <HAL_GPIO_WritePin>

	//time needed to overcome static friction before changing to set speed
	HAL_Delay(STARTUP_TIME);
 800169e:	2005      	movs	r0, #5
 80016a0:	f001 f970 	bl	8002984 <HAL_Delay>

	Motor_SetSpeed(left_speed, right_speed);
 80016a4:	89fb      	ldrh	r3, [r7, #14]
 80016a6:	89ba      	ldrh	r2, [r7, #12]
 80016a8:	4611      	mov	r1, r2
 80016aa:	4618      	mov	r0, r3
 80016ac:	f000 f82e 	bl	800170c <Motor_SetSpeed>
}
 80016b0:	bf00      	nop
 80016b2:	3710      	adds	r7, #16
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <Move_Stop>:

void Move_Stop(Motor_t* Leftmotor, Motor_t* Rightmotor)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(Leftmotor->MotorForward_Port, Leftmotor->MotorForward_Pin, GPIO_PIN_RESET);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6858      	ldr	r0, [r3, #4]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	891b      	ldrh	r3, [r3, #8]
 80016ca:	2200      	movs	r2, #0
 80016cc:	4619      	mov	r1, r3
 80016ce:	f001 fcbd 	bl	800304c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Leftmotor->MotorBackward_Port, Leftmotor->MotorBackward_Pin, GPIO_PIN_RESET);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	68d8      	ldr	r0, [r3, #12]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	8a1b      	ldrh	r3, [r3, #16]
 80016da:	2200      	movs	r2, #0
 80016dc:	4619      	mov	r1, r3
 80016de:	f001 fcb5 	bl	800304c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Rightmotor->MotorForward_Port, Rightmotor->MotorForward_Pin, GPIO_PIN_RESET);
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	6858      	ldr	r0, [r3, #4]
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	891b      	ldrh	r3, [r3, #8]
 80016ea:	2200      	movs	r2, #0
 80016ec:	4619      	mov	r1, r3
 80016ee:	f001 fcad 	bl	800304c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Rightmotor->MotorBackward_Port, Rightmotor->MotorBackward_Pin, GPIO_PIN_RESET);
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	68d8      	ldr	r0, [r3, #12]
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	8a1b      	ldrh	r3, [r3, #16]
 80016fa:	2200      	movs	r2, #0
 80016fc:	4619      	mov	r1, r3
 80016fe:	f001 fca5 	bl	800304c <HAL_GPIO_WritePin>
}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
	...

0800170c <Motor_SetSpeed>:

void Motor_SetSpeed(uint16_t left_speed, uint16_t right_speed)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	4603      	mov	r3, r0
 8001714:	460a      	mov	r2, r1
 8001716:	80fb      	strh	r3, [r7, #6]
 8001718:	4613      	mov	r3, r2
 800171a:	80bb      	strh	r3, [r7, #4]
	//write set speed
	TIM_LEFTMOTOR->TIM_LEFTMOTOR_CHANNEL = left_speed;
 800171c:	4a05      	ldr	r2, [pc, #20]	; (8001734 <Motor_SetSpeed+0x28>)
 800171e:	88fb      	ldrh	r3, [r7, #6]
 8001720:	6353      	str	r3, [r2, #52]	; 0x34
	TIM_RIGHTMOTOR->TIM_RIGHTMOTOR_CHANNEL = right_speed;
 8001722:	4a04      	ldr	r2, [pc, #16]	; (8001734 <Motor_SetSpeed+0x28>)
 8001724:	88bb      	ldrh	r3, [r7, #4]
 8001726:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	40000400 	.word	0x40000400

08001738 <Motor_Startup>:

//Read set speed and change it to 100% for startup
void Motor_Startup(uint16_t* left_speed, uint16_t* right_speed)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
	//Read set speed
	*left_speed = TIM_LEFTMOTOR->TIM_LEFTMOTOR_CHANNEL;
 8001742:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <Motor_Startup+0x3c>)
 8001744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001746:	b29a      	uxth	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	801a      	strh	r2, [r3, #0]
	*right_speed = TIM_RIGHTMOTOR->TIM_RIGHTMOTOR_CHANNEL;
 800174c:	4b09      	ldr	r3, [pc, #36]	; (8001774 <Motor_Startup+0x3c>)
 800174e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001750:	b29a      	uxth	r2, r3
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	801a      	strh	r2, [r3, #0]
	//Change speed to 100% for startup to overcome static friction (cheap motors)
	TIM_LEFTMOTOR->TIM_LEFTMOTOR_CHANNEL = FULL_SPEED;
 8001756:	4b07      	ldr	r3, [pc, #28]	; (8001774 <Motor_Startup+0x3c>)
 8001758:	f240 32e7 	movw	r2, #999	; 0x3e7
 800175c:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_RIGHTMOTOR->TIM_RIGHTMOTOR_CHANNEL = FULL_SPEED;
 800175e:	4b05      	ldr	r3, [pc, #20]	; (8001774 <Motor_Startup+0x3c>)
 8001760:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001764:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	40000400 	.word	0x40000400

08001778 <RB_Write>:


#include "RingBuffer.h"

RB_Status RB_Write(RingBuffer_t* Buff, uint8_t Value)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	460b      	mov	r3, r1
 8001782:	70fb      	strb	r3, [r7, #3]
	uint8_t HeadTmp = (Buff->Head + 1) % (RING_BUFFER_SIZE); //modulo to avoid accessing element outside of table
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	8c1b      	ldrh	r3, [r3, #32]
 8001788:	3301      	adds	r3, #1
 800178a:	425a      	negs	r2, r3
 800178c:	f003 031f 	and.w	r3, r3, #31
 8001790:	f002 021f 	and.w	r2, r2, #31
 8001794:	bf58      	it	pl
 8001796:	4253      	negpl	r3, r2
 8001798:	73fb      	strb	r3, [r7, #15]

	if(HeadTmp == Buff->Tail)
 800179a:	7bfb      	ldrb	r3, [r7, #15]
 800179c:	b29a      	uxth	r2, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80017a2:	429a      	cmp	r2, r3
 80017a4:	d101      	bne.n	80017aa <RB_Write+0x32>
	{
		return RB_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e00a      	b.n	80017c0 <RB_Write+0x48>
	}

	Buff->Buffer[Buff->Head] = Value;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	8c1b      	ldrh	r3, [r3, #32]
 80017ae:	4619      	mov	r1, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	78fa      	ldrb	r2, [r7, #3]
 80017b4:	545a      	strb	r2, [r3, r1]
	Buff->Head = HeadTmp;
 80017b6:	7bfb      	ldrb	r3, [r7, #15]
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	841a      	strh	r2, [r3, #32]

	return RB_OK;
 80017be:	2300      	movs	r3, #0
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <RB_Read>:

RB_Status RB_Read(RingBuffer_t* Buff, uint8_t* Value)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
	if(Buff->Head == Buff->Tail)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	8c1a      	ldrh	r2, [r3, #32]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80017de:	429a      	cmp	r2, r3
 80017e0:	d101      	bne.n	80017e6 <RB_Read+0x1a>
	{
		return RB_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e014      	b.n	8001810 <RB_Read+0x44>
	}

	*Value = Buff->Buffer[Buff->Tail];
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80017ea:	461a      	mov	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	5c9a      	ldrb	r2, [r3, r2]
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	701a      	strb	r2, [r3, #0]
	Buff->Tail = (Buff->Tail + 1) % RING_BUFFER_SIZE; //modulo to avoid accessing element outside of table
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80017f8:	3301      	adds	r3, #1
 80017fa:	425a      	negs	r2, r3
 80017fc:	f003 031f 	and.w	r3, r3, #31
 8001800:	f002 021f 	and.w	r2, r2, #31
 8001804:	bf58      	it	pl
 8001806:	4253      	negpl	r3, r2
 8001808:	b29a      	uxth	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	845a      	strh	r2, [r3, #34]	; 0x22

	return RB_OK;
 800180e:	2300      	movs	r3, #0
}
 8001810:	4618      	mov	r0, r3
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <RB_Flush>:

void RB_Flush(RingBuffer_t* Buff)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
	Buff->Head = 0;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2200      	movs	r2, #0
 8001828:	841a      	strh	r2, [r3, #32]
	Buff->Tail = 0;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	845a      	strh	r2, [r3, #34]	; 0x22
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <Parser_TakeLine>:

#include <complex_parser.h>


void Parser_TakeLine(RingBuffer_t* Buff, uint8_t* Destination)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
	  uint8_t i = 0;
 8001846:	2300      	movs	r3, #0
 8001848:	73fb      	strb	r3, [r7, #15]
	  uint8_t Tmp;

	  do
	  {
		  RB_Read(Buff, &Tmp);
 800184a:	f107 030e 	add.w	r3, r7, #14
 800184e:	4619      	mov	r1, r3
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	f7ff ffbb 	bl	80017cc <RB_Read>

		  if(Tmp == END_LINE)
 8001856:	7bbb      	ldrb	r3, [r7, #14]
 8001858:	2b0a      	cmp	r3, #10
 800185a:	d105      	bne.n	8001868 <Parser_TakeLine+0x2c>
		  {
			  Destination[i] = 0;
 800185c:	7bfb      	ldrb	r3, [r7, #15]
 800185e:	683a      	ldr	r2, [r7, #0]
 8001860:	4413      	add	r3, r2
 8001862:	2200      	movs	r2, #0
 8001864:	701a      	strb	r2, [r3, #0]
 8001866:	e004      	b.n	8001872 <Parser_TakeLine+0x36>
		  }
		  else
		  {
			  Destination[i] = Tmp;
 8001868:	7bfb      	ldrb	r3, [r7, #15]
 800186a:	683a      	ldr	r2, [r7, #0]
 800186c:	4413      	add	r3, r2
 800186e:	7bba      	ldrb	r2, [r7, #14]
 8001870:	701a      	strb	r2, [r3, #0]
		  }

		  i++;
 8001872:	7bfb      	ldrb	r3, [r7, #15]
 8001874:	3301      	adds	r3, #1
 8001876:	73fb      	strb	r3, [r7, #15]

	  }while(Tmp != END_LINE);
 8001878:	7bbb      	ldrb	r3, [r7, #14]
 800187a:	2b0a      	cmp	r3, #10
 800187c:	d1e5      	bne.n	800184a <Parser_TakeLine+0xe>
}
 800187e:	bf00      	nop
 8001880:	bf00      	nop
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <Parser_ParseMOVE>:
//	  return Command;
//}


static void Parser_ParseMOVE(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
	uint8_t Command;

	char *ParsePointer = strtok(NULL, ",");
 800188e:	491f      	ldr	r1, [pc, #124]	; (800190c <Parser_ParseMOVE+0x84>)
 8001890:	2000      	movs	r0, #0
 8001892:	f005 fc65 	bl	8007160 <strtok>
 8001896:	6038      	str	r0, [r7, #0]

	if(strlen(ParsePointer) > 0) // not null
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d028      	beq.n	80018f2 <Parser_ParseMOVE+0x6a>
	{
		if(ParsePointer[0] == 'F')
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2b46      	cmp	r3, #70	; 0x46
 80018a6:	d102      	bne.n	80018ae <Parser_ParseMOVE+0x26>
		{
			Command = MOVE_FORWARD;
 80018a8:	2346      	movs	r3, #70	; 0x46
 80018aa:	71fb      	strb	r3, [r7, #7]
 80018ac:	e023      	b.n	80018f6 <Parser_ParseMOVE+0x6e>
		}
		else if(ParsePointer[0] == 'B')
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b42      	cmp	r3, #66	; 0x42
 80018b4:	d102      	bne.n	80018bc <Parser_ParseMOVE+0x34>
		{
			Command = MOVE_BACKWARD;
 80018b6:	2342      	movs	r3, #66	; 0x42
 80018b8:	71fb      	strb	r3, [r7, #7]
 80018ba:	e01c      	b.n	80018f6 <Parser_ParseMOVE+0x6e>
		}
		else if(ParsePointer[0] == 'L')
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	2b4c      	cmp	r3, #76	; 0x4c
 80018c2:	d102      	bne.n	80018ca <Parser_ParseMOVE+0x42>
		{
			Command = MOVE_LEFT;
 80018c4:	234c      	movs	r3, #76	; 0x4c
 80018c6:	71fb      	strb	r3, [r7, #7]
 80018c8:	e015      	b.n	80018f6 <Parser_ParseMOVE+0x6e>
		}
		else if(ParsePointer[0] == 'R')
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	2b52      	cmp	r3, #82	; 0x52
 80018d0:	d102      	bne.n	80018d8 <Parser_ParseMOVE+0x50>
		{
			Command = MOVE_RIGHT;
 80018d2:	2352      	movs	r3, #82	; 0x52
 80018d4:	71fb      	strb	r3, [r7, #7]
 80018d6:	e00e      	b.n	80018f6 <Parser_ParseMOVE+0x6e>
		}
		else if(ParsePointer[0] == 'S')
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b53      	cmp	r3, #83	; 0x53
 80018de:	d102      	bne.n	80018e6 <Parser_ParseMOVE+0x5e>
		{
			Command = STOP;
 80018e0:	2353      	movs	r3, #83	; 0x53
 80018e2:	71fb      	strb	r3, [r7, #7]
 80018e4:	e007      	b.n	80018f6 <Parser_ParseMOVE+0x6e>
		}
		else
		{
			UartLog("Wrong movement command. Available: F, B, L, R or S\r\n");
 80018e6:	480a      	ldr	r0, [pc, #40]	; (8001910 <Parser_ParseMOVE+0x88>)
 80018e8:	f000 ff9a 	bl	8002820 <UartLog>
			Command = WRONG_DATA;
 80018ec:	2300      	movs	r3, #0
 80018ee:	71fb      	strb	r3, [r7, #7]
 80018f0:	e001      	b.n	80018f6 <Parser_ParseMOVE+0x6e>
		}
	}
	else
	{
		Command = WRONG_DATA;
 80018f2:	2300      	movs	r3, #0
 80018f4:	71fb      	strb	r3, [r7, #7]
	}

	*ptrMotor_Action_Flag = true;
 80018f6:	4b07      	ldr	r3, [pc, #28]	; (8001914 <Parser_ParseMOVE+0x8c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2201      	movs	r2, #1
 80018fc:	701a      	strb	r2, [r3, #0]
	HC05_Command[0] = Command;
 80018fe:	4a06      	ldr	r2, [pc, #24]	; (8001918 <Parser_ParseMOVE+0x90>)
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	7013      	strb	r3, [r2, #0]
}
 8001904:	bf00      	nop
 8001906:	3708      	adds	r7, #8
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	08009008 	.word	0x08009008
 8001910:	0800900c 	.word	0x0800900c
 8001914:	20000008 	.word	0x20000008
 8001918:	20000234 	.word	0x20000234

0800191c <Parser_ParseSPEED>:

static void Parser_ParseSPEED(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
	uint8_t Command, len;

	char *ParsePointer = strtok(NULL, ",");
 8001922:	492a      	ldr	r1, [pc, #168]	; (80019cc <Parser_ParseSPEED+0xb0>)
 8001924:	2000      	movs	r0, #0
 8001926:	f005 fc1b 	bl	8007160 <strtok>
 800192a:	60b8      	str	r0, [r7, #8]

	len = strlen(ParsePointer);
 800192c:	68b8      	ldr	r0, [r7, #8]
 800192e:	f7fe fc61 	bl	80001f4 <strlen>
 8001932:	4603      	mov	r3, r0
 8001934:	71fb      	strb	r3, [r7, #7]

	if(len > 0) // not null
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d037      	beq.n	80019ac <Parser_ParseSPEED+0x90>
	{
		if(len > 3) //speed not between 0-999
 800193c:	79fb      	ldrb	r3, [r7, #7]
 800193e:	2b03      	cmp	r3, #3
 8001940:	d905      	bls.n	800194e <Parser_ParseSPEED+0x32>
		{
			UartLog("Wrong speed value. Type value between 0-999\r\n");
 8001942:	4823      	ldr	r0, [pc, #140]	; (80019d0 <Parser_ParseSPEED+0xb4>)
 8001944:	f000 ff6c 	bl	8002820 <UartLog>
			Command = WRONG_DATA;
 8001948:	2300      	movs	r3, #0
 800194a:	73fb      	strb	r3, [r7, #15]
 800194c:	e033      	b.n	80019b6 <Parser_ParseSPEED+0x9a>
		}
		else
		{
			if(len == 1)
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d10a      	bne.n	800196a <Parser_ParseSPEED+0x4e>
			{
				HC05_Command[1] = '0';
 8001954:	4b1f      	ldr	r3, [pc, #124]	; (80019d4 <Parser_ParseSPEED+0xb8>)
 8001956:	2230      	movs	r2, #48	; 0x30
 8001958:	705a      	strb	r2, [r3, #1]
				HC05_Command[2] = '0';
 800195a:	4b1e      	ldr	r3, [pc, #120]	; (80019d4 <Parser_ParseSPEED+0xb8>)
 800195c:	2230      	movs	r2, #48	; 0x30
 800195e:	709a      	strb	r2, [r3, #2]
				HC05_Command[3] = ParsePointer[0];
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	781a      	ldrb	r2, [r3, #0]
 8001964:	4b1b      	ldr	r3, [pc, #108]	; (80019d4 <Parser_ParseSPEED+0xb8>)
 8001966:	70da      	strb	r2, [r3, #3]
 8001968:	e01d      	b.n	80019a6 <Parser_ParseSPEED+0x8a>
			}
			else if(len == 2)
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	2b02      	cmp	r3, #2
 800196e:	d10c      	bne.n	800198a <Parser_ParseSPEED+0x6e>
			{
				HC05_Command[1] = '0';
 8001970:	4b18      	ldr	r3, [pc, #96]	; (80019d4 <Parser_ParseSPEED+0xb8>)
 8001972:	2230      	movs	r2, #48	; 0x30
 8001974:	705a      	strb	r2, [r3, #1]
				HC05_Command[2] = ParsePointer[0];
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	781a      	ldrb	r2, [r3, #0]
 800197a:	4b16      	ldr	r3, [pc, #88]	; (80019d4 <Parser_ParseSPEED+0xb8>)
 800197c:	709a      	strb	r2, [r3, #2]
				HC05_Command[3] = ParsePointer[1];
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	3301      	adds	r3, #1
 8001982:	781a      	ldrb	r2, [r3, #0]
 8001984:	4b13      	ldr	r3, [pc, #76]	; (80019d4 <Parser_ParseSPEED+0xb8>)
 8001986:	70da      	strb	r2, [r3, #3]
 8001988:	e00d      	b.n	80019a6 <Parser_ParseSPEED+0x8a>
			}
			else
			{
				HC05_Command[1] = ParsePointer[0];
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	781a      	ldrb	r2, [r3, #0]
 800198e:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <Parser_ParseSPEED+0xb8>)
 8001990:	705a      	strb	r2, [r3, #1]
				HC05_Command[2] = ParsePointer[1];
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	3301      	adds	r3, #1
 8001996:	781a      	ldrb	r2, [r3, #0]
 8001998:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <Parser_ParseSPEED+0xb8>)
 800199a:	709a      	strb	r2, [r3, #2]
				HC05_Command[3] = ParsePointer[2];
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	3302      	adds	r3, #2
 80019a0:	781a      	ldrb	r2, [r3, #0]
 80019a2:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <Parser_ParseSPEED+0xb8>)
 80019a4:	70da      	strb	r2, [r3, #3]
			}
			Command = CHANGE_SPEED;
 80019a6:	2356      	movs	r3, #86	; 0x56
 80019a8:	73fb      	strb	r3, [r7, #15]
 80019aa:	e004      	b.n	80019b6 <Parser_ParseSPEED+0x9a>
		}
	}
	else
	{
		UartLog("Wrong speed value. Type value between 0-999\r\n");
 80019ac:	4808      	ldr	r0, [pc, #32]	; (80019d0 <Parser_ParseSPEED+0xb4>)
 80019ae:	f000 ff37 	bl	8002820 <UartLog>
		Command = WRONG_DATA;
 80019b2:	2300      	movs	r3, #0
 80019b4:	73fb      	strb	r3, [r7, #15]
	}

	*ptrMotor_Action_Flag = true;
 80019b6:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <Parser_ParseSPEED+0xbc>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2201      	movs	r2, #1
 80019bc:	701a      	strb	r2, [r3, #0]
	HC05_Command[0] = Command;
 80019be:	4a05      	ldr	r2, [pc, #20]	; (80019d4 <Parser_ParseSPEED+0xb8>)
 80019c0:	7bfb      	ldrb	r3, [r7, #15]
 80019c2:	7013      	strb	r3, [r2, #0]
}
 80019c4:	bf00      	nop
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	08009008 	.word	0x08009008
 80019d0:	08009044 	.word	0x08009044
 80019d4:	20000234 	.word	0x20000234
 80019d8:	20000008 	.word	0x20000008

080019dc <Parser_ParseHOLD>:

static void Parser_ParseHOLD(void)
{
 80019dc:	b590      	push	{r4, r7, lr}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
	uint8_t Command, len, i;
	char *ParsePointer = strtok(NULL, ",");
 80019e2:	4927      	ldr	r1, [pc, #156]	; (8001a80 <Parser_ParseHOLD+0xa4>)
 80019e4:	2000      	movs	r0, #0
 80019e6:	f005 fbbb 	bl	8007160 <strtok>
 80019ea:	60b8      	str	r0, [r7, #8]

	len = strlen(ParsePointer);
 80019ec:	68b8      	ldr	r0, [r7, #8]
 80019ee:	f7fe fc01 	bl	80001f4 <strlen>
 80019f2:	4603      	mov	r3, r0
 80019f4:	71fb      	strb	r3, [r7, #7]

	if(len > 0)
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d032      	beq.n	8001a62 <Parser_ParseHOLD+0x86>
	{
		for(i = 0; ParsePointer[i] != 0; i++) //strok puts 0 when the string ends
 80019fc:	2300      	movs	r3, #0
 80019fe:	73bb      	strb	r3, [r7, #14]
 8001a00:	e01b      	b.n	8001a3a <Parser_ParseHOLD+0x5e>
		{
			if((ParsePointer[i] < '0' || ParsePointer[i] > '9') && ParsePointer[i] != '.')
 8001a02:	7bbb      	ldrb	r3, [r7, #14]
 8001a04:	68ba      	ldr	r2, [r7, #8]
 8001a06:	4413      	add	r3, r2
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	2b2f      	cmp	r3, #47	; 0x2f
 8001a0c:	d905      	bls.n	8001a1a <Parser_ParseHOLD+0x3e>
 8001a0e:	7bbb      	ldrb	r3, [r7, #14]
 8001a10:	68ba      	ldr	r2, [r7, #8]
 8001a12:	4413      	add	r3, r2
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b39      	cmp	r3, #57	; 0x39
 8001a18:	d90c      	bls.n	8001a34 <Parser_ParseHOLD+0x58>
 8001a1a:	7bbb      	ldrb	r3, [r7, #14]
 8001a1c:	68ba      	ldr	r2, [r7, #8]
 8001a1e:	4413      	add	r3, r2
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	2b2e      	cmp	r3, #46	; 0x2e
 8001a24:	d006      	beq.n	8001a34 <Parser_ParseHOLD+0x58>
			{
				UartLog("Wrong distance value. Type numerical value e.g. 1.0, 2.34\r\n");
 8001a26:	4817      	ldr	r0, [pc, #92]	; (8001a84 <Parser_ParseHOLD+0xa8>)
 8001a28:	f000 fefa 	bl	8002820 <UartLog>
				HC05_Command[0] = WRONG_DATA;
 8001a2c:	4b16      	ldr	r3, [pc, #88]	; (8001a88 <Parser_ParseHOLD+0xac>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	701a      	strb	r2, [r3, #0]
				return;
 8001a32:	e022      	b.n	8001a7a <Parser_ParseHOLD+0x9e>
		for(i = 0; ParsePointer[i] != 0; i++) //strok puts 0 when the string ends
 8001a34:	7bbb      	ldrb	r3, [r7, #14]
 8001a36:	3301      	adds	r3, #1
 8001a38:	73bb      	strb	r3, [r7, #14]
 8001a3a:	7bbb      	ldrb	r3, [r7, #14]
 8001a3c:	68ba      	ldr	r2, [r7, #8]
 8001a3e:	4413      	add	r3, r2
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d1dd      	bne.n	8001a02 <Parser_ParseHOLD+0x26>
			}
		}
		Command = HOLD_DISTANCE;
 8001a46:	2348      	movs	r3, #72	; 0x48
 8001a48:	73fb      	strb	r3, [r7, #15]
		*ptrHoldDistance_value = atof(ParsePointer);
 8001a4a:	68b8      	ldr	r0, [r7, #8]
 8001a4c:	f004 fc4c 	bl	80062e8 <atof>
 8001a50:	ec51 0b10 	vmov	r0, r1, d0
 8001a54:	4b0d      	ldr	r3, [pc, #52]	; (8001a8c <Parser_ParseHOLD+0xb0>)
 8001a56:	681c      	ldr	r4, [r3, #0]
 8001a58:	f7ff f8a0 	bl	8000b9c <__aeabi_d2f>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	6023      	str	r3, [r4, #0]
 8001a60:	e004      	b.n	8001a6c <Parser_ParseHOLD+0x90>
	}
	else
	{
		UartLog("Wrong distance value. Type numerical value e.g. 1.0, 2.34\r\n");
 8001a62:	4808      	ldr	r0, [pc, #32]	; (8001a84 <Parser_ParseHOLD+0xa8>)
 8001a64:	f000 fedc 	bl	8002820 <UartLog>
		Command = WRONG_DATA;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	73fb      	strb	r3, [r7, #15]
	}

	*ptrMotor_Action_Flag = true;
 8001a6c:	4b08      	ldr	r3, [pc, #32]	; (8001a90 <Parser_ParseHOLD+0xb4>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2201      	movs	r2, #1
 8001a72:	701a      	strb	r2, [r3, #0]
	HC05_Command[0] = Command;
 8001a74:	4a04      	ldr	r2, [pc, #16]	; (8001a88 <Parser_ParseHOLD+0xac>)
 8001a76:	7bfb      	ldrb	r3, [r7, #15]
 8001a78:	7013      	strb	r3, [r2, #0]
}
 8001a7a:	3714      	adds	r7, #20
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd90      	pop	{r4, r7, pc}
 8001a80:	08009008 	.word	0x08009008
 8001a84:	08009074 	.word	0x08009074
 8001a88:	20000234 	.word	0x20000234
 8001a8c:	20000000 	.word	0x20000000
 8001a90:	20000008 	.word	0x20000008

08001a94 <Parser_ParseENABLE>:

static void Parser_ParseENABLE(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
	uint8_t len;

	char *ParsePointer = strtok(NULL, ",");
 8001a9a:	491d      	ldr	r1, [pc, #116]	; (8001b10 <Parser_ParseENABLE+0x7c>)
 8001a9c:	2000      	movs	r0, #0
 8001a9e:	f005 fb5f 	bl	8007160 <strtok>
 8001aa2:	6078      	str	r0, [r7, #4]

	len = strlen(ParsePointer);
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f7fe fba5 	bl	80001f4 <strlen>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	70fb      	strb	r3, [r7, #3]

	if(len > 0)
 8001aae:	78fb      	ldrb	r3, [r7, #3]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d027      	beq.n	8001b04 <Parser_ParseENABLE+0x70>
	{
		if(ParsePointer[0] < '0' || ParsePointer[0] > '1')
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	2b2f      	cmp	r3, #47	; 0x2f
 8001aba:	d903      	bls.n	8001ac4 <Parser_ParseENABLE+0x30>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b31      	cmp	r3, #49	; 0x31
 8001ac2:	d903      	bls.n	8001acc <Parser_ParseENABLE+0x38>
		{
			UartLog("Wrong value. Type 1 to enable robot or 0 to disable.\r\n");
 8001ac4:	4813      	ldr	r0, [pc, #76]	; (8001b14 <Parser_ParseENABLE+0x80>)
 8001ac6:	f000 feab 	bl	8002820 <UartLog>
			return;
 8001aca:	e01e      	b.n	8001b0a <Parser_ParseENABLE+0x76>
		}

		if(ParsePointer[0] == '1')
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	2b31      	cmp	r3, #49	; 0x31
 8001ad2:	d109      	bne.n	8001ae8 <Parser_ParseENABLE+0x54>
		{
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	2120      	movs	r1, #32
 8001ad8:	480f      	ldr	r0, [pc, #60]	; (8001b18 <Parser_ParseENABLE+0x84>)
 8001ada:	f001 fab7 	bl	800304c <HAL_GPIO_WritePin>
			*ptrRobotEnable = true;
 8001ade:	4b0f      	ldr	r3, [pc, #60]	; (8001b1c <Parser_ParseENABLE+0x88>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	701a      	strb	r2, [r3, #0]
 8001ae6:	e010      	b.n	8001b0a <Parser_ParseENABLE+0x76>
		}
		else if(ParsePointer[0] == '0')
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b30      	cmp	r3, #48	; 0x30
 8001aee:	d10c      	bne.n	8001b0a <Parser_ParseENABLE+0x76>
		{
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001af0:	2200      	movs	r2, #0
 8001af2:	2120      	movs	r1, #32
 8001af4:	4808      	ldr	r0, [pc, #32]	; (8001b18 <Parser_ParseENABLE+0x84>)
 8001af6:	f001 faa9 	bl	800304c <HAL_GPIO_WritePin>
			*ptrRobotEnable = false;
 8001afa:	4b08      	ldr	r3, [pc, #32]	; (8001b1c <Parser_ParseENABLE+0x88>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2200      	movs	r2, #0
 8001b00:	701a      	strb	r2, [r3, #0]
 8001b02:	e002      	b.n	8001b0a <Parser_ParseENABLE+0x76>
		}
	}
	else
	{
		UartLog("Wrong value. Type 1 to enable robot or 0 to disable.\r\n");
 8001b04:	4803      	ldr	r0, [pc, #12]	; (8001b14 <Parser_ParseENABLE+0x80>)
 8001b06:	f000 fe8b 	bl	8002820 <UartLog>
	}
}
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	08009008 	.word	0x08009008
 8001b14:	080090b0 	.word	0x080090b0
 8001b18:	40020000 	.word	0x40020000
 8001b1c:	20000004 	.word	0x20000004

08001b20 <Parser_Parse>:

void Parser_Parse(uint8_t* DataToParse)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok((char*)DataToParse, "=");
 8001b28:	4917      	ldr	r1, [pc, #92]	; (8001b88 <Parser_Parse+0x68>)
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f005 fb18 	bl	8007160 <strtok>
 8001b30:	60f8      	str	r0, [r7, #12]


	  if(strcmp("MOVE", ParsePointer) == 0)
 8001b32:	68f9      	ldr	r1, [r7, #12]
 8001b34:	4815      	ldr	r0, [pc, #84]	; (8001b8c <Parser_Parse+0x6c>)
 8001b36:	f7fe fb53 	bl	80001e0 <strcmp>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d102      	bne.n	8001b46 <Parser_Parse+0x26>
	  {
		  Parser_ParseMOVE();
 8001b40:	f7ff fea2 	bl	8001888 <Parser_ParseMOVE>
	  }
	  else if(strcmp("ENABLE", (char*)DataToParse) == 0)
	  {
		  Parser_ParseENABLE();
	  }
}
 8001b44:	e01c      	b.n	8001b80 <Parser_Parse+0x60>
	  else if(strcmp("SPEED", ParsePointer) == 0)
 8001b46:	68f9      	ldr	r1, [r7, #12]
 8001b48:	4811      	ldr	r0, [pc, #68]	; (8001b90 <Parser_Parse+0x70>)
 8001b4a:	f7fe fb49 	bl	80001e0 <strcmp>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d102      	bne.n	8001b5a <Parser_Parse+0x3a>
		  Parser_ParseSPEED();
 8001b54:	f7ff fee2 	bl	800191c <Parser_ParseSPEED>
}
 8001b58:	e012      	b.n	8001b80 <Parser_Parse+0x60>
	  else if(strcmp("HOLD", (char*)DataToParse) == 0)
 8001b5a:	6879      	ldr	r1, [r7, #4]
 8001b5c:	480d      	ldr	r0, [pc, #52]	; (8001b94 <Parser_Parse+0x74>)
 8001b5e:	f7fe fb3f 	bl	80001e0 <strcmp>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d102      	bne.n	8001b6e <Parser_Parse+0x4e>
		  Parser_ParseHOLD();
 8001b68:	f7ff ff38 	bl	80019dc <Parser_ParseHOLD>
}
 8001b6c:	e008      	b.n	8001b80 <Parser_Parse+0x60>
	  else if(strcmp("ENABLE", (char*)DataToParse) == 0)
 8001b6e:	6879      	ldr	r1, [r7, #4]
 8001b70:	4809      	ldr	r0, [pc, #36]	; (8001b98 <Parser_Parse+0x78>)
 8001b72:	f7fe fb35 	bl	80001e0 <strcmp>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d101      	bne.n	8001b80 <Parser_Parse+0x60>
		  Parser_ParseENABLE();
 8001b7c:	f7ff ff8a 	bl	8001a94 <Parser_ParseENABLE>
}
 8001b80:	bf00      	nop
 8001b82:	3710      	adds	r7, #16
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	080090e8 	.word	0x080090e8
 8001b8c:	080090ec 	.word	0x080090ec
 8001b90:	080090f4 	.word	0x080090f4
 8001b94:	080090fc 	.word	0x080090fc
 8001b98:	08009104 	.word	0x08009104

08001b9c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b08a      	sub	sp, #40	; 0x28
 8001ba0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba2:	f107 0314 	add.w	r3, r7, #20
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	601a      	str	r2, [r3, #0]
 8001baa:	605a      	str	r2, [r3, #4]
 8001bac:	609a      	str	r2, [r3, #8]
 8001bae:	60da      	str	r2, [r3, #12]
 8001bb0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	613b      	str	r3, [r7, #16]
 8001bb6:	4b37      	ldr	r3, [pc, #220]	; (8001c94 <MX_GPIO_Init+0xf8>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	4a36      	ldr	r2, [pc, #216]	; (8001c94 <MX_GPIO_Init+0xf8>)
 8001bbc:	f043 0304 	orr.w	r3, r3, #4
 8001bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc2:	4b34      	ldr	r3, [pc, #208]	; (8001c94 <MX_GPIO_Init+0xf8>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc6:	f003 0304 	and.w	r3, r3, #4
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	4b30      	ldr	r3, [pc, #192]	; (8001c94 <MX_GPIO_Init+0xf8>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	4a2f      	ldr	r2, [pc, #188]	; (8001c94 <MX_GPIO_Init+0xf8>)
 8001bd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bde:	4b2d      	ldr	r3, [pc, #180]	; (8001c94 <MX_GPIO_Init+0xf8>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	60bb      	str	r3, [r7, #8]
 8001bee:	4b29      	ldr	r3, [pc, #164]	; (8001c94 <MX_GPIO_Init+0xf8>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf2:	4a28      	ldr	r2, [pc, #160]	; (8001c94 <MX_GPIO_Init+0xf8>)
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfa:	4b26      	ldr	r3, [pc, #152]	; (8001c94 <MX_GPIO_Init+0xf8>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	60bb      	str	r3, [r7, #8]
 8001c04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	607b      	str	r3, [r7, #4]
 8001c0a:	4b22      	ldr	r3, [pc, #136]	; (8001c94 <MX_GPIO_Init+0xf8>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0e:	4a21      	ldr	r2, [pc, #132]	; (8001c94 <MX_GPIO_Init+0xf8>)
 8001c10:	f043 0302 	orr.w	r3, r3, #2
 8001c14:	6313      	str	r3, [r2, #48]	; 0x30
 8001c16:	4b1f      	ldr	r3, [pc, #124]	; (8001c94 <MX_GPIO_Init+0xf8>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	607b      	str	r3, [r7, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001c22:	2200      	movs	r2, #0
 8001c24:	2120      	movs	r1, #32
 8001c26:	481c      	ldr	r0, [pc, #112]	; (8001c98 <MX_GPIO_Init+0xfc>)
 8001c28:	f001 fa10 	bl	800304c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RightMotor_FWD_Pin|RightMotor_BWD_Pin|LeftMotor_FWD_Pin|LeftMotor_BWD_Pin, GPIO_PIN_RESET);
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f246 0130 	movw	r1, #24624	; 0x6030
 8001c32:	481a      	ldr	r0, [pc, #104]	; (8001c9c <MX_GPIO_Init+0x100>)
 8001c34:	f001 fa0a 	bl	800304c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c42:	2300      	movs	r3, #0
 8001c44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c46:	f107 0314 	add.w	r3, r7, #20
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4814      	ldr	r0, [pc, #80]	; (8001ca0 <MX_GPIO_Init+0x104>)
 8001c4e:	f001 f861 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001c52:	2320      	movs	r3, #32
 8001c54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c56:	2301      	movs	r3, #1
 8001c58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001c62:	f107 0314 	add.w	r3, r7, #20
 8001c66:	4619      	mov	r1, r3
 8001c68:	480b      	ldr	r0, [pc, #44]	; (8001c98 <MX_GPIO_Init+0xfc>)
 8001c6a:	f001 f853 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RightMotor_FWD_Pin|RightMotor_BWD_Pin|LeftMotor_FWD_Pin|LeftMotor_BWD_Pin;
 8001c6e:	f246 0330 	movw	r3, #24624	; 0x6030
 8001c72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c74:	2301      	movs	r3, #1
 8001c76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c80:	f107 0314 	add.w	r3, r7, #20
 8001c84:	4619      	mov	r1, r3
 8001c86:	4805      	ldr	r0, [pc, #20]	; (8001c9c <MX_GPIO_Init+0x100>)
 8001c88:	f001 f844 	bl	8002d14 <HAL_GPIO_Init>

}
 8001c8c:	bf00      	nop
 8001c8e:	3728      	adds	r7, #40	; 0x28
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	40023800 	.word	0x40023800
 8001c98:	40020000 	.word	0x40020000
 8001c9c:	40020400 	.word	0x40020400
 8001ca0:	40020800 	.word	0x40020800

08001ca4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001caa:	f000 fdf9 	bl	80028a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cae:	f000 f87f 	bl	8001db0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cb2:	f7ff ff73 	bl	8001b9c <MX_GPIO_Init>
  MX_TIM2_Init();
 8001cb6:	f000 fb81 	bl	80023bc <MX_TIM2_Init>
  MX_TIM1_Init();
 8001cba:	f000 faab 	bl	8002214 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001cbe:	f000 fbc9 	bl	8002454 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001cc2:	f000 fd1b 	bl	80026fc <MX_USART1_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001cc6:	f000 f8dd 	bl	8001e84 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HCSR04p_Init(&HCSR04p_front, &HCSR04p_TRIGGER_TIMER, HCSR04p_TRIG_CHANNEL, &HCSR04p_ECHO_TIMER, HCSR04p_START_CHANNEL, HCSR04p_STOP_CHANNEL);
 8001cca:	2304      	movs	r3, #4
 8001ccc:	9301      	str	r3, [sp, #4]
 8001cce:	2300      	movs	r3, #0
 8001cd0:	9300      	str	r3, [sp, #0]
 8001cd2:	4b28      	ldr	r3, [pc, #160]	; (8001d74 <main+0xd0>)
 8001cd4:	2208      	movs	r2, #8
 8001cd6:	4927      	ldr	r1, [pc, #156]	; (8001d74 <main+0xd0>)
 8001cd8:	4827      	ldr	r0, [pc, #156]	; (8001d78 <main+0xd4>)
 8001cda:	f7ff fa0c 	bl	80010f6 <HCSR04p_Init>

  Button_Init(&BlueKey, B1_GPIO_Port, B1_Pin, 20);
 8001cde:	2314      	movs	r3, #20
 8001ce0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ce4:	4925      	ldr	r1, [pc, #148]	; (8001d7c <main+0xd8>)
 8001ce6:	4826      	ldr	r0, [pc, #152]	; (8001d80 <main+0xdc>)
 8001ce8:	f7ff f95c 	bl	8000fa4 <Button_Init>

  L298N_MotorInit(&LeftMotor, LeftMotor_FWD_GPIO_Port, LeftMotor_FWD_Pin, LeftMotor_BWD_GPIO_Port, LeftMotor_BWD_Pin);
 8001cec:	2320      	movs	r3, #32
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	4b24      	ldr	r3, [pc, #144]	; (8001d84 <main+0xe0>)
 8001cf2:	2210      	movs	r2, #16
 8001cf4:	4923      	ldr	r1, [pc, #140]	; (8001d84 <main+0xe0>)
 8001cf6:	4824      	ldr	r0, [pc, #144]	; (8001d88 <main+0xe4>)
 8001cf8:	f7ff fa7a 	bl	80011f0 <L298N_MotorInit>
  L298N_MotorInit(&RightMotor, RightMotor_FWD_GPIO_Port, RightMotor_FWD_Pin, RightMotor_BWD_GPIO_Port, RightMotor_BWD_Pin);
 8001cfc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	4b20      	ldr	r3, [pc, #128]	; (8001d84 <main+0xe0>)
 8001d04:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d08:	491e      	ldr	r1, [pc, #120]	; (8001d84 <main+0xe0>)
 8001d0a:	4820      	ldr	r0, [pc, #128]	; (8001d8c <main+0xe8>)
 8001d0c:	f7ff fa70 	bl	80011f0 <L298N_MotorInit>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); //Left motor speed
 8001d10:	2100      	movs	r1, #0
 8001d12:	481f      	ldr	r0, [pc, #124]	; (8001d90 <main+0xec>)
 8001d14:	f001 ff6a 	bl	8003bec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); //Right motor speed
 8001d18:	2104      	movs	r1, #4
 8001d1a:	481d      	ldr	r0, [pc, #116]	; (8001d90 <main+0xec>)
 8001d1c:	f001 ff66 	bl	8003bec <HAL_TIM_PWM_Start>

  Status_RX = HAL_UART_Receive_IT(&huart1, &RX_Temp, 1);
 8001d20:	2201      	movs	r2, #1
 8001d22:	491c      	ldr	r1, [pc, #112]	; (8001d94 <main+0xf0>)
 8001d24:	481c      	ldr	r0, [pc, #112]	; (8001d98 <main+0xf4>)
 8001d26:	f003 fb46 	bl	80053b6 <HAL_UART_Receive_IT>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	4b1b      	ldr	r3, [pc, #108]	; (8001d9c <main+0xf8>)
 8001d30:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  Button_Task(&BlueKey); //Check button state
 8001d32:	4813      	ldr	r0, [pc, #76]	; (8001d80 <main+0xdc>)
 8001d34:	f7ff f9c0 	bl	80010b8 <Button_Task>

	  if(RX_Lines > 0)
 8001d38:	4b19      	ldr	r3, [pc, #100]	; (8001da0 <main+0xfc>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d00c      	beq.n	8001d5a <main+0xb6>
	  {
		  Parser_TakeLine(&RX_Buffer, Recevied_Data);
 8001d40:	4918      	ldr	r1, [pc, #96]	; (8001da4 <main+0x100>)
 8001d42:	4819      	ldr	r0, [pc, #100]	; (8001da8 <main+0x104>)
 8001d44:	f7ff fd7a 	bl	800183c <Parser_TakeLine>
		  RX_Lines--;
 8001d48:	4b15      	ldr	r3, [pc, #84]	; (8001da0 <main+0xfc>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	3b01      	subs	r3, #1
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	4b13      	ldr	r3, [pc, #76]	; (8001da0 <main+0xfc>)
 8001d52:	701a      	strb	r2, [r3, #0]
		  Parser_Parse(Recevied_Data);
 8001d54:	4813      	ldr	r0, [pc, #76]	; (8001da4 <main+0x100>)
 8001d56:	f7ff fee3 	bl	8001b20 <Parser_Parse>
	  }
	  if(RobotEnable)
 8001d5a:	4b14      	ldr	r3, [pc, #80]	; (8001dac <main+0x108>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d002      	beq.n	8001d68 <main+0xc4>
	  {
		  Robot_Operation();
 8001d62:	f000 f8ff 	bl	8001f64 <Robot_Operation>
 8001d66:	e7e4      	b.n	8001d32 <main+0x8e>
	  }
	  else
	  {
		  Move_Stop(&LeftMotor, &RightMotor);
 8001d68:	4908      	ldr	r1, [pc, #32]	; (8001d8c <main+0xe8>)
 8001d6a:	4807      	ldr	r0, [pc, #28]	; (8001d88 <main+0xe4>)
 8001d6c:	f7ff fca4 	bl	80016b8 <Move_Stop>
	  Button_Task(&BlueKey); //Check button state
 8001d70:	e7df      	b.n	8001d32 <main+0x8e>
 8001d72:	bf00      	nop
 8001d74:	200002cc 	.word	0x200002cc
 8001d78:	20000200 	.word	0x20000200
 8001d7c:	40020800 	.word	0x40020800
 8001d80:	20000220 	.word	0x20000220
 8001d84:	40020400 	.word	0x40020400
 8001d88:	20000258 	.word	0x20000258
 8001d8c:	2000026c 	.word	0x2000026c
 8001d90:	2000035c 	.word	0x2000035c
 8001d94:	200002a4 	.word	0x200002a4
 8001d98:	200003a4 	.word	0x200003a4
 8001d9c:	20000254 	.word	0x20000254
 8001da0:	200002a5 	.word	0x200002a5
 8001da4:	200002a8 	.word	0x200002a8
 8001da8:	20000280 	.word	0x20000280
 8001dac:	2000021c 	.word	0x2000021c

08001db0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b094      	sub	sp, #80	; 0x50
 8001db4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001db6:	f107 0320 	add.w	r3, r7, #32
 8001dba:	2230      	movs	r2, #48	; 0x30
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f005 f9b3 	bl	800712a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dc4:	f107 030c 	add.w	r3, r7, #12
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]
 8001dd2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	60bb      	str	r3, [r7, #8]
 8001dd8:	4b28      	ldr	r3, [pc, #160]	; (8001e7c <SystemClock_Config+0xcc>)
 8001dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ddc:	4a27      	ldr	r2, [pc, #156]	; (8001e7c <SystemClock_Config+0xcc>)
 8001dde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001de2:	6413      	str	r3, [r2, #64]	; 0x40
 8001de4:	4b25      	ldr	r3, [pc, #148]	; (8001e7c <SystemClock_Config+0xcc>)
 8001de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001df0:	2300      	movs	r3, #0
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	4b22      	ldr	r3, [pc, #136]	; (8001e80 <SystemClock_Config+0xd0>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a21      	ldr	r2, [pc, #132]	; (8001e80 <SystemClock_Config+0xd0>)
 8001dfa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001dfe:	6013      	str	r3, [r2, #0]
 8001e00:	4b1f      	ldr	r3, [pc, #124]	; (8001e80 <SystemClock_Config+0xd0>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e08:	607b      	str	r3, [r7, #4]
 8001e0a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e10:	2301      	movs	r3, #1
 8001e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e14:	2310      	movs	r3, #16
 8001e16:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001e20:	2310      	movs	r3, #16
 8001e22:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001e24:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001e28:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001e2a:	2304      	movs	r3, #4
 8001e2c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e2e:	2304      	movs	r3, #4
 8001e30:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e32:	f107 0320 	add.w	r3, r7, #32
 8001e36:	4618      	mov	r0, r3
 8001e38:	f001 f93c 	bl	80030b4 <HAL_RCC_OscConfig>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001e42:	f000 f8a3 	bl	8001f8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e46:	230f      	movs	r3, #15
 8001e48:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e56:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e5c:	f107 030c 	add.w	r3, r7, #12
 8001e60:	2102      	movs	r1, #2
 8001e62:	4618      	mov	r0, r3
 8001e64:	f001 fb9e 	bl	80035a4 <HAL_RCC_ClockConfig>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001e6e:	f000 f88d 	bl	8001f8c <Error_Handler>
  }
}
 8001e72:	bf00      	nop
 8001e74:	3750      	adds	r7, #80	; 0x50
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40023800 	.word	0x40023800
 8001e80:	40007000 	.word	0x40007000

08001e84 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* TIM1_CC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001e88:	2200      	movs	r2, #0
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	201b      	movs	r0, #27
 8001e8e:	f000 fe78 	bl	8002b82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001e92:	201b      	movs	r0, #27
 8001e94:	f000 fe91 	bl	8002bba <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e98:	2200      	movs	r2, #0
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	2025      	movs	r0, #37	; 0x25
 8001e9e:	f000 fe70 	bl	8002b82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ea2:	2025      	movs	r0, #37	; 0x25
 8001ea4:	f000 fe89 	bl	8002bba <HAL_NVIC_EnableIRQ>
}
 8001ea8:	bf00      	nop
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
	if (htim == HCSR04p_front.htim_echo)
 8001eb4:	4b07      	ldr	r3, [pc, #28]	; (8001ed4 <HAL_TIM_IC_CaptureCallback+0x28>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	429a      	cmp	r2, r3
 8001ebc:	d106      	bne.n	8001ecc <HAL_TIM_IC_CaptureCallback+0x20>
	{
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	7f1b      	ldrb	r3, [r3, #28]
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d102      	bne.n	8001ecc <HAL_TIM_IC_CaptureCallback+0x20>
		{
			HCSR04p_InteruptHandler(&HCSR04p_front);
 8001ec6:	4803      	ldr	r0, [pc, #12]	; (8001ed4 <HAL_TIM_IC_CaptureCallback+0x28>)
 8001ec8:	f7ff f97a 	bl	80011c0 <HCSR04p_InteruptHandler>
		}
	}
}
 8001ecc:	bf00      	nop
 8001ece:	3708      	adds	r7, #8
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	20000200 	.word	0x20000200

08001ed8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a17      	ldr	r2, [pc, #92]	; (8001f44 <HAL_UART_RxCpltCallback+0x6c>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d127      	bne.n	8001f3a <HAL_UART_RxCpltCallback+0x62>
	{
		if(Status_RX != HAL_OK)
 8001eea:	4b17      	ldr	r3, [pc, #92]	; (8001f48 <HAL_UART_RxCpltCallback+0x70>)
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d003      	beq.n	8001efa <HAL_UART_RxCpltCallback+0x22>
		{
			UartLog("Error while receiving data\n\r");
 8001ef2:	4816      	ldr	r0, [pc, #88]	; (8001f4c <HAL_UART_RxCpltCallback+0x74>)
 8001ef4:	f000 fc94 	bl	8002820 <UartLog>
 8001ef8:	e016      	b.n	8001f28 <HAL_UART_RxCpltCallback+0x50>
		}
		else
		{
			//if(RobotEnable)
			//{
				if(RB_OK == RB_Write(&RX_Buffer, RX_Temp))
 8001efa:	4b15      	ldr	r3, [pc, #84]	; (8001f50 <HAL_UART_RxCpltCallback+0x78>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	4619      	mov	r1, r3
 8001f00:	4814      	ldr	r0, [pc, #80]	; (8001f54 <HAL_UART_RxCpltCallback+0x7c>)
 8001f02:	f7ff fc39 	bl	8001778 <RB_Write>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d10d      	bne.n	8001f28 <HAL_UART_RxCpltCallback+0x50>
				{
					HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001f0c:	2120      	movs	r1, #32
 8001f0e:	4812      	ldr	r0, [pc, #72]	; (8001f58 <HAL_UART_RxCpltCallback+0x80>)
 8001f10:	f001 f8b5 	bl	800307e <HAL_GPIO_TogglePin>
					//*ptrMotor_Action_Flag = true;

					if(RX_Temp == END_LINE)
 8001f14:	4b0e      	ldr	r3, [pc, #56]	; (8001f50 <HAL_UART_RxCpltCallback+0x78>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	2b0a      	cmp	r3, #10
 8001f1a:	d105      	bne.n	8001f28 <HAL_UART_RxCpltCallback+0x50>
					{
						RX_Lines++;
 8001f1c:	4b0f      	ldr	r3, [pc, #60]	; (8001f5c <HAL_UART_RxCpltCallback+0x84>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	3301      	adds	r3, #1
 8001f22:	b2da      	uxtb	r2, r3
 8001f24:	4b0d      	ldr	r3, [pc, #52]	; (8001f5c <HAL_UART_RxCpltCallback+0x84>)
 8001f26:	701a      	strb	r2, [r3, #0]
				}
			//}

		}

		Status_RX = HAL_UART_Receive_IT(&huart1, &RX_Temp, 1);
 8001f28:	2201      	movs	r2, #1
 8001f2a:	4909      	ldr	r1, [pc, #36]	; (8001f50 <HAL_UART_RxCpltCallback+0x78>)
 8001f2c:	480c      	ldr	r0, [pc, #48]	; (8001f60 <HAL_UART_RxCpltCallback+0x88>)
 8001f2e:	f003 fa42 	bl	80053b6 <HAL_UART_Receive_IT>
 8001f32:	4603      	mov	r3, r0
 8001f34:	461a      	mov	r2, r3
 8001f36:	4b04      	ldr	r3, [pc, #16]	; (8001f48 <HAL_UART_RxCpltCallback+0x70>)
 8001f38:	701a      	strb	r2, [r3, #0]
	}
}
 8001f3a:	bf00      	nop
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40011000 	.word	0x40011000
 8001f48:	20000254 	.word	0x20000254
 8001f4c:	0800910c 	.word	0x0800910c
 8001f50:	200002a4 	.word	0x200002a4
 8001f54:	20000280 	.word	0x20000280
 8001f58:	40020000 	.word	0x40020000
 8001f5c:	200002a5 	.word	0x200002a5
 8001f60:	200003a4 	.word	0x200003a4

08001f64 <Robot_Operation>:

void Robot_Operation()
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
//	{
//	  Parser_TakeLine(&RX_Buffer, Recevied_Data);
//	  RX_Lines--;
//	  Parser_Parse(Recevied_Data);
//	}
	HCSR04p_ReadFloat(&HCSR04p_front, &Distance_f);
 8001f68:	4904      	ldr	r1, [pc, #16]	; (8001f7c <Robot_Operation+0x18>)
 8001f6a:	4805      	ldr	r0, [pc, #20]	; (8001f80 <Robot_Operation+0x1c>)
 8001f6c:	f7ff f900 	bl	8001170 <HCSR04p_ReadFloat>
	L298N_MotorTask(&LeftMotor, &RightMotor);
 8001f70:	4904      	ldr	r1, [pc, #16]	; (8001f84 <Robot_Operation+0x20>)
 8001f72:	4805      	ldr	r0, [pc, #20]	; (8001f88 <Robot_Operation+0x24>)
 8001f74:	f7ff f959 	bl	800122a <L298N_MotorTask>
	//Hold_Distance(&Distance_f);
}
 8001f78:	bf00      	nop
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	200001fc 	.word	0x200001fc
 8001f80:	20000200 	.word	0x20000200
 8001f84:	2000026c 	.word	0x2000026c
 8001f88:	20000258 	.word	0x20000258

08001f8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f90:	b672      	cpsid	i
}
 8001f92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f94:	e7fe      	b.n	8001f94 <Error_Handler+0x8>
	...

08001f98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	607b      	str	r3, [r7, #4]
 8001fa2:	4b10      	ldr	r3, [pc, #64]	; (8001fe4 <HAL_MspInit+0x4c>)
 8001fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa6:	4a0f      	ldr	r2, [pc, #60]	; (8001fe4 <HAL_MspInit+0x4c>)
 8001fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fac:	6453      	str	r3, [r2, #68]	; 0x44
 8001fae:	4b0d      	ldr	r3, [pc, #52]	; (8001fe4 <HAL_MspInit+0x4c>)
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fb6:	607b      	str	r3, [r7, #4]
 8001fb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	603b      	str	r3, [r7, #0]
 8001fbe:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <HAL_MspInit+0x4c>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc2:	4a08      	ldr	r2, [pc, #32]	; (8001fe4 <HAL_MspInit+0x4c>)
 8001fc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fca:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <HAL_MspInit+0x4c>)
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fd2:	603b      	str	r3, [r7, #0]
 8001fd4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001fd6:	2007      	movs	r0, #7
 8001fd8:	f000 fdc8 	bl	8002b6c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fdc:	bf00      	nop
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40023800 	.word	0x40023800

08001fe8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fec:	e7fe      	b.n	8001fec <NMI_Handler+0x4>

08001fee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ff2:	e7fe      	b.n	8001ff2 <HardFault_Handler+0x4>

08001ff4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ff8:	e7fe      	b.n	8001ff8 <MemManage_Handler+0x4>

08001ffa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ffe:	e7fe      	b.n	8001ffe <BusFault_Handler+0x4>

08002000 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002004:	e7fe      	b.n	8002004 <UsageFault_Handler+0x4>

08002006 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002006:	b480      	push	{r7}
 8002008:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800200a:	bf00      	nop
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002018:	bf00      	nop
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr

08002022 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002022:	b480      	push	{r7}
 8002024:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002034:	f000 fc86 	bl	8002944 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002038:	bf00      	nop
 800203a:	bd80      	pop	{r7, pc}

0800203c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002040:	4802      	ldr	r0, [pc, #8]	; (800204c <TIM1_CC_IRQHandler+0x10>)
 8002042:	f002 f8c5 	bl	80041d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	200002cc 	.word	0x200002cc

08002050 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002054:	4802      	ldr	r0, [pc, #8]	; (8002060 <USART1_IRQHandler+0x10>)
 8002056:	f003 f9df 	bl	8005418 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	200003a4 	.word	0x200003a4

08002064 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  return 1;
 8002068:	2301      	movs	r3, #1
}
 800206a:	4618      	mov	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <_kill>:

int _kill(int pid, int sig)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800207e:	f005 f911 	bl	80072a4 <__errno>
 8002082:	4603      	mov	r3, r0
 8002084:	2216      	movs	r2, #22
 8002086:	601a      	str	r2, [r3, #0]
  return -1;
 8002088:	f04f 33ff 	mov.w	r3, #4294967295
}
 800208c:	4618      	mov	r0, r3
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <_exit>:

void _exit (int status)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800209c:	f04f 31ff 	mov.w	r1, #4294967295
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff ffe7 	bl	8002074 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020a6:	e7fe      	b.n	80020a6 <_exit+0x12>

080020a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]
 80020b8:	e00a      	b.n	80020d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020ba:	f3af 8000 	nop.w
 80020be:	4601      	mov	r1, r0
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	1c5a      	adds	r2, r3, #1
 80020c4:	60ba      	str	r2, [r7, #8]
 80020c6:	b2ca      	uxtb	r2, r1
 80020c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	3301      	adds	r3, #1
 80020ce:	617b      	str	r3, [r7, #20]
 80020d0:	697a      	ldr	r2, [r7, #20]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	dbf0      	blt.n	80020ba <_read+0x12>
  }

  return len;
 80020d8:	687b      	ldr	r3, [r7, #4]
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3718      	adds	r7, #24
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b086      	sub	sp, #24
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	60f8      	str	r0, [r7, #12]
 80020ea:	60b9      	str	r1, [r7, #8]
 80020ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ee:	2300      	movs	r3, #0
 80020f0:	617b      	str	r3, [r7, #20]
 80020f2:	e009      	b.n	8002108 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	1c5a      	adds	r2, r3, #1
 80020f8:	60ba      	str	r2, [r7, #8]
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	4618      	mov	r0, r3
 80020fe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	3301      	adds	r3, #1
 8002106:	617b      	str	r3, [r7, #20]
 8002108:	697a      	ldr	r2, [r7, #20]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	429a      	cmp	r2, r3
 800210e:	dbf1      	blt.n	80020f4 <_write+0x12>
  }
  return len;
 8002110:	687b      	ldr	r3, [r7, #4]
}
 8002112:	4618      	mov	r0, r3
 8002114:	3718      	adds	r7, #24
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <_close>:

int _close(int file)
{
 800211a:	b480      	push	{r7}
 800211c:	b083      	sub	sp, #12
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002122:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002126:	4618      	mov	r0, r3
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr

08002132 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002132:	b480      	push	{r7}
 8002134:	b083      	sub	sp, #12
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
 800213a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002142:	605a      	str	r2, [r3, #4]
  return 0;
 8002144:	2300      	movs	r3, #0
}
 8002146:	4618      	mov	r0, r3
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr

08002152 <_isatty>:

int _isatty(int file)
{
 8002152:	b480      	push	{r7}
 8002154:	b083      	sub	sp, #12
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800215a:	2301      	movs	r3, #1
}
 800215c:	4618      	mov	r0, r3
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002168:	b480      	push	{r7}
 800216a:	b085      	sub	sp, #20
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3714      	adds	r7, #20
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
	...

08002184 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800218c:	4a14      	ldr	r2, [pc, #80]	; (80021e0 <_sbrk+0x5c>)
 800218e:	4b15      	ldr	r3, [pc, #84]	; (80021e4 <_sbrk+0x60>)
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002198:	4b13      	ldr	r3, [pc, #76]	; (80021e8 <_sbrk+0x64>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d102      	bne.n	80021a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021a0:	4b11      	ldr	r3, [pc, #68]	; (80021e8 <_sbrk+0x64>)
 80021a2:	4a12      	ldr	r2, [pc, #72]	; (80021ec <_sbrk+0x68>)
 80021a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021a6:	4b10      	ldr	r3, [pc, #64]	; (80021e8 <_sbrk+0x64>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4413      	add	r3, r2
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d207      	bcs.n	80021c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021b4:	f005 f876 	bl	80072a4 <__errno>
 80021b8:	4603      	mov	r3, r0
 80021ba:	220c      	movs	r2, #12
 80021bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021be:	f04f 33ff 	mov.w	r3, #4294967295
 80021c2:	e009      	b.n	80021d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021c4:	4b08      	ldr	r3, [pc, #32]	; (80021e8 <_sbrk+0x64>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ca:	4b07      	ldr	r3, [pc, #28]	; (80021e8 <_sbrk+0x64>)
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4413      	add	r3, r2
 80021d2:	4a05      	ldr	r2, [pc, #20]	; (80021e8 <_sbrk+0x64>)
 80021d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021d6:	68fb      	ldr	r3, [r7, #12]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3718      	adds	r7, #24
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	20020000 	.word	0x20020000
 80021e4:	00000400 	.word	0x00000400
 80021e8:	200002c8 	.word	0x200002c8
 80021ec:	20000538 	.word	0x20000538

080021f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021f4:	4b06      	ldr	r3, [pc, #24]	; (8002210 <SystemInit+0x20>)
 80021f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021fa:	4a05      	ldr	r2, [pc, #20]	; (8002210 <SystemInit+0x20>)
 80021fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002200:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002204:	bf00      	nop
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	e000ed00 	.word	0xe000ed00

08002214 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b09a      	sub	sp, #104	; 0x68
 8002218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800221a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002228:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]
 8002230:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002232:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	605a      	str	r2, [r3, #4]
 800223c:	609a      	str	r2, [r3, #8]
 800223e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002240:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	611a      	str	r2, [r3, #16]
 8002250:	615a      	str	r2, [r3, #20]
 8002252:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002254:	1d3b      	adds	r3, r7, #4
 8002256:	2220      	movs	r2, #32
 8002258:	2100      	movs	r1, #0
 800225a:	4618      	mov	r0, r3
 800225c:	f004 ff65 	bl	800712a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002260:	4b54      	ldr	r3, [pc, #336]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 8002262:	4a55      	ldr	r2, [pc, #340]	; (80023b8 <MX_TIM1_Init+0x1a4>)
 8002264:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84;
 8002266:	4b53      	ldr	r3, [pc, #332]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 8002268:	2254      	movs	r2, #84	; 0x54
 800226a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800226c:	4b51      	ldr	r3, [pc, #324]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 800226e:	2200      	movs	r2, #0
 8002270:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002272:	4b50      	ldr	r3, [pc, #320]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 8002274:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002278:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800227a:	4b4e      	ldr	r3, [pc, #312]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 800227c:	2200      	movs	r2, #0
 800227e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002280:	4b4c      	ldr	r3, [pc, #304]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 8002282:	2200      	movs	r2, #0
 8002284:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002286:	4b4b      	ldr	r3, [pc, #300]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 8002288:	2200      	movs	r2, #0
 800228a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800228c:	4849      	ldr	r0, [pc, #292]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 800228e:	f001 fba9 	bl	80039e4 <HAL_TIM_Base_Init>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8002298:	f7ff fe78 	bl	8001f8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800229c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022a0:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80022a2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80022a6:	4619      	mov	r1, r3
 80022a8:	4842      	ldr	r0, [pc, #264]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 80022aa:	f002 f9f7 	bl	800469c <HAL_TIM_ConfigClockSource>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80022b4:	f7ff fe6a 	bl	8001f8c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80022b8:	483e      	ldr	r0, [pc, #248]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 80022ba:	f001 fd47 	bl	8003d4c <HAL_TIM_IC_Init>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 80022c4:	f7ff fe62 	bl	8001f8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80022c8:	483a      	ldr	r0, [pc, #232]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 80022ca:	f001 fc35 	bl	8003b38 <HAL_TIM_PWM_Init>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80022d4:	f7ff fe5a 	bl	8001f8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022d8:	2300      	movs	r3, #0
 80022da:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022dc:	2300      	movs	r3, #0
 80022de:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80022e0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80022e4:	4619      	mov	r1, r3
 80022e6:	4833      	ldr	r0, [pc, #204]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 80022e8:	f002 feb2 	bl	8005050 <HAL_TIMEx_MasterConfigSynchronization>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 80022f2:	f7ff fe4b 	bl	8001f8c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80022f6:	2300      	movs	r3, #0
 80022f8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80022fa:	2301      	movs	r3, #1
 80022fc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80022fe:	2300      	movs	r3, #0
 8002300:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigIC.ICFilter = 0;
 8002302:	2300      	movs	r3, #0
 8002304:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002306:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800230a:	2200      	movs	r2, #0
 800230c:	4619      	mov	r1, r3
 800230e:	4829      	ldr	r0, [pc, #164]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 8002310:	f002 f866 	bl	80043e0 <HAL_TIM_IC_ConfigChannel>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 800231a:	f7ff fe37 	bl	8001f8c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800231e:	2302      	movs	r3, #2
 8002320:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002322:	2302      	movs	r3, #2
 8002324:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002326:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800232a:	2204      	movs	r2, #4
 800232c:	4619      	mov	r1, r3
 800232e:	4821      	ldr	r0, [pc, #132]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 8002330:	f002 f856 	bl	80043e0 <HAL_TIM_IC_ConfigChannel>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800233a:	f7ff fe27 	bl	8001f8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800233e:	2360      	movs	r3, #96	; 0x60
 8002340:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 10;
 8002342:	230a      	movs	r3, #10
 8002344:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002346:	2300      	movs	r3, #0
 8002348:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800234a:	2300      	movs	r3, #0
 800234c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800234e:	2300      	movs	r3, #0
 8002350:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002352:	2300      	movs	r3, #0
 8002354:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002356:	2300      	movs	r3, #0
 8002358:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800235a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800235e:	2208      	movs	r2, #8
 8002360:	4619      	mov	r1, r3
 8002362:	4814      	ldr	r0, [pc, #80]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 8002364:	f002 f8d8 	bl	8004518 <HAL_TIM_PWM_ConfigChannel>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <MX_TIM1_Init+0x15e>
  {
    Error_Handler();
 800236e:	f7ff fe0d 	bl	8001f8c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002372:	2300      	movs	r3, #0
 8002374:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002376:	2300      	movs	r3, #0
 8002378:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800237a:	2300      	movs	r3, #0
 800237c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800237e:	2300      	movs	r3, #0
 8002380:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002382:	2300      	movs	r3, #0
 8002384:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002386:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800238a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800238c:	2300      	movs	r3, #0
 800238e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002390:	1d3b      	adds	r3, r7, #4
 8002392:	4619      	mov	r1, r3
 8002394:	4807      	ldr	r0, [pc, #28]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 8002396:	f002 fec9 	bl	800512c <HAL_TIMEx_ConfigBreakDeadTime>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <MX_TIM1_Init+0x190>
  {
    Error_Handler();
 80023a0:	f7ff fdf4 	bl	8001f8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80023a4:	4803      	ldr	r0, [pc, #12]	; (80023b4 <MX_TIM1_Init+0x1a0>)
 80023a6:	f000 f949 	bl	800263c <HAL_TIM_MspPostInit>

}
 80023aa:	bf00      	nop
 80023ac:	3768      	adds	r7, #104	; 0x68
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	200002cc 	.word	0x200002cc
 80023b8:	40010000 	.word	0x40010000

080023bc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023c2:	f107 0308 	add.w	r3, r7, #8
 80023c6:	2200      	movs	r2, #0
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	605a      	str	r2, [r3, #4]
 80023cc:	609a      	str	r2, [r3, #8]
 80023ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023d0:	463b      	mov	r3, r7
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023d8:	4b1d      	ldr	r3, [pc, #116]	; (8002450 <MX_TIM2_Init+0x94>)
 80023da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80023de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80023e0:	4b1b      	ldr	r3, [pc, #108]	; (8002450 <MX_TIM2_Init+0x94>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023e6:	4b1a      	ldr	r3, [pc, #104]	; (8002450 <MX_TIM2_Init+0x94>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80023ec:	4b18      	ldr	r3, [pc, #96]	; (8002450 <MX_TIM2_Init+0x94>)
 80023ee:	f04f 32ff 	mov.w	r2, #4294967295
 80023f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023f4:	4b16      	ldr	r3, [pc, #88]	; (8002450 <MX_TIM2_Init+0x94>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023fa:	4b15      	ldr	r3, [pc, #84]	; (8002450 <MX_TIM2_Init+0x94>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002400:	4813      	ldr	r0, [pc, #76]	; (8002450 <MX_TIM2_Init+0x94>)
 8002402:	f001 faef 	bl	80039e4 <HAL_TIM_Base_Init>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800240c:	f7ff fdbe 	bl	8001f8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002410:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002414:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002416:	f107 0308 	add.w	r3, r7, #8
 800241a:	4619      	mov	r1, r3
 800241c:	480c      	ldr	r0, [pc, #48]	; (8002450 <MX_TIM2_Init+0x94>)
 800241e:	f002 f93d 	bl	800469c <HAL_TIM_ConfigClockSource>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002428:	f7ff fdb0 	bl	8001f8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800242c:	2300      	movs	r3, #0
 800242e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002430:	2300      	movs	r3, #0
 8002432:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002434:	463b      	mov	r3, r7
 8002436:	4619      	mov	r1, r3
 8002438:	4805      	ldr	r0, [pc, #20]	; (8002450 <MX_TIM2_Init+0x94>)
 800243a:	f002 fe09 	bl	8005050 <HAL_TIMEx_MasterConfigSynchronization>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002444:	f7ff fda2 	bl	8001f8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002448:	bf00      	nop
 800244a:	3718      	adds	r7, #24
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	20000314 	.word	0x20000314

08002454 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b08e      	sub	sp, #56	; 0x38
 8002458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800245a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800245e:	2200      	movs	r2, #0
 8002460:	601a      	str	r2, [r3, #0]
 8002462:	605a      	str	r2, [r3, #4]
 8002464:	609a      	str	r2, [r3, #8]
 8002466:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002468:	f107 0320 	add.w	r3, r7, #32
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002472:	1d3b      	adds	r3, r7, #4
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]
 8002478:	605a      	str	r2, [r3, #4]
 800247a:	609a      	str	r2, [r3, #8]
 800247c:	60da      	str	r2, [r3, #12]
 800247e:	611a      	str	r2, [r3, #16]
 8002480:	615a      	str	r2, [r3, #20]
 8002482:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002484:	4b32      	ldr	r3, [pc, #200]	; (8002550 <MX_TIM3_Init+0xfc>)
 8002486:	4a33      	ldr	r2, [pc, #204]	; (8002554 <MX_TIM3_Init+0x100>)
 8002488:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41;
 800248a:	4b31      	ldr	r3, [pc, #196]	; (8002550 <MX_TIM3_Init+0xfc>)
 800248c:	2229      	movs	r2, #41	; 0x29
 800248e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002490:	4b2f      	ldr	r3, [pc, #188]	; (8002550 <MX_TIM3_Init+0xfc>)
 8002492:	2200      	movs	r2, #0
 8002494:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002496:	4b2e      	ldr	r3, [pc, #184]	; (8002550 <MX_TIM3_Init+0xfc>)
 8002498:	f240 32e7 	movw	r2, #999	; 0x3e7
 800249c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800249e:	4b2c      	ldr	r3, [pc, #176]	; (8002550 <MX_TIM3_Init+0xfc>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024a4:	4b2a      	ldr	r3, [pc, #168]	; (8002550 <MX_TIM3_Init+0xfc>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80024aa:	4829      	ldr	r0, [pc, #164]	; (8002550 <MX_TIM3_Init+0xfc>)
 80024ac:	f001 fa9a 	bl	80039e4 <HAL_TIM_Base_Init>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80024b6:	f7ff fd69 	bl	8001f8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024be:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80024c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024c4:	4619      	mov	r1, r3
 80024c6:	4822      	ldr	r0, [pc, #136]	; (8002550 <MX_TIM3_Init+0xfc>)
 80024c8:	f002 f8e8 	bl	800469c <HAL_TIM_ConfigClockSource>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80024d2:	f7ff fd5b 	bl	8001f8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80024d6:	481e      	ldr	r0, [pc, #120]	; (8002550 <MX_TIM3_Init+0xfc>)
 80024d8:	f001 fb2e 	bl	8003b38 <HAL_TIM_PWM_Init>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80024e2:	f7ff fd53 	bl	8001f8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e6:	2300      	movs	r3, #0
 80024e8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024ea:	2300      	movs	r3, #0
 80024ec:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80024ee:	f107 0320 	add.w	r3, r7, #32
 80024f2:	4619      	mov	r1, r3
 80024f4:	4816      	ldr	r0, [pc, #88]	; (8002550 <MX_TIM3_Init+0xfc>)
 80024f6:	f002 fdab 	bl	8005050 <HAL_TIMEx_MasterConfigSynchronization>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002500:	f7ff fd44 	bl	8001f8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002504:	2360      	movs	r3, #96	; 0x60
 8002506:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8002508:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800250c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800250e:	2300      	movs	r3, #0
 8002510:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002512:	2300      	movs	r3, #0
 8002514:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002516:	1d3b      	adds	r3, r7, #4
 8002518:	2200      	movs	r2, #0
 800251a:	4619      	mov	r1, r3
 800251c:	480c      	ldr	r0, [pc, #48]	; (8002550 <MX_TIM3_Init+0xfc>)
 800251e:	f001 fffb 	bl	8004518 <HAL_TIM_PWM_ConfigChannel>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002528:	f7ff fd30 	bl	8001f8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800252c:	1d3b      	adds	r3, r7, #4
 800252e:	2204      	movs	r2, #4
 8002530:	4619      	mov	r1, r3
 8002532:	4807      	ldr	r0, [pc, #28]	; (8002550 <MX_TIM3_Init+0xfc>)
 8002534:	f001 fff0 	bl	8004518 <HAL_TIM_PWM_ConfigChannel>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800253e:	f7ff fd25 	bl	8001f8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002542:	4803      	ldr	r0, [pc, #12]	; (8002550 <MX_TIM3_Init+0xfc>)
 8002544:	f000 f87a 	bl	800263c <HAL_TIM_MspPostInit>

}
 8002548:	bf00      	nop
 800254a:	3738      	adds	r7, #56	; 0x38
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	2000035c 	.word	0x2000035c
 8002554:	40000400 	.word	0x40000400

08002558 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b08c      	sub	sp, #48	; 0x30
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002560:	f107 031c 	add.w	r3, r7, #28
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	605a      	str	r2, [r3, #4]
 800256a:	609a      	str	r2, [r3, #8]
 800256c:	60da      	str	r2, [r3, #12]
 800256e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a2d      	ldr	r2, [pc, #180]	; (800262c <HAL_TIM_Base_MspInit+0xd4>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d12d      	bne.n	80025d6 <HAL_TIM_Base_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800257a:	2300      	movs	r3, #0
 800257c:	61bb      	str	r3, [r7, #24]
 800257e:	4b2c      	ldr	r3, [pc, #176]	; (8002630 <HAL_TIM_Base_MspInit+0xd8>)
 8002580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002582:	4a2b      	ldr	r2, [pc, #172]	; (8002630 <HAL_TIM_Base_MspInit+0xd8>)
 8002584:	f043 0301 	orr.w	r3, r3, #1
 8002588:	6453      	str	r3, [r2, #68]	; 0x44
 800258a:	4b29      	ldr	r3, [pc, #164]	; (8002630 <HAL_TIM_Base_MspInit+0xd8>)
 800258c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258e:	f003 0301 	and.w	r3, r3, #1
 8002592:	61bb      	str	r3, [r7, #24]
 8002594:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	617b      	str	r3, [r7, #20]
 800259a:	4b25      	ldr	r3, [pc, #148]	; (8002630 <HAL_TIM_Base_MspInit+0xd8>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259e:	4a24      	ldr	r2, [pc, #144]	; (8002630 <HAL_TIM_Base_MspInit+0xd8>)
 80025a0:	f043 0301 	orr.w	r3, r3, #1
 80025a4:	6313      	str	r3, [r2, #48]	; 0x30
 80025a6:	4b22      	ldr	r3, [pc, #136]	; (8002630 <HAL_TIM_Base_MspInit+0xd8>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	617b      	str	r3, [r7, #20]
 80025b0:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = HC_SR04p_ECHO_Pin;
 80025b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b8:	2302      	movs	r3, #2
 80025ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025bc:	2300      	movs	r3, #0
 80025be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c0:	2300      	movs	r3, #0
 80025c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80025c4:	2301      	movs	r3, #1
 80025c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(HC_SR04p_ECHO_GPIO_Port, &GPIO_InitStruct);
 80025c8:	f107 031c 	add.w	r3, r7, #28
 80025cc:	4619      	mov	r1, r3
 80025ce:	4819      	ldr	r0, [pc, #100]	; (8002634 <HAL_TIM_Base_MspInit+0xdc>)
 80025d0:	f000 fba0 	bl	8002d14 <HAL_GPIO_Init>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80025d4:	e026      	b.n	8002624 <HAL_TIM_Base_MspInit+0xcc>
  else if(tim_baseHandle->Instance==TIM2)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025de:	d10e      	bne.n	80025fe <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025e0:	2300      	movs	r3, #0
 80025e2:	613b      	str	r3, [r7, #16]
 80025e4:	4b12      	ldr	r3, [pc, #72]	; (8002630 <HAL_TIM_Base_MspInit+0xd8>)
 80025e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e8:	4a11      	ldr	r2, [pc, #68]	; (8002630 <HAL_TIM_Base_MspInit+0xd8>)
 80025ea:	f043 0301 	orr.w	r3, r3, #1
 80025ee:	6413      	str	r3, [r2, #64]	; 0x40
 80025f0:	4b0f      	ldr	r3, [pc, #60]	; (8002630 <HAL_TIM_Base_MspInit+0xd8>)
 80025f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	613b      	str	r3, [r7, #16]
 80025fa:	693b      	ldr	r3, [r7, #16]
}
 80025fc:	e012      	b.n	8002624 <HAL_TIM_Base_MspInit+0xcc>
  else if(tim_baseHandle->Instance==TIM3)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a0d      	ldr	r2, [pc, #52]	; (8002638 <HAL_TIM_Base_MspInit+0xe0>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d10d      	bne.n	8002624 <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002608:	2300      	movs	r3, #0
 800260a:	60fb      	str	r3, [r7, #12]
 800260c:	4b08      	ldr	r3, [pc, #32]	; (8002630 <HAL_TIM_Base_MspInit+0xd8>)
 800260e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002610:	4a07      	ldr	r2, [pc, #28]	; (8002630 <HAL_TIM_Base_MspInit+0xd8>)
 8002612:	f043 0302 	orr.w	r3, r3, #2
 8002616:	6413      	str	r3, [r2, #64]	; 0x40
 8002618:	4b05      	ldr	r3, [pc, #20]	; (8002630 <HAL_TIM_Base_MspInit+0xd8>)
 800261a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	60fb      	str	r3, [r7, #12]
 8002622:	68fb      	ldr	r3, [r7, #12]
}
 8002624:	bf00      	nop
 8002626:	3730      	adds	r7, #48	; 0x30
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40010000 	.word	0x40010000
 8002630:	40023800 	.word	0x40023800
 8002634:	40020000 	.word	0x40020000
 8002638:	40000400 	.word	0x40000400

0800263c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b08a      	sub	sp, #40	; 0x28
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002644:	f107 0314 	add.w	r3, r7, #20
 8002648:	2200      	movs	r2, #0
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	605a      	str	r2, [r3, #4]
 800264e:	609a      	str	r2, [r3, #8]
 8002650:	60da      	str	r2, [r3, #12]
 8002652:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a24      	ldr	r2, [pc, #144]	; (80026ec <HAL_TIM_MspPostInit+0xb0>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d11f      	bne.n	800269e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	613b      	str	r3, [r7, #16]
 8002662:	4b23      	ldr	r3, [pc, #140]	; (80026f0 <HAL_TIM_MspPostInit+0xb4>)
 8002664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002666:	4a22      	ldr	r2, [pc, #136]	; (80026f0 <HAL_TIM_MspPostInit+0xb4>)
 8002668:	f043 0301 	orr.w	r3, r3, #1
 800266c:	6313      	str	r3, [r2, #48]	; 0x30
 800266e:	4b20      	ldr	r3, [pc, #128]	; (80026f0 <HAL_TIM_MspPostInit+0xb4>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	613b      	str	r3, [r7, #16]
 8002678:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = HC_SR04p_TRIG_Pin;
 800267a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800267e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002680:	2302      	movs	r3, #2
 8002682:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002684:	2300      	movs	r3, #0
 8002686:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002688:	2300      	movs	r3, #0
 800268a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800268c:	2301      	movs	r3, #1
 800268e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(HC_SR04p_TRIG_GPIO_Port, &GPIO_InitStruct);
 8002690:	f107 0314 	add.w	r3, r7, #20
 8002694:	4619      	mov	r1, r3
 8002696:	4817      	ldr	r0, [pc, #92]	; (80026f4 <HAL_TIM_MspPostInit+0xb8>)
 8002698:	f000 fb3c 	bl	8002d14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800269c:	e022      	b.n	80026e4 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM3)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a15      	ldr	r2, [pc, #84]	; (80026f8 <HAL_TIM_MspPostInit+0xbc>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d11d      	bne.n	80026e4 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a8:	2300      	movs	r3, #0
 80026aa:	60fb      	str	r3, [r7, #12]
 80026ac:	4b10      	ldr	r3, [pc, #64]	; (80026f0 <HAL_TIM_MspPostInit+0xb4>)
 80026ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b0:	4a0f      	ldr	r2, [pc, #60]	; (80026f0 <HAL_TIM_MspPostInit+0xb4>)
 80026b2:	f043 0301 	orr.w	r3, r3, #1
 80026b6:	6313      	str	r3, [r2, #48]	; 0x30
 80026b8:	4b0d      	ldr	r3, [pc, #52]	; (80026f0 <HAL_TIM_MspPostInit+0xb4>)
 80026ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026bc:	f003 0301 	and.w	r3, r3, #1
 80026c0:	60fb      	str	r3, [r7, #12]
 80026c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RightMotor_PWM_Pin|LeftMotor_PWM_Pin;
 80026c4:	23c0      	movs	r3, #192	; 0xc0
 80026c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c8:	2302      	movs	r3, #2
 80026ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026cc:	2300      	movs	r3, #0
 80026ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d0:	2300      	movs	r3, #0
 80026d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80026d4:	2302      	movs	r3, #2
 80026d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d8:	f107 0314 	add.w	r3, r7, #20
 80026dc:	4619      	mov	r1, r3
 80026de:	4805      	ldr	r0, [pc, #20]	; (80026f4 <HAL_TIM_MspPostInit+0xb8>)
 80026e0:	f000 fb18 	bl	8002d14 <HAL_GPIO_Init>
}
 80026e4:	bf00      	nop
 80026e6:	3728      	adds	r7, #40	; 0x28
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	40010000 	.word	0x40010000
 80026f0:	40023800 	.word	0x40023800
 80026f4:	40020000 	.word	0x40020000
 80026f8:	40000400 	.word	0x40000400

080026fc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002700:	4b11      	ldr	r3, [pc, #68]	; (8002748 <MX_USART1_UART_Init+0x4c>)
 8002702:	4a12      	ldr	r2, [pc, #72]	; (800274c <MX_USART1_UART_Init+0x50>)
 8002704:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002706:	4b10      	ldr	r3, [pc, #64]	; (8002748 <MX_USART1_UART_Init+0x4c>)
 8002708:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800270c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800270e:	4b0e      	ldr	r3, [pc, #56]	; (8002748 <MX_USART1_UART_Init+0x4c>)
 8002710:	2200      	movs	r2, #0
 8002712:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002714:	4b0c      	ldr	r3, [pc, #48]	; (8002748 <MX_USART1_UART_Init+0x4c>)
 8002716:	2200      	movs	r2, #0
 8002718:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800271a:	4b0b      	ldr	r3, [pc, #44]	; (8002748 <MX_USART1_UART_Init+0x4c>)
 800271c:	2200      	movs	r2, #0
 800271e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002720:	4b09      	ldr	r3, [pc, #36]	; (8002748 <MX_USART1_UART_Init+0x4c>)
 8002722:	220c      	movs	r2, #12
 8002724:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002726:	4b08      	ldr	r3, [pc, #32]	; (8002748 <MX_USART1_UART_Init+0x4c>)
 8002728:	2200      	movs	r2, #0
 800272a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800272c:	4b06      	ldr	r3, [pc, #24]	; (8002748 <MX_USART1_UART_Init+0x4c>)
 800272e:	2200      	movs	r2, #0
 8002730:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002732:	4805      	ldr	r0, [pc, #20]	; (8002748 <MX_USART1_UART_Init+0x4c>)
 8002734:	f002 fd60 	bl	80051f8 <HAL_UART_Init>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800273e:	f7ff fc25 	bl	8001f8c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	200003a4 	.word	0x200003a4
 800274c:	40011000 	.word	0x40011000

08002750 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b08a      	sub	sp, #40	; 0x28
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002758:	f107 0314 	add.w	r3, r7, #20
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	605a      	str	r2, [r3, #4]
 8002762:	609a      	str	r2, [r3, #8]
 8002764:	60da      	str	r2, [r3, #12]
 8002766:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a28      	ldr	r2, [pc, #160]	; (8002810 <HAL_UART_MspInit+0xc0>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d14a      	bne.n	8002808 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002772:	2300      	movs	r3, #0
 8002774:	613b      	str	r3, [r7, #16]
 8002776:	4b27      	ldr	r3, [pc, #156]	; (8002814 <HAL_UART_MspInit+0xc4>)
 8002778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277a:	4a26      	ldr	r2, [pc, #152]	; (8002814 <HAL_UART_MspInit+0xc4>)
 800277c:	f043 0310 	orr.w	r3, r3, #16
 8002780:	6453      	str	r3, [r2, #68]	; 0x44
 8002782:	4b24      	ldr	r3, [pc, #144]	; (8002814 <HAL_UART_MspInit+0xc4>)
 8002784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002786:	f003 0310 	and.w	r3, r3, #16
 800278a:	613b      	str	r3, [r7, #16]
 800278c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	60fb      	str	r3, [r7, #12]
 8002792:	4b20      	ldr	r3, [pc, #128]	; (8002814 <HAL_UART_MspInit+0xc4>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002796:	4a1f      	ldr	r2, [pc, #124]	; (8002814 <HAL_UART_MspInit+0xc4>)
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	6313      	str	r3, [r2, #48]	; 0x30
 800279e:	4b1d      	ldr	r3, [pc, #116]	; (8002814 <HAL_UART_MspInit+0xc4>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027aa:	2300      	movs	r3, #0
 80027ac:	60bb      	str	r3, [r7, #8]
 80027ae:	4b19      	ldr	r3, [pc, #100]	; (8002814 <HAL_UART_MspInit+0xc4>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	4a18      	ldr	r2, [pc, #96]	; (8002814 <HAL_UART_MspInit+0xc4>)
 80027b4:	f043 0302 	orr.w	r3, r3, #2
 80027b8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ba:	4b16      	ldr	r3, [pc, #88]	; (8002814 <HAL_UART_MspInit+0xc4>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	60bb      	str	r3, [r7, #8]
 80027c4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = HC05_TX_Pin;
 80027c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027cc:	2302      	movs	r3, #2
 80027ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d0:	2300      	movs	r3, #0
 80027d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d4:	2303      	movs	r3, #3
 80027d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80027d8:	2307      	movs	r3, #7
 80027da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(HC05_TX_GPIO_Port, &GPIO_InitStruct);
 80027dc:	f107 0314 	add.w	r3, r7, #20
 80027e0:	4619      	mov	r1, r3
 80027e2:	480d      	ldr	r0, [pc, #52]	; (8002818 <HAL_UART_MspInit+0xc8>)
 80027e4:	f000 fa96 	bl	8002d14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HC05_RX_Pin;
 80027e8:	2380      	movs	r3, #128	; 0x80
 80027ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ec:	2302      	movs	r3, #2
 80027ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f0:	2300      	movs	r3, #0
 80027f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f4:	2303      	movs	r3, #3
 80027f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80027f8:	2307      	movs	r3, #7
 80027fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(HC05_RX_GPIO_Port, &GPIO_InitStruct);
 80027fc:	f107 0314 	add.w	r3, r7, #20
 8002800:	4619      	mov	r1, r3
 8002802:	4806      	ldr	r0, [pc, #24]	; (800281c <HAL_UART_MspInit+0xcc>)
 8002804:	f000 fa86 	bl	8002d14 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002808:	bf00      	nop
 800280a:	3728      	adds	r7, #40	; 0x28
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40011000 	.word	0x40011000
 8002814:	40023800 	.word	0x40023800
 8002818:	40020000 	.word	0x40020000
 800281c:	40020400 	.word	0x40020400

08002820 <UartLog>:
 *      Author: akun1
 */
#include "utils.h"

void UartLog(char* Message)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)Message, strlen(Message), 1000);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f7fd fce3 	bl	80001f4 <strlen>
 800282e:	4603      	mov	r3, r0
 8002830:	b29a      	uxth	r2, r3
 8002832:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	4803      	ldr	r0, [pc, #12]	; (8002848 <UartLog+0x28>)
 800283a:	f002 fd2a 	bl	8005292 <HAL_UART_Transmit>
}
 800283e:	bf00      	nop
 8002840:	3708      	adds	r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	200003a4 	.word	0x200003a4

0800284c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800284c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002884 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002850:	480d      	ldr	r0, [pc, #52]	; (8002888 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002852:	490e      	ldr	r1, [pc, #56]	; (800288c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002854:	4a0e      	ldr	r2, [pc, #56]	; (8002890 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002856:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002858:	e002      	b.n	8002860 <LoopCopyDataInit>

0800285a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800285a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800285c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800285e:	3304      	adds	r3, #4

08002860 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002860:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002862:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002864:	d3f9      	bcc.n	800285a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002866:	4a0b      	ldr	r2, [pc, #44]	; (8002894 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002868:	4c0b      	ldr	r4, [pc, #44]	; (8002898 <LoopFillZerobss+0x26>)
  movs r3, #0
 800286a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800286c:	e001      	b.n	8002872 <LoopFillZerobss>

0800286e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800286e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002870:	3204      	adds	r2, #4

08002872 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002872:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002874:	d3fb      	bcc.n	800286e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002876:	f7ff fcbb 	bl	80021f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800287a:	f004 fd19 	bl	80072b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800287e:	f7ff fa11 	bl	8001ca4 <main>
  bx  lr    
 8002882:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002884:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002888:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800288c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002890:	08009568 	.word	0x08009568
  ldr r2, =_sbss
 8002894:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002898:	20000538 	.word	0x20000538

0800289c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800289c:	e7fe      	b.n	800289c <ADC_IRQHandler>
	...

080028a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028a4:	4b0e      	ldr	r3, [pc, #56]	; (80028e0 <HAL_Init+0x40>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a0d      	ldr	r2, [pc, #52]	; (80028e0 <HAL_Init+0x40>)
 80028aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028b0:	4b0b      	ldr	r3, [pc, #44]	; (80028e0 <HAL_Init+0x40>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a0a      	ldr	r2, [pc, #40]	; (80028e0 <HAL_Init+0x40>)
 80028b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028bc:	4b08      	ldr	r3, [pc, #32]	; (80028e0 <HAL_Init+0x40>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a07      	ldr	r2, [pc, #28]	; (80028e0 <HAL_Init+0x40>)
 80028c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028c8:	2003      	movs	r0, #3
 80028ca:	f000 f94f 	bl	8002b6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028ce:	2000      	movs	r0, #0
 80028d0:	f000 f808 	bl	80028e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028d4:	f7ff fb60 	bl	8001f98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40023c00 	.word	0x40023c00

080028e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028ec:	4b12      	ldr	r3, [pc, #72]	; (8002938 <HAL_InitTick+0x54>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	4b12      	ldr	r3, [pc, #72]	; (800293c <HAL_InitTick+0x58>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	4619      	mov	r1, r3
 80028f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80028fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002902:	4618      	mov	r0, r3
 8002904:	f000 f967 	bl	8002bd6 <HAL_SYSTICK_Config>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e00e      	b.n	8002930 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2b0f      	cmp	r3, #15
 8002916:	d80a      	bhi.n	800292e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002918:	2200      	movs	r2, #0
 800291a:	6879      	ldr	r1, [r7, #4]
 800291c:	f04f 30ff 	mov.w	r0, #4294967295
 8002920:	f000 f92f 	bl	8002b82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002924:	4a06      	ldr	r2, [pc, #24]	; (8002940 <HAL_InitTick+0x5c>)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	e000      	b.n	8002930 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
}
 8002930:	4618      	mov	r0, r3
 8002932:	3708      	adds	r7, #8
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	2000000c 	.word	0x2000000c
 800293c:	20000014 	.word	0x20000014
 8002940:	20000010 	.word	0x20000010

08002944 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002948:	4b06      	ldr	r3, [pc, #24]	; (8002964 <HAL_IncTick+0x20>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	461a      	mov	r2, r3
 800294e:	4b06      	ldr	r3, [pc, #24]	; (8002968 <HAL_IncTick+0x24>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4413      	add	r3, r2
 8002954:	4a04      	ldr	r2, [pc, #16]	; (8002968 <HAL_IncTick+0x24>)
 8002956:	6013      	str	r3, [r2, #0]
}
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	20000014 	.word	0x20000014
 8002968:	200003e8 	.word	0x200003e8

0800296c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  return uwTick;
 8002970:	4b03      	ldr	r3, [pc, #12]	; (8002980 <HAL_GetTick+0x14>)
 8002972:	681b      	ldr	r3, [r3, #0]
}
 8002974:	4618      	mov	r0, r3
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	200003e8 	.word	0x200003e8

08002984 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800298c:	f7ff ffee 	bl	800296c <HAL_GetTick>
 8002990:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800299c:	d005      	beq.n	80029aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800299e:	4b0a      	ldr	r3, [pc, #40]	; (80029c8 <HAL_Delay+0x44>)
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	461a      	mov	r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	4413      	add	r3, r2
 80029a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029aa:	bf00      	nop
 80029ac:	f7ff ffde 	bl	800296c <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d8f7      	bhi.n	80029ac <HAL_Delay+0x28>
  {
  }
}
 80029bc:	bf00      	nop
 80029be:	bf00      	nop
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20000014 	.word	0x20000014

080029cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029dc:	4b0c      	ldr	r3, [pc, #48]	; (8002a10 <__NVIC_SetPriorityGrouping+0x44>)
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029e2:	68ba      	ldr	r2, [r7, #8]
 80029e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029e8:	4013      	ands	r3, r2
 80029ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029fe:	4a04      	ldr	r2, [pc, #16]	; (8002a10 <__NVIC_SetPriorityGrouping+0x44>)
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	60d3      	str	r3, [r2, #12]
}
 8002a04:	bf00      	nop
 8002a06:	3714      	adds	r7, #20
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	e000ed00 	.word	0xe000ed00

08002a14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a18:	4b04      	ldr	r3, [pc, #16]	; (8002a2c <__NVIC_GetPriorityGrouping+0x18>)
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	0a1b      	lsrs	r3, r3, #8
 8002a1e:	f003 0307 	and.w	r3, r3, #7
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	e000ed00 	.word	0xe000ed00

08002a30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	4603      	mov	r3, r0
 8002a38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	db0b      	blt.n	8002a5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a42:	79fb      	ldrb	r3, [r7, #7]
 8002a44:	f003 021f 	and.w	r2, r3, #31
 8002a48:	4907      	ldr	r1, [pc, #28]	; (8002a68 <__NVIC_EnableIRQ+0x38>)
 8002a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4e:	095b      	lsrs	r3, r3, #5
 8002a50:	2001      	movs	r0, #1
 8002a52:	fa00 f202 	lsl.w	r2, r0, r2
 8002a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a5a:	bf00      	nop
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	e000e100 	.word	0xe000e100

08002a6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4603      	mov	r3, r0
 8002a74:	6039      	str	r1, [r7, #0]
 8002a76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	db0a      	blt.n	8002a96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	b2da      	uxtb	r2, r3
 8002a84:	490c      	ldr	r1, [pc, #48]	; (8002ab8 <__NVIC_SetPriority+0x4c>)
 8002a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a8a:	0112      	lsls	r2, r2, #4
 8002a8c:	b2d2      	uxtb	r2, r2
 8002a8e:	440b      	add	r3, r1
 8002a90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a94:	e00a      	b.n	8002aac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	b2da      	uxtb	r2, r3
 8002a9a:	4908      	ldr	r1, [pc, #32]	; (8002abc <__NVIC_SetPriority+0x50>)
 8002a9c:	79fb      	ldrb	r3, [r7, #7]
 8002a9e:	f003 030f 	and.w	r3, r3, #15
 8002aa2:	3b04      	subs	r3, #4
 8002aa4:	0112      	lsls	r2, r2, #4
 8002aa6:	b2d2      	uxtb	r2, r2
 8002aa8:	440b      	add	r3, r1
 8002aaa:	761a      	strb	r2, [r3, #24]
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr
 8002ab8:	e000e100 	.word	0xe000e100
 8002abc:	e000ed00 	.word	0xe000ed00

08002ac0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b089      	sub	sp, #36	; 0x24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f003 0307 	and.w	r3, r3, #7
 8002ad2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	f1c3 0307 	rsb	r3, r3, #7
 8002ada:	2b04      	cmp	r3, #4
 8002adc:	bf28      	it	cs
 8002ade:	2304      	movcs	r3, #4
 8002ae0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	2b06      	cmp	r3, #6
 8002ae8:	d902      	bls.n	8002af0 <NVIC_EncodePriority+0x30>
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	3b03      	subs	r3, #3
 8002aee:	e000      	b.n	8002af2 <NVIC_EncodePriority+0x32>
 8002af0:	2300      	movs	r3, #0
 8002af2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002af4:	f04f 32ff 	mov.w	r2, #4294967295
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	fa02 f303 	lsl.w	r3, r2, r3
 8002afe:	43da      	mvns	r2, r3
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	401a      	ands	r2, r3
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b08:	f04f 31ff 	mov.w	r1, #4294967295
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b12:	43d9      	mvns	r1, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b18:	4313      	orrs	r3, r2
         );
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3724      	adds	r7, #36	; 0x24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr
	...

08002b28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3b01      	subs	r3, #1
 8002b34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b38:	d301      	bcc.n	8002b3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e00f      	b.n	8002b5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b3e:	4a0a      	ldr	r2, [pc, #40]	; (8002b68 <SysTick_Config+0x40>)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	3b01      	subs	r3, #1
 8002b44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b46:	210f      	movs	r1, #15
 8002b48:	f04f 30ff 	mov.w	r0, #4294967295
 8002b4c:	f7ff ff8e 	bl	8002a6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b50:	4b05      	ldr	r3, [pc, #20]	; (8002b68 <SysTick_Config+0x40>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b56:	4b04      	ldr	r3, [pc, #16]	; (8002b68 <SysTick_Config+0x40>)
 8002b58:	2207      	movs	r2, #7
 8002b5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	e000e010 	.word	0xe000e010

08002b6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f7ff ff29 	bl	80029cc <__NVIC_SetPriorityGrouping>
}
 8002b7a:	bf00      	nop
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b086      	sub	sp, #24
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	4603      	mov	r3, r0
 8002b8a:	60b9      	str	r1, [r7, #8]
 8002b8c:	607a      	str	r2, [r7, #4]
 8002b8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b90:	2300      	movs	r3, #0
 8002b92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b94:	f7ff ff3e 	bl	8002a14 <__NVIC_GetPriorityGrouping>
 8002b98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	68b9      	ldr	r1, [r7, #8]
 8002b9e:	6978      	ldr	r0, [r7, #20]
 8002ba0:	f7ff ff8e 	bl	8002ac0 <NVIC_EncodePriority>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002baa:	4611      	mov	r1, r2
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7ff ff5d 	bl	8002a6c <__NVIC_SetPriority>
}
 8002bb2:	bf00      	nop
 8002bb4:	3718      	adds	r7, #24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bba:	b580      	push	{r7, lr}
 8002bbc:	b082      	sub	sp, #8
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff ff31 	bl	8002a30 <__NVIC_EnableIRQ>
}
 8002bce:	bf00      	nop
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b082      	sub	sp, #8
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f7ff ffa2 	bl	8002b28 <SysTick_Config>
 8002be4:	4603      	mov	r3, r0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b084      	sub	sp, #16
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bfa:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002bfc:	f7ff feb6 	bl	800296c <HAL_GetTick>
 8002c00:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d008      	beq.n	8002c20 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2280      	movs	r2, #128	; 0x80
 8002c12:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e052      	b.n	8002cc6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f022 0216 	bic.w	r2, r2, #22
 8002c2e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	695a      	ldr	r2, [r3, #20]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c3e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d103      	bne.n	8002c50 <HAL_DMA_Abort+0x62>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d007      	beq.n	8002c60 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f022 0208 	bic.w	r2, r2, #8
 8002c5e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f022 0201 	bic.w	r2, r2, #1
 8002c6e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c70:	e013      	b.n	8002c9a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c72:	f7ff fe7b 	bl	800296c <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b05      	cmp	r3, #5
 8002c7e:	d90c      	bls.n	8002c9a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2220      	movs	r2, #32
 8002c84:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2203      	movs	r2, #3
 8002c8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e015      	b.n	8002cc6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0301 	and.w	r3, r3, #1
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d1e4      	bne.n	8002c72 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cac:	223f      	movs	r2, #63	; 0x3f
 8002cae:	409a      	lsls	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002cce:	b480      	push	{r7}
 8002cd0:	b083      	sub	sp, #12
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d004      	beq.n	8002cec <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2280      	movs	r2, #128	; 0x80
 8002ce6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e00c      	b.n	8002d06 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2205      	movs	r2, #5
 8002cf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 0201 	bic.w	r2, r2, #1
 8002d02:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
	...

08002d14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b089      	sub	sp, #36	; 0x24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d22:	2300      	movs	r3, #0
 8002d24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d26:	2300      	movs	r3, #0
 8002d28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	61fb      	str	r3, [r7, #28]
 8002d2e:	e159      	b.n	8002fe4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d30:	2201      	movs	r2, #1
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	697a      	ldr	r2, [r7, #20]
 8002d40:	4013      	ands	r3, r2
 8002d42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	f040 8148 	bne.w	8002fde <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f003 0303 	and.w	r3, r3, #3
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d005      	beq.n	8002d66 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d130      	bne.n	8002dc8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	2203      	movs	r2, #3
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	43db      	mvns	r3, r3
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	68da      	ldr	r2, [r3, #12]
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	69ba      	ldr	r2, [r7, #24]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	43db      	mvns	r3, r3
 8002da6:	69ba      	ldr	r2, [r7, #24]
 8002da8:	4013      	ands	r3, r2
 8002daa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	091b      	lsrs	r3, r3, #4
 8002db2:	f003 0201 	and.w	r2, r3, #1
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f003 0303 	and.w	r3, r3, #3
 8002dd0:	2b03      	cmp	r3, #3
 8002dd2:	d017      	beq.n	8002e04 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	005b      	lsls	r3, r3, #1
 8002dde:	2203      	movs	r2, #3
 8002de0:	fa02 f303 	lsl.w	r3, r2, r3
 8002de4:	43db      	mvns	r3, r3
 8002de6:	69ba      	ldr	r2, [r7, #24]
 8002de8:	4013      	ands	r3, r2
 8002dea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	689a      	ldr	r2, [r3, #8]
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	fa02 f303 	lsl.w	r3, r2, r3
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f003 0303 	and.w	r3, r3, #3
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d123      	bne.n	8002e58 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	08da      	lsrs	r2, r3, #3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	3208      	adds	r2, #8
 8002e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	f003 0307 	and.w	r3, r3, #7
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	220f      	movs	r2, #15
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	69ba      	ldr	r2, [r7, #24]
 8002e30:	4013      	ands	r3, r2
 8002e32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	691a      	ldr	r2, [r3, #16]
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	f003 0307 	and.w	r3, r3, #7
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	08da      	lsrs	r2, r3, #3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	3208      	adds	r2, #8
 8002e52:	69b9      	ldr	r1, [r7, #24]
 8002e54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	2203      	movs	r2, #3
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	43db      	mvns	r3, r3
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f003 0203 	and.w	r2, r3, #3
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 80a2 	beq.w	8002fde <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60fb      	str	r3, [r7, #12]
 8002e9e:	4b57      	ldr	r3, [pc, #348]	; (8002ffc <HAL_GPIO_Init+0x2e8>)
 8002ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea2:	4a56      	ldr	r2, [pc, #344]	; (8002ffc <HAL_GPIO_Init+0x2e8>)
 8002ea4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ea8:	6453      	str	r3, [r2, #68]	; 0x44
 8002eaa:	4b54      	ldr	r3, [pc, #336]	; (8002ffc <HAL_GPIO_Init+0x2e8>)
 8002eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eb2:	60fb      	str	r3, [r7, #12]
 8002eb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002eb6:	4a52      	ldr	r2, [pc, #328]	; (8003000 <HAL_GPIO_Init+0x2ec>)
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	089b      	lsrs	r3, r3, #2
 8002ebc:	3302      	adds	r3, #2
 8002ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	220f      	movs	r2, #15
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43db      	mvns	r3, r3
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a49      	ldr	r2, [pc, #292]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d019      	beq.n	8002f16 <HAL_GPIO_Init+0x202>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a48      	ldr	r2, [pc, #288]	; (8003008 <HAL_GPIO_Init+0x2f4>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d013      	beq.n	8002f12 <HAL_GPIO_Init+0x1fe>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a47      	ldr	r2, [pc, #284]	; (800300c <HAL_GPIO_Init+0x2f8>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d00d      	beq.n	8002f0e <HAL_GPIO_Init+0x1fa>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a46      	ldr	r2, [pc, #280]	; (8003010 <HAL_GPIO_Init+0x2fc>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d007      	beq.n	8002f0a <HAL_GPIO_Init+0x1f6>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a45      	ldr	r2, [pc, #276]	; (8003014 <HAL_GPIO_Init+0x300>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d101      	bne.n	8002f06 <HAL_GPIO_Init+0x1f2>
 8002f02:	2304      	movs	r3, #4
 8002f04:	e008      	b.n	8002f18 <HAL_GPIO_Init+0x204>
 8002f06:	2307      	movs	r3, #7
 8002f08:	e006      	b.n	8002f18 <HAL_GPIO_Init+0x204>
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e004      	b.n	8002f18 <HAL_GPIO_Init+0x204>
 8002f0e:	2302      	movs	r3, #2
 8002f10:	e002      	b.n	8002f18 <HAL_GPIO_Init+0x204>
 8002f12:	2301      	movs	r3, #1
 8002f14:	e000      	b.n	8002f18 <HAL_GPIO_Init+0x204>
 8002f16:	2300      	movs	r3, #0
 8002f18:	69fa      	ldr	r2, [r7, #28]
 8002f1a:	f002 0203 	and.w	r2, r2, #3
 8002f1e:	0092      	lsls	r2, r2, #2
 8002f20:	4093      	lsls	r3, r2
 8002f22:	69ba      	ldr	r2, [r7, #24]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f28:	4935      	ldr	r1, [pc, #212]	; (8003000 <HAL_GPIO_Init+0x2ec>)
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	089b      	lsrs	r3, r3, #2
 8002f2e:	3302      	adds	r3, #2
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f36:	4b38      	ldr	r3, [pc, #224]	; (8003018 <HAL_GPIO_Init+0x304>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	43db      	mvns	r3, r3
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	4013      	ands	r3, r2
 8002f44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d003      	beq.n	8002f5a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f5a:	4a2f      	ldr	r2, [pc, #188]	; (8003018 <HAL_GPIO_Init+0x304>)
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f60:	4b2d      	ldr	r3, [pc, #180]	; (8003018 <HAL_GPIO_Init+0x304>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	43db      	mvns	r3, r3
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d003      	beq.n	8002f84 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f84:	4a24      	ldr	r2, [pc, #144]	; (8003018 <HAL_GPIO_Init+0x304>)
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f8a:	4b23      	ldr	r3, [pc, #140]	; (8003018 <HAL_GPIO_Init+0x304>)
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	43db      	mvns	r3, r3
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	4013      	ands	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d003      	beq.n	8002fae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fae:	4a1a      	ldr	r2, [pc, #104]	; (8003018 <HAL_GPIO_Init+0x304>)
 8002fb0:	69bb      	ldr	r3, [r7, #24]
 8002fb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fb4:	4b18      	ldr	r3, [pc, #96]	; (8003018 <HAL_GPIO_Init+0x304>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d003      	beq.n	8002fd8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fd8:	4a0f      	ldr	r2, [pc, #60]	; (8003018 <HAL_GPIO_Init+0x304>)
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	61fb      	str	r3, [r7, #28]
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	2b0f      	cmp	r3, #15
 8002fe8:	f67f aea2 	bls.w	8002d30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fec:	bf00      	nop
 8002fee:	bf00      	nop
 8002ff0:	3724      	adds	r7, #36	; 0x24
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	40023800 	.word	0x40023800
 8003000:	40013800 	.word	0x40013800
 8003004:	40020000 	.word	0x40020000
 8003008:	40020400 	.word	0x40020400
 800300c:	40020800 	.word	0x40020800
 8003010:	40020c00 	.word	0x40020c00
 8003014:	40021000 	.word	0x40021000
 8003018:	40013c00 	.word	0x40013c00

0800301c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	460b      	mov	r3, r1
 8003026:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	691a      	ldr	r2, [r3, #16]
 800302c:	887b      	ldrh	r3, [r7, #2]
 800302e:	4013      	ands	r3, r2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d002      	beq.n	800303a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003034:	2301      	movs	r3, #1
 8003036:	73fb      	strb	r3, [r7, #15]
 8003038:	e001      	b.n	800303e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800303a:	2300      	movs	r3, #0
 800303c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800303e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003040:	4618      	mov	r0, r3
 8003042:	3714      	adds	r7, #20
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	807b      	strh	r3, [r7, #2]
 8003058:	4613      	mov	r3, r2
 800305a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800305c:	787b      	ldrb	r3, [r7, #1]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003062:	887a      	ldrh	r2, [r7, #2]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003068:	e003      	b.n	8003072 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800306a:	887b      	ldrh	r3, [r7, #2]
 800306c:	041a      	lsls	r2, r3, #16
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	619a      	str	r2, [r3, #24]
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr

0800307e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800307e:	b480      	push	{r7}
 8003080:	b085      	sub	sp, #20
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
 8003086:	460b      	mov	r3, r1
 8003088:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003090:	887a      	ldrh	r2, [r7, #2]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	4013      	ands	r3, r2
 8003096:	041a      	lsls	r2, r3, #16
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	43d9      	mvns	r1, r3
 800309c:	887b      	ldrh	r3, [r7, #2]
 800309e:	400b      	ands	r3, r1
 80030a0:	431a      	orrs	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	619a      	str	r2, [r3, #24]
}
 80030a6:	bf00      	nop
 80030a8:	3714      	adds	r7, #20
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
	...

080030b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d101      	bne.n	80030c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e267      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d075      	beq.n	80031be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030d2:	4b88      	ldr	r3, [pc, #544]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f003 030c 	and.w	r3, r3, #12
 80030da:	2b04      	cmp	r3, #4
 80030dc:	d00c      	beq.n	80030f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030de:	4b85      	ldr	r3, [pc, #532]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030e6:	2b08      	cmp	r3, #8
 80030e8:	d112      	bne.n	8003110 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030ea:	4b82      	ldr	r3, [pc, #520]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030f6:	d10b      	bne.n	8003110 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030f8:	4b7e      	ldr	r3, [pc, #504]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d05b      	beq.n	80031bc <HAL_RCC_OscConfig+0x108>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d157      	bne.n	80031bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e242      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003118:	d106      	bne.n	8003128 <HAL_RCC_OscConfig+0x74>
 800311a:	4b76      	ldr	r3, [pc, #472]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a75      	ldr	r2, [pc, #468]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 8003120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003124:	6013      	str	r3, [r2, #0]
 8003126:	e01d      	b.n	8003164 <HAL_RCC_OscConfig+0xb0>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003130:	d10c      	bne.n	800314c <HAL_RCC_OscConfig+0x98>
 8003132:	4b70      	ldr	r3, [pc, #448]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a6f      	ldr	r2, [pc, #444]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 8003138:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800313c:	6013      	str	r3, [r2, #0]
 800313e:	4b6d      	ldr	r3, [pc, #436]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a6c      	ldr	r2, [pc, #432]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 8003144:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003148:	6013      	str	r3, [r2, #0]
 800314a:	e00b      	b.n	8003164 <HAL_RCC_OscConfig+0xb0>
 800314c:	4b69      	ldr	r3, [pc, #420]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a68      	ldr	r2, [pc, #416]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 8003152:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003156:	6013      	str	r3, [r2, #0]
 8003158:	4b66      	ldr	r3, [pc, #408]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a65      	ldr	r2, [pc, #404]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 800315e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003162:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d013      	beq.n	8003194 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800316c:	f7ff fbfe 	bl	800296c <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003172:	e008      	b.n	8003186 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003174:	f7ff fbfa 	bl	800296c <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b64      	cmp	r3, #100	; 0x64
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e207      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003186:	4b5b      	ldr	r3, [pc, #364]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d0f0      	beq.n	8003174 <HAL_RCC_OscConfig+0xc0>
 8003192:	e014      	b.n	80031be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003194:	f7ff fbea 	bl	800296c <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800319a:	e008      	b.n	80031ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800319c:	f7ff fbe6 	bl	800296c <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b64      	cmp	r3, #100	; 0x64
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e1f3      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ae:	4b51      	ldr	r3, [pc, #324]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d1f0      	bne.n	800319c <HAL_RCC_OscConfig+0xe8>
 80031ba:	e000      	b.n	80031be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d063      	beq.n	8003292 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031ca:	4b4a      	ldr	r3, [pc, #296]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f003 030c 	and.w	r3, r3, #12
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d00b      	beq.n	80031ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031d6:	4b47      	ldr	r3, [pc, #284]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031de:	2b08      	cmp	r3, #8
 80031e0:	d11c      	bne.n	800321c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031e2:	4b44      	ldr	r3, [pc, #272]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d116      	bne.n	800321c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ee:	4b41      	ldr	r3, [pc, #260]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d005      	beq.n	8003206 <HAL_RCC_OscConfig+0x152>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d001      	beq.n	8003206 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e1c7      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003206:	4b3b      	ldr	r3, [pc, #236]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	00db      	lsls	r3, r3, #3
 8003214:	4937      	ldr	r1, [pc, #220]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 8003216:	4313      	orrs	r3, r2
 8003218:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800321a:	e03a      	b.n	8003292 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d020      	beq.n	8003266 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003224:	4b34      	ldr	r3, [pc, #208]	; (80032f8 <HAL_RCC_OscConfig+0x244>)
 8003226:	2201      	movs	r2, #1
 8003228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800322a:	f7ff fb9f 	bl	800296c <HAL_GetTick>
 800322e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003230:	e008      	b.n	8003244 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003232:	f7ff fb9b 	bl	800296c <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d901      	bls.n	8003244 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e1a8      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003244:	4b2b      	ldr	r3, [pc, #172]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d0f0      	beq.n	8003232 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003250:	4b28      	ldr	r3, [pc, #160]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	691b      	ldr	r3, [r3, #16]
 800325c:	00db      	lsls	r3, r3, #3
 800325e:	4925      	ldr	r1, [pc, #148]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 8003260:	4313      	orrs	r3, r2
 8003262:	600b      	str	r3, [r1, #0]
 8003264:	e015      	b.n	8003292 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003266:	4b24      	ldr	r3, [pc, #144]	; (80032f8 <HAL_RCC_OscConfig+0x244>)
 8003268:	2200      	movs	r2, #0
 800326a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800326c:	f7ff fb7e 	bl	800296c <HAL_GetTick>
 8003270:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003272:	e008      	b.n	8003286 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003274:	f7ff fb7a 	bl	800296c <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	2b02      	cmp	r3, #2
 8003280:	d901      	bls.n	8003286 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e187      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003286:	4b1b      	ldr	r3, [pc, #108]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1f0      	bne.n	8003274 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0308 	and.w	r3, r3, #8
 800329a:	2b00      	cmp	r3, #0
 800329c:	d036      	beq.n	800330c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d016      	beq.n	80032d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032a6:	4b15      	ldr	r3, [pc, #84]	; (80032fc <HAL_RCC_OscConfig+0x248>)
 80032a8:	2201      	movs	r2, #1
 80032aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ac:	f7ff fb5e 	bl	800296c <HAL_GetTick>
 80032b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032b2:	e008      	b.n	80032c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032b4:	f7ff fb5a 	bl	800296c <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e167      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032c6:	4b0b      	ldr	r3, [pc, #44]	; (80032f4 <HAL_RCC_OscConfig+0x240>)
 80032c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d0f0      	beq.n	80032b4 <HAL_RCC_OscConfig+0x200>
 80032d2:	e01b      	b.n	800330c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032d4:	4b09      	ldr	r3, [pc, #36]	; (80032fc <HAL_RCC_OscConfig+0x248>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032da:	f7ff fb47 	bl	800296c <HAL_GetTick>
 80032de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032e0:	e00e      	b.n	8003300 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032e2:	f7ff fb43 	bl	800296c <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d907      	bls.n	8003300 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e150      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
 80032f4:	40023800 	.word	0x40023800
 80032f8:	42470000 	.word	0x42470000
 80032fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003300:	4b88      	ldr	r3, [pc, #544]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 8003302:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003304:	f003 0302 	and.w	r3, r3, #2
 8003308:	2b00      	cmp	r3, #0
 800330a:	d1ea      	bne.n	80032e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0304 	and.w	r3, r3, #4
 8003314:	2b00      	cmp	r3, #0
 8003316:	f000 8097 	beq.w	8003448 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800331a:	2300      	movs	r3, #0
 800331c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800331e:	4b81      	ldr	r3, [pc, #516]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 8003320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d10f      	bne.n	800334a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800332a:	2300      	movs	r3, #0
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	4b7d      	ldr	r3, [pc, #500]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	4a7c      	ldr	r2, [pc, #496]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 8003334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003338:	6413      	str	r3, [r2, #64]	; 0x40
 800333a:	4b7a      	ldr	r3, [pc, #488]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 800333c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003342:	60bb      	str	r3, [r7, #8]
 8003344:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003346:	2301      	movs	r3, #1
 8003348:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800334a:	4b77      	ldr	r3, [pc, #476]	; (8003528 <HAL_RCC_OscConfig+0x474>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003352:	2b00      	cmp	r3, #0
 8003354:	d118      	bne.n	8003388 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003356:	4b74      	ldr	r3, [pc, #464]	; (8003528 <HAL_RCC_OscConfig+0x474>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a73      	ldr	r2, [pc, #460]	; (8003528 <HAL_RCC_OscConfig+0x474>)
 800335c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003360:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003362:	f7ff fb03 	bl	800296c <HAL_GetTick>
 8003366:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003368:	e008      	b.n	800337c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800336a:	f7ff faff 	bl	800296c <HAL_GetTick>
 800336e:	4602      	mov	r2, r0
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	2b02      	cmp	r3, #2
 8003376:	d901      	bls.n	800337c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e10c      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800337c:	4b6a      	ldr	r3, [pc, #424]	; (8003528 <HAL_RCC_OscConfig+0x474>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003384:	2b00      	cmp	r3, #0
 8003386:	d0f0      	beq.n	800336a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d106      	bne.n	800339e <HAL_RCC_OscConfig+0x2ea>
 8003390:	4b64      	ldr	r3, [pc, #400]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 8003392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003394:	4a63      	ldr	r2, [pc, #396]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 8003396:	f043 0301 	orr.w	r3, r3, #1
 800339a:	6713      	str	r3, [r2, #112]	; 0x70
 800339c:	e01c      	b.n	80033d8 <HAL_RCC_OscConfig+0x324>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	2b05      	cmp	r3, #5
 80033a4:	d10c      	bne.n	80033c0 <HAL_RCC_OscConfig+0x30c>
 80033a6:	4b5f      	ldr	r3, [pc, #380]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 80033a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033aa:	4a5e      	ldr	r2, [pc, #376]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 80033ac:	f043 0304 	orr.w	r3, r3, #4
 80033b0:	6713      	str	r3, [r2, #112]	; 0x70
 80033b2:	4b5c      	ldr	r3, [pc, #368]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 80033b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b6:	4a5b      	ldr	r2, [pc, #364]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 80033b8:	f043 0301 	orr.w	r3, r3, #1
 80033bc:	6713      	str	r3, [r2, #112]	; 0x70
 80033be:	e00b      	b.n	80033d8 <HAL_RCC_OscConfig+0x324>
 80033c0:	4b58      	ldr	r3, [pc, #352]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 80033c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c4:	4a57      	ldr	r2, [pc, #348]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 80033c6:	f023 0301 	bic.w	r3, r3, #1
 80033ca:	6713      	str	r3, [r2, #112]	; 0x70
 80033cc:	4b55      	ldr	r3, [pc, #340]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 80033ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033d0:	4a54      	ldr	r2, [pc, #336]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 80033d2:	f023 0304 	bic.w	r3, r3, #4
 80033d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d015      	beq.n	800340c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e0:	f7ff fac4 	bl	800296c <HAL_GetTick>
 80033e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033e6:	e00a      	b.n	80033fe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033e8:	f7ff fac0 	bl	800296c <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e0cb      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033fe:	4b49      	ldr	r3, [pc, #292]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 8003400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003402:	f003 0302 	and.w	r3, r3, #2
 8003406:	2b00      	cmp	r3, #0
 8003408:	d0ee      	beq.n	80033e8 <HAL_RCC_OscConfig+0x334>
 800340a:	e014      	b.n	8003436 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800340c:	f7ff faae 	bl	800296c <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003412:	e00a      	b.n	800342a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003414:	f7ff faaa 	bl	800296c <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003422:	4293      	cmp	r3, r2
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e0b5      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800342a:	4b3e      	ldr	r3, [pc, #248]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 800342c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b00      	cmp	r3, #0
 8003434:	d1ee      	bne.n	8003414 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003436:	7dfb      	ldrb	r3, [r7, #23]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d105      	bne.n	8003448 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800343c:	4b39      	ldr	r3, [pc, #228]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 800343e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003440:	4a38      	ldr	r2, [pc, #224]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 8003442:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003446:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	699b      	ldr	r3, [r3, #24]
 800344c:	2b00      	cmp	r3, #0
 800344e:	f000 80a1 	beq.w	8003594 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003452:	4b34      	ldr	r3, [pc, #208]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f003 030c 	and.w	r3, r3, #12
 800345a:	2b08      	cmp	r3, #8
 800345c:	d05c      	beq.n	8003518 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	2b02      	cmp	r3, #2
 8003464:	d141      	bne.n	80034ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003466:	4b31      	ldr	r3, [pc, #196]	; (800352c <HAL_RCC_OscConfig+0x478>)
 8003468:	2200      	movs	r2, #0
 800346a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800346c:	f7ff fa7e 	bl	800296c <HAL_GetTick>
 8003470:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003472:	e008      	b.n	8003486 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003474:	f7ff fa7a 	bl	800296c <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	2b02      	cmp	r3, #2
 8003480:	d901      	bls.n	8003486 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e087      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003486:	4b27      	ldr	r3, [pc, #156]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1f0      	bne.n	8003474 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	69da      	ldr	r2, [r3, #28]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a1b      	ldr	r3, [r3, #32]
 800349a:	431a      	orrs	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a0:	019b      	lsls	r3, r3, #6
 80034a2:	431a      	orrs	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a8:	085b      	lsrs	r3, r3, #1
 80034aa:	3b01      	subs	r3, #1
 80034ac:	041b      	lsls	r3, r3, #16
 80034ae:	431a      	orrs	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b4:	061b      	lsls	r3, r3, #24
 80034b6:	491b      	ldr	r1, [pc, #108]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034bc:	4b1b      	ldr	r3, [pc, #108]	; (800352c <HAL_RCC_OscConfig+0x478>)
 80034be:	2201      	movs	r2, #1
 80034c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c2:	f7ff fa53 	bl	800296c <HAL_GetTick>
 80034c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034c8:	e008      	b.n	80034dc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034ca:	f7ff fa4f 	bl	800296c <HAL_GetTick>
 80034ce:	4602      	mov	r2, r0
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e05c      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034dc:	4b11      	ldr	r3, [pc, #68]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d0f0      	beq.n	80034ca <HAL_RCC_OscConfig+0x416>
 80034e8:	e054      	b.n	8003594 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ea:	4b10      	ldr	r3, [pc, #64]	; (800352c <HAL_RCC_OscConfig+0x478>)
 80034ec:	2200      	movs	r2, #0
 80034ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f0:	f7ff fa3c 	bl	800296c <HAL_GetTick>
 80034f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034f6:	e008      	b.n	800350a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034f8:	f7ff fa38 	bl	800296c <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d901      	bls.n	800350a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e045      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800350a:	4b06      	ldr	r3, [pc, #24]	; (8003524 <HAL_RCC_OscConfig+0x470>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d1f0      	bne.n	80034f8 <HAL_RCC_OscConfig+0x444>
 8003516:	e03d      	b.n	8003594 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d107      	bne.n	8003530 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e038      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
 8003524:	40023800 	.word	0x40023800
 8003528:	40007000 	.word	0x40007000
 800352c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003530:	4b1b      	ldr	r3, [pc, #108]	; (80035a0 <HAL_RCC_OscConfig+0x4ec>)
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	699b      	ldr	r3, [r3, #24]
 800353a:	2b01      	cmp	r3, #1
 800353c:	d028      	beq.n	8003590 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003548:	429a      	cmp	r2, r3
 800354a:	d121      	bne.n	8003590 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003556:	429a      	cmp	r2, r3
 8003558:	d11a      	bne.n	8003590 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800355a:	68fa      	ldr	r2, [r7, #12]
 800355c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003560:	4013      	ands	r3, r2
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003566:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003568:	4293      	cmp	r3, r2
 800356a:	d111      	bne.n	8003590 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003576:	085b      	lsrs	r3, r3, #1
 8003578:	3b01      	subs	r3, #1
 800357a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800357c:	429a      	cmp	r2, r3
 800357e:	d107      	bne.n	8003590 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800358a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800358c:	429a      	cmp	r2, r3
 800358e:	d001      	beq.n	8003594 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e000      	b.n	8003596 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	3718      	adds	r7, #24
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	40023800 	.word	0x40023800

080035a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d101      	bne.n	80035b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e0cc      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035b8:	4b68      	ldr	r3, [pc, #416]	; (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0307 	and.w	r3, r3, #7
 80035c0:	683a      	ldr	r2, [r7, #0]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d90c      	bls.n	80035e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c6:	4b65      	ldr	r3, [pc, #404]	; (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	b2d2      	uxtb	r2, r2
 80035cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ce:	4b63      	ldr	r3, [pc, #396]	; (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0307 	and.w	r3, r3, #7
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d001      	beq.n	80035e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e0b8      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d020      	beq.n	800362e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0304 	and.w	r3, r3, #4
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d005      	beq.n	8003604 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035f8:	4b59      	ldr	r3, [pc, #356]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	4a58      	ldr	r2, [pc, #352]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 80035fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003602:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0308 	and.w	r3, r3, #8
 800360c:	2b00      	cmp	r3, #0
 800360e:	d005      	beq.n	800361c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003610:	4b53      	ldr	r3, [pc, #332]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	4a52      	ldr	r2, [pc, #328]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800361a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800361c:	4b50      	ldr	r3, [pc, #320]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	494d      	ldr	r1, [pc, #308]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 800362a:	4313      	orrs	r3, r2
 800362c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0301 	and.w	r3, r3, #1
 8003636:	2b00      	cmp	r3, #0
 8003638:	d044      	beq.n	80036c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d107      	bne.n	8003652 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003642:	4b47      	ldr	r3, [pc, #284]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d119      	bne.n	8003682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e07f      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	2b02      	cmp	r3, #2
 8003658:	d003      	beq.n	8003662 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800365e:	2b03      	cmp	r3, #3
 8003660:	d107      	bne.n	8003672 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003662:	4b3f      	ldr	r3, [pc, #252]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d109      	bne.n	8003682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e06f      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003672:	4b3b      	ldr	r3, [pc, #236]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e067      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003682:	4b37      	ldr	r3, [pc, #220]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f023 0203 	bic.w	r2, r3, #3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	4934      	ldr	r1, [pc, #208]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003690:	4313      	orrs	r3, r2
 8003692:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003694:	f7ff f96a 	bl	800296c <HAL_GetTick>
 8003698:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800369a:	e00a      	b.n	80036b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800369c:	f7ff f966 	bl	800296c <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d901      	bls.n	80036b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036ae:	2303      	movs	r3, #3
 80036b0:	e04f      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b2:	4b2b      	ldr	r3, [pc, #172]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f003 020c 	and.w	r2, r3, #12
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d1eb      	bne.n	800369c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036c4:	4b25      	ldr	r3, [pc, #148]	; (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0307 	and.w	r3, r3, #7
 80036cc:	683a      	ldr	r2, [r7, #0]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d20c      	bcs.n	80036ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036d2:	4b22      	ldr	r3, [pc, #136]	; (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	b2d2      	uxtb	r2, r2
 80036d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036da:	4b20      	ldr	r3, [pc, #128]	; (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0307 	and.w	r3, r3, #7
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d001      	beq.n	80036ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e032      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0304 	and.w	r3, r3, #4
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d008      	beq.n	800370a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036f8:	4b19      	ldr	r3, [pc, #100]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	4916      	ldr	r1, [pc, #88]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003706:	4313      	orrs	r3, r2
 8003708:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0308 	and.w	r3, r3, #8
 8003712:	2b00      	cmp	r3, #0
 8003714:	d009      	beq.n	800372a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003716:	4b12      	ldr	r3, [pc, #72]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	00db      	lsls	r3, r3, #3
 8003724:	490e      	ldr	r1, [pc, #56]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003726:	4313      	orrs	r3, r2
 8003728:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800372a:	f000 f821 	bl	8003770 <HAL_RCC_GetSysClockFreq>
 800372e:	4602      	mov	r2, r0
 8003730:	4b0b      	ldr	r3, [pc, #44]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	091b      	lsrs	r3, r3, #4
 8003736:	f003 030f 	and.w	r3, r3, #15
 800373a:	490a      	ldr	r1, [pc, #40]	; (8003764 <HAL_RCC_ClockConfig+0x1c0>)
 800373c:	5ccb      	ldrb	r3, [r1, r3]
 800373e:	fa22 f303 	lsr.w	r3, r2, r3
 8003742:	4a09      	ldr	r2, [pc, #36]	; (8003768 <HAL_RCC_ClockConfig+0x1c4>)
 8003744:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003746:	4b09      	ldr	r3, [pc, #36]	; (800376c <HAL_RCC_ClockConfig+0x1c8>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4618      	mov	r0, r3
 800374c:	f7ff f8ca 	bl	80028e4 <HAL_InitTick>

  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	40023c00 	.word	0x40023c00
 8003760:	40023800 	.word	0x40023800
 8003764:	0800912c 	.word	0x0800912c
 8003768:	2000000c 	.word	0x2000000c
 800376c:	20000010 	.word	0x20000010

08003770 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003770:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003774:	b094      	sub	sp, #80	; 0x50
 8003776:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003778:	2300      	movs	r3, #0
 800377a:	647b      	str	r3, [r7, #68]	; 0x44
 800377c:	2300      	movs	r3, #0
 800377e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003780:	2300      	movs	r3, #0
 8003782:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003784:	2300      	movs	r3, #0
 8003786:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003788:	4b79      	ldr	r3, [pc, #484]	; (8003970 <HAL_RCC_GetSysClockFreq+0x200>)
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f003 030c 	and.w	r3, r3, #12
 8003790:	2b08      	cmp	r3, #8
 8003792:	d00d      	beq.n	80037b0 <HAL_RCC_GetSysClockFreq+0x40>
 8003794:	2b08      	cmp	r3, #8
 8003796:	f200 80e1 	bhi.w	800395c <HAL_RCC_GetSysClockFreq+0x1ec>
 800379a:	2b00      	cmp	r3, #0
 800379c:	d002      	beq.n	80037a4 <HAL_RCC_GetSysClockFreq+0x34>
 800379e:	2b04      	cmp	r3, #4
 80037a0:	d003      	beq.n	80037aa <HAL_RCC_GetSysClockFreq+0x3a>
 80037a2:	e0db      	b.n	800395c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037a4:	4b73      	ldr	r3, [pc, #460]	; (8003974 <HAL_RCC_GetSysClockFreq+0x204>)
 80037a6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80037a8:	e0db      	b.n	8003962 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037aa:	4b73      	ldr	r3, [pc, #460]	; (8003978 <HAL_RCC_GetSysClockFreq+0x208>)
 80037ac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80037ae:	e0d8      	b.n	8003962 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037b0:	4b6f      	ldr	r3, [pc, #444]	; (8003970 <HAL_RCC_GetSysClockFreq+0x200>)
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037b8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037ba:	4b6d      	ldr	r3, [pc, #436]	; (8003970 <HAL_RCC_GetSysClockFreq+0x200>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d063      	beq.n	800388e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037c6:	4b6a      	ldr	r3, [pc, #424]	; (8003970 <HAL_RCC_GetSysClockFreq+0x200>)
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	099b      	lsrs	r3, r3, #6
 80037cc:	2200      	movs	r2, #0
 80037ce:	63bb      	str	r3, [r7, #56]	; 0x38
 80037d0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80037d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037d8:	633b      	str	r3, [r7, #48]	; 0x30
 80037da:	2300      	movs	r3, #0
 80037dc:	637b      	str	r3, [r7, #52]	; 0x34
 80037de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80037e2:	4622      	mov	r2, r4
 80037e4:	462b      	mov	r3, r5
 80037e6:	f04f 0000 	mov.w	r0, #0
 80037ea:	f04f 0100 	mov.w	r1, #0
 80037ee:	0159      	lsls	r1, r3, #5
 80037f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037f4:	0150      	lsls	r0, r2, #5
 80037f6:	4602      	mov	r2, r0
 80037f8:	460b      	mov	r3, r1
 80037fa:	4621      	mov	r1, r4
 80037fc:	1a51      	subs	r1, r2, r1
 80037fe:	6139      	str	r1, [r7, #16]
 8003800:	4629      	mov	r1, r5
 8003802:	eb63 0301 	sbc.w	r3, r3, r1
 8003806:	617b      	str	r3, [r7, #20]
 8003808:	f04f 0200 	mov.w	r2, #0
 800380c:	f04f 0300 	mov.w	r3, #0
 8003810:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003814:	4659      	mov	r1, fp
 8003816:	018b      	lsls	r3, r1, #6
 8003818:	4651      	mov	r1, sl
 800381a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800381e:	4651      	mov	r1, sl
 8003820:	018a      	lsls	r2, r1, #6
 8003822:	4651      	mov	r1, sl
 8003824:	ebb2 0801 	subs.w	r8, r2, r1
 8003828:	4659      	mov	r1, fp
 800382a:	eb63 0901 	sbc.w	r9, r3, r1
 800382e:	f04f 0200 	mov.w	r2, #0
 8003832:	f04f 0300 	mov.w	r3, #0
 8003836:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800383a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800383e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003842:	4690      	mov	r8, r2
 8003844:	4699      	mov	r9, r3
 8003846:	4623      	mov	r3, r4
 8003848:	eb18 0303 	adds.w	r3, r8, r3
 800384c:	60bb      	str	r3, [r7, #8]
 800384e:	462b      	mov	r3, r5
 8003850:	eb49 0303 	adc.w	r3, r9, r3
 8003854:	60fb      	str	r3, [r7, #12]
 8003856:	f04f 0200 	mov.w	r2, #0
 800385a:	f04f 0300 	mov.w	r3, #0
 800385e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003862:	4629      	mov	r1, r5
 8003864:	024b      	lsls	r3, r1, #9
 8003866:	4621      	mov	r1, r4
 8003868:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800386c:	4621      	mov	r1, r4
 800386e:	024a      	lsls	r2, r1, #9
 8003870:	4610      	mov	r0, r2
 8003872:	4619      	mov	r1, r3
 8003874:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003876:	2200      	movs	r2, #0
 8003878:	62bb      	str	r3, [r7, #40]	; 0x28
 800387a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800387c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003880:	f7fd f9dc 	bl	8000c3c <__aeabi_uldivmod>
 8003884:	4602      	mov	r2, r0
 8003886:	460b      	mov	r3, r1
 8003888:	4613      	mov	r3, r2
 800388a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800388c:	e058      	b.n	8003940 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800388e:	4b38      	ldr	r3, [pc, #224]	; (8003970 <HAL_RCC_GetSysClockFreq+0x200>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	099b      	lsrs	r3, r3, #6
 8003894:	2200      	movs	r2, #0
 8003896:	4618      	mov	r0, r3
 8003898:	4611      	mov	r1, r2
 800389a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800389e:	623b      	str	r3, [r7, #32]
 80038a0:	2300      	movs	r3, #0
 80038a2:	627b      	str	r3, [r7, #36]	; 0x24
 80038a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038a8:	4642      	mov	r2, r8
 80038aa:	464b      	mov	r3, r9
 80038ac:	f04f 0000 	mov.w	r0, #0
 80038b0:	f04f 0100 	mov.w	r1, #0
 80038b4:	0159      	lsls	r1, r3, #5
 80038b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038ba:	0150      	lsls	r0, r2, #5
 80038bc:	4602      	mov	r2, r0
 80038be:	460b      	mov	r3, r1
 80038c0:	4641      	mov	r1, r8
 80038c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80038c6:	4649      	mov	r1, r9
 80038c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80038cc:	f04f 0200 	mov.w	r2, #0
 80038d0:	f04f 0300 	mov.w	r3, #0
 80038d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80038d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80038dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80038e0:	ebb2 040a 	subs.w	r4, r2, sl
 80038e4:	eb63 050b 	sbc.w	r5, r3, fp
 80038e8:	f04f 0200 	mov.w	r2, #0
 80038ec:	f04f 0300 	mov.w	r3, #0
 80038f0:	00eb      	lsls	r3, r5, #3
 80038f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038f6:	00e2      	lsls	r2, r4, #3
 80038f8:	4614      	mov	r4, r2
 80038fa:	461d      	mov	r5, r3
 80038fc:	4643      	mov	r3, r8
 80038fe:	18e3      	adds	r3, r4, r3
 8003900:	603b      	str	r3, [r7, #0]
 8003902:	464b      	mov	r3, r9
 8003904:	eb45 0303 	adc.w	r3, r5, r3
 8003908:	607b      	str	r3, [r7, #4]
 800390a:	f04f 0200 	mov.w	r2, #0
 800390e:	f04f 0300 	mov.w	r3, #0
 8003912:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003916:	4629      	mov	r1, r5
 8003918:	028b      	lsls	r3, r1, #10
 800391a:	4621      	mov	r1, r4
 800391c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003920:	4621      	mov	r1, r4
 8003922:	028a      	lsls	r2, r1, #10
 8003924:	4610      	mov	r0, r2
 8003926:	4619      	mov	r1, r3
 8003928:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800392a:	2200      	movs	r2, #0
 800392c:	61bb      	str	r3, [r7, #24]
 800392e:	61fa      	str	r2, [r7, #28]
 8003930:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003934:	f7fd f982 	bl	8000c3c <__aeabi_uldivmod>
 8003938:	4602      	mov	r2, r0
 800393a:	460b      	mov	r3, r1
 800393c:	4613      	mov	r3, r2
 800393e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003940:	4b0b      	ldr	r3, [pc, #44]	; (8003970 <HAL_RCC_GetSysClockFreq+0x200>)
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	0c1b      	lsrs	r3, r3, #16
 8003946:	f003 0303 	and.w	r3, r3, #3
 800394a:	3301      	adds	r3, #1
 800394c:	005b      	lsls	r3, r3, #1
 800394e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003950:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003952:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003954:	fbb2 f3f3 	udiv	r3, r2, r3
 8003958:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800395a:	e002      	b.n	8003962 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800395c:	4b05      	ldr	r3, [pc, #20]	; (8003974 <HAL_RCC_GetSysClockFreq+0x204>)
 800395e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003960:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003962:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003964:	4618      	mov	r0, r3
 8003966:	3750      	adds	r7, #80	; 0x50
 8003968:	46bd      	mov	sp, r7
 800396a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800396e:	bf00      	nop
 8003970:	40023800 	.word	0x40023800
 8003974:	00f42400 	.word	0x00f42400
 8003978:	007a1200 	.word	0x007a1200

0800397c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003980:	4b03      	ldr	r3, [pc, #12]	; (8003990 <HAL_RCC_GetHCLKFreq+0x14>)
 8003982:	681b      	ldr	r3, [r3, #0]
}
 8003984:	4618      	mov	r0, r3
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	2000000c 	.word	0x2000000c

08003994 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003998:	f7ff fff0 	bl	800397c <HAL_RCC_GetHCLKFreq>
 800399c:	4602      	mov	r2, r0
 800399e:	4b05      	ldr	r3, [pc, #20]	; (80039b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	0a9b      	lsrs	r3, r3, #10
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	4903      	ldr	r1, [pc, #12]	; (80039b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039aa:	5ccb      	ldrb	r3, [r1, r3]
 80039ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40023800 	.word	0x40023800
 80039b8:	0800913c 	.word	0x0800913c

080039bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80039c0:	f7ff ffdc 	bl	800397c <HAL_RCC_GetHCLKFreq>
 80039c4:	4602      	mov	r2, r0
 80039c6:	4b05      	ldr	r3, [pc, #20]	; (80039dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	0b5b      	lsrs	r3, r3, #13
 80039cc:	f003 0307 	and.w	r3, r3, #7
 80039d0:	4903      	ldr	r1, [pc, #12]	; (80039e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039d2:	5ccb      	ldrb	r3, [r1, r3]
 80039d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039d8:	4618      	mov	r0, r3
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	40023800 	.word	0x40023800
 80039e0:	0800913c 	.word	0x0800913c

080039e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d101      	bne.n	80039f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e041      	b.n	8003a7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d106      	bne.n	8003a10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f7fe fda4 	bl	8002558 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2202      	movs	r2, #2
 8003a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3304      	adds	r3, #4
 8003a20:	4619      	mov	r1, r3
 8003a22:	4610      	mov	r0, r2
 8003a24:	f000 ff2a 	bl	800487c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a78:	2300      	movs	r3, #0
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3708      	adds	r7, #8
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
	...

08003a84 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b085      	sub	sp, #20
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d001      	beq.n	8003a9c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e03c      	b.n	8003b16 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a1e      	ldr	r2, [pc, #120]	; (8003b24 <HAL_TIM_Base_Start+0xa0>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d018      	beq.n	8003ae0 <HAL_TIM_Base_Start+0x5c>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ab6:	d013      	beq.n	8003ae0 <HAL_TIM_Base_Start+0x5c>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a1a      	ldr	r2, [pc, #104]	; (8003b28 <HAL_TIM_Base_Start+0xa4>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d00e      	beq.n	8003ae0 <HAL_TIM_Base_Start+0x5c>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a19      	ldr	r2, [pc, #100]	; (8003b2c <HAL_TIM_Base_Start+0xa8>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d009      	beq.n	8003ae0 <HAL_TIM_Base_Start+0x5c>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a17      	ldr	r2, [pc, #92]	; (8003b30 <HAL_TIM_Base_Start+0xac>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d004      	beq.n	8003ae0 <HAL_TIM_Base_Start+0x5c>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a16      	ldr	r2, [pc, #88]	; (8003b34 <HAL_TIM_Base_Start+0xb0>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d111      	bne.n	8003b04 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f003 0307 	and.w	r3, r3, #7
 8003aea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2b06      	cmp	r3, #6
 8003af0:	d010      	beq.n	8003b14 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f042 0201 	orr.w	r2, r2, #1
 8003b00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b02:	e007      	b.n	8003b14 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f042 0201 	orr.w	r2, r2, #1
 8003b12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3714      	adds	r7, #20
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	40010000 	.word	0x40010000
 8003b28:	40000400 	.word	0x40000400
 8003b2c:	40000800 	.word	0x40000800
 8003b30:	40000c00 	.word	0x40000c00
 8003b34:	40014000 	.word	0x40014000

08003b38 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e041      	b.n	8003bce <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d106      	bne.n	8003b64 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f000 f839 	bl	8003bd6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2202      	movs	r2, #2
 8003b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	3304      	adds	r3, #4
 8003b74:	4619      	mov	r1, r3
 8003b76:	4610      	mov	r0, r2
 8003b78:	f000 fe80 	bl	800487c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3708      	adds	r7, #8
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003bd6:	b480      	push	{r7}
 8003bd8:	b083      	sub	sp, #12
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003bde:	bf00      	nop
 8003be0:	370c      	adds	r7, #12
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
	...

08003bec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d109      	bne.n	8003c10 <HAL_TIM_PWM_Start+0x24>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	bf14      	ite	ne
 8003c08:	2301      	movne	r3, #1
 8003c0a:	2300      	moveq	r3, #0
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	e022      	b.n	8003c56 <HAL_TIM_PWM_Start+0x6a>
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	2b04      	cmp	r3, #4
 8003c14:	d109      	bne.n	8003c2a <HAL_TIM_PWM_Start+0x3e>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	bf14      	ite	ne
 8003c22:	2301      	movne	r3, #1
 8003c24:	2300      	moveq	r3, #0
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	e015      	b.n	8003c56 <HAL_TIM_PWM_Start+0x6a>
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	2b08      	cmp	r3, #8
 8003c2e:	d109      	bne.n	8003c44 <HAL_TIM_PWM_Start+0x58>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	bf14      	ite	ne
 8003c3c:	2301      	movne	r3, #1
 8003c3e:	2300      	moveq	r3, #0
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	e008      	b.n	8003c56 <HAL_TIM_PWM_Start+0x6a>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	bf14      	ite	ne
 8003c50:	2301      	movne	r3, #1
 8003c52:	2300      	moveq	r3, #0
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e068      	b.n	8003d30 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d104      	bne.n	8003c6e <HAL_TIM_PWM_Start+0x82>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2202      	movs	r2, #2
 8003c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c6c:	e013      	b.n	8003c96 <HAL_TIM_PWM_Start+0xaa>
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	2b04      	cmp	r3, #4
 8003c72:	d104      	bne.n	8003c7e <HAL_TIM_PWM_Start+0x92>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2202      	movs	r2, #2
 8003c78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c7c:	e00b      	b.n	8003c96 <HAL_TIM_PWM_Start+0xaa>
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	2b08      	cmp	r3, #8
 8003c82:	d104      	bne.n	8003c8e <HAL_TIM_PWM_Start+0xa2>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2202      	movs	r2, #2
 8003c88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c8c:	e003      	b.n	8003c96 <HAL_TIM_PWM_Start+0xaa>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2202      	movs	r2, #2
 8003c92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	6839      	ldr	r1, [r7, #0]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f001 f9b0 	bl	8005004 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a23      	ldr	r2, [pc, #140]	; (8003d38 <HAL_TIM_PWM_Start+0x14c>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d107      	bne.n	8003cbe <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cbc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a1d      	ldr	r2, [pc, #116]	; (8003d38 <HAL_TIM_PWM_Start+0x14c>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d018      	beq.n	8003cfa <HAL_TIM_PWM_Start+0x10e>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cd0:	d013      	beq.n	8003cfa <HAL_TIM_PWM_Start+0x10e>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a19      	ldr	r2, [pc, #100]	; (8003d3c <HAL_TIM_PWM_Start+0x150>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d00e      	beq.n	8003cfa <HAL_TIM_PWM_Start+0x10e>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a17      	ldr	r2, [pc, #92]	; (8003d40 <HAL_TIM_PWM_Start+0x154>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d009      	beq.n	8003cfa <HAL_TIM_PWM_Start+0x10e>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a16      	ldr	r2, [pc, #88]	; (8003d44 <HAL_TIM_PWM_Start+0x158>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d004      	beq.n	8003cfa <HAL_TIM_PWM_Start+0x10e>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a14      	ldr	r2, [pc, #80]	; (8003d48 <HAL_TIM_PWM_Start+0x15c>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d111      	bne.n	8003d1e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f003 0307 	and.w	r3, r3, #7
 8003d04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2b06      	cmp	r3, #6
 8003d0a:	d010      	beq.n	8003d2e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0201 	orr.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d1c:	e007      	b.n	8003d2e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f042 0201 	orr.w	r2, r2, #1
 8003d2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3710      	adds	r7, #16
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	40010000 	.word	0x40010000
 8003d3c:	40000400 	.word	0x40000400
 8003d40:	40000800 	.word	0x40000800
 8003d44:	40000c00 	.word	0x40000c00
 8003d48:	40014000 	.word	0x40014000

08003d4c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d101      	bne.n	8003d5e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e041      	b.n	8003de2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d106      	bne.n	8003d78 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f000 f839 	bl	8003dea <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	3304      	adds	r3, #4
 8003d88:	4619      	mov	r1, r3
 8003d8a:	4610      	mov	r0, r2
 8003d8c:	f000 fd76 	bl	800487c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3708      	adds	r7, #8
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}

08003dea <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003dea:	b480      	push	{r7}
 8003dec:	b083      	sub	sp, #12
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003df2:	bf00      	nop
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
	...

08003e00 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d104      	bne.n	8003e1a <HAL_TIM_IC_Start+0x1a>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	e013      	b.n	8003e42 <HAL_TIM_IC_Start+0x42>
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	2b04      	cmp	r3, #4
 8003e1e:	d104      	bne.n	8003e2a <HAL_TIM_IC_Start+0x2a>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	e00b      	b.n	8003e42 <HAL_TIM_IC_Start+0x42>
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	2b08      	cmp	r3, #8
 8003e2e:	d104      	bne.n	8003e3a <HAL_TIM_IC_Start+0x3a>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	e003      	b.n	8003e42 <HAL_TIM_IC_Start+0x42>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d104      	bne.n	8003e54 <HAL_TIM_IC_Start+0x54>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	e013      	b.n	8003e7c <HAL_TIM_IC_Start+0x7c>
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	2b04      	cmp	r3, #4
 8003e58:	d104      	bne.n	8003e64 <HAL_TIM_IC_Start+0x64>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	e00b      	b.n	8003e7c <HAL_TIM_IC_Start+0x7c>
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	2b08      	cmp	r3, #8
 8003e68:	d104      	bne.n	8003e74 <HAL_TIM_IC_Start+0x74>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	e003      	b.n	8003e7c <HAL_TIM_IC_Start+0x7c>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e7e:	7bfb      	ldrb	r3, [r7, #15]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d102      	bne.n	8003e8a <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e84:	7bbb      	ldrb	r3, [r7, #14]
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d001      	beq.n	8003e8e <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e077      	b.n	8003f7e <HAL_TIM_IC_Start+0x17e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d104      	bne.n	8003e9e <HAL_TIM_IC_Start+0x9e>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2202      	movs	r2, #2
 8003e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e9c:	e013      	b.n	8003ec6 <HAL_TIM_IC_Start+0xc6>
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	2b04      	cmp	r3, #4
 8003ea2:	d104      	bne.n	8003eae <HAL_TIM_IC_Start+0xae>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003eac:	e00b      	b.n	8003ec6 <HAL_TIM_IC_Start+0xc6>
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	2b08      	cmp	r3, #8
 8003eb2:	d104      	bne.n	8003ebe <HAL_TIM_IC_Start+0xbe>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2202      	movs	r2, #2
 8003eb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ebc:	e003      	b.n	8003ec6 <HAL_TIM_IC_Start+0xc6>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2202      	movs	r2, #2
 8003ec2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d104      	bne.n	8003ed6 <HAL_TIM_IC_Start+0xd6>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2202      	movs	r2, #2
 8003ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ed4:	e013      	b.n	8003efe <HAL_TIM_IC_Start+0xfe>
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	2b04      	cmp	r3, #4
 8003eda:	d104      	bne.n	8003ee6 <HAL_TIM_IC_Start+0xe6>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2202      	movs	r2, #2
 8003ee0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ee4:	e00b      	b.n	8003efe <HAL_TIM_IC_Start+0xfe>
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	2b08      	cmp	r3, #8
 8003eea:	d104      	bne.n	8003ef6 <HAL_TIM_IC_Start+0xf6>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2202      	movs	r2, #2
 8003ef0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ef4:	e003      	b.n	8003efe <HAL_TIM_IC_Start+0xfe>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2202      	movs	r2, #2
 8003efa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2201      	movs	r2, #1
 8003f04:	6839      	ldr	r1, [r7, #0]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f001 f87c 	bl	8005004 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a1d      	ldr	r2, [pc, #116]	; (8003f88 <HAL_TIM_IC_Start+0x188>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d018      	beq.n	8003f48 <HAL_TIM_IC_Start+0x148>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f1e:	d013      	beq.n	8003f48 <HAL_TIM_IC_Start+0x148>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a19      	ldr	r2, [pc, #100]	; (8003f8c <HAL_TIM_IC_Start+0x18c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d00e      	beq.n	8003f48 <HAL_TIM_IC_Start+0x148>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a18      	ldr	r2, [pc, #96]	; (8003f90 <HAL_TIM_IC_Start+0x190>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d009      	beq.n	8003f48 <HAL_TIM_IC_Start+0x148>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a16      	ldr	r2, [pc, #88]	; (8003f94 <HAL_TIM_IC_Start+0x194>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d004      	beq.n	8003f48 <HAL_TIM_IC_Start+0x148>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a15      	ldr	r2, [pc, #84]	; (8003f98 <HAL_TIM_IC_Start+0x198>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d111      	bne.n	8003f6c <HAL_TIM_IC_Start+0x16c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	f003 0307 	and.w	r3, r3, #7
 8003f52:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	2b06      	cmp	r3, #6
 8003f58:	d010      	beq.n	8003f7c <HAL_TIM_IC_Start+0x17c>
    {
      __HAL_TIM_ENABLE(htim);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f042 0201 	orr.w	r2, r2, #1
 8003f68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f6a:	e007      	b.n	8003f7c <HAL_TIM_IC_Start+0x17c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f042 0201 	orr.w	r2, r2, #1
 8003f7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3710      	adds	r7, #16
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	40010000 	.word	0x40010000
 8003f8c:	40000400 	.word	0x40000400
 8003f90:	40000800 	.word	0x40000800
 8003f94:	40000c00 	.word	0x40000c00
 8003f98:	40014000 	.word	0x40014000

08003f9c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d104      	bne.n	8003fba <HAL_TIM_IC_Start_IT+0x1e>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	e013      	b.n	8003fe2 <HAL_TIM_IC_Start_IT+0x46>
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	2b04      	cmp	r3, #4
 8003fbe:	d104      	bne.n	8003fca <HAL_TIM_IC_Start_IT+0x2e>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	e00b      	b.n	8003fe2 <HAL_TIM_IC_Start_IT+0x46>
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	2b08      	cmp	r3, #8
 8003fce:	d104      	bne.n	8003fda <HAL_TIM_IC_Start_IT+0x3e>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	e003      	b.n	8003fe2 <HAL_TIM_IC_Start_IT+0x46>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d104      	bne.n	8003ff4 <HAL_TIM_IC_Start_IT+0x58>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	e013      	b.n	800401c <HAL_TIM_IC_Start_IT+0x80>
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	2b04      	cmp	r3, #4
 8003ff8:	d104      	bne.n	8004004 <HAL_TIM_IC_Start_IT+0x68>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004000:	b2db      	uxtb	r3, r3
 8004002:	e00b      	b.n	800401c <HAL_TIM_IC_Start_IT+0x80>
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	2b08      	cmp	r3, #8
 8004008:	d104      	bne.n	8004014 <HAL_TIM_IC_Start_IT+0x78>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004010:	b2db      	uxtb	r3, r3
 8004012:	e003      	b.n	800401c <HAL_TIM_IC_Start_IT+0x80>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800401a:	b2db      	uxtb	r3, r3
 800401c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800401e:	7bbb      	ldrb	r3, [r7, #14]
 8004020:	2b01      	cmp	r3, #1
 8004022:	d102      	bne.n	800402a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004024:	7b7b      	ldrb	r3, [r7, #13]
 8004026:	2b01      	cmp	r3, #1
 8004028:	d001      	beq.n	800402e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e0c2      	b.n	80041b4 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d104      	bne.n	800403e <HAL_TIM_IC_Start_IT+0xa2>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2202      	movs	r2, #2
 8004038:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800403c:	e013      	b.n	8004066 <HAL_TIM_IC_Start_IT+0xca>
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	2b04      	cmp	r3, #4
 8004042:	d104      	bne.n	800404e <HAL_TIM_IC_Start_IT+0xb2>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2202      	movs	r2, #2
 8004048:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800404c:	e00b      	b.n	8004066 <HAL_TIM_IC_Start_IT+0xca>
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	2b08      	cmp	r3, #8
 8004052:	d104      	bne.n	800405e <HAL_TIM_IC_Start_IT+0xc2>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2202      	movs	r2, #2
 8004058:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800405c:	e003      	b.n	8004066 <HAL_TIM_IC_Start_IT+0xca>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2202      	movs	r2, #2
 8004062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d104      	bne.n	8004076 <HAL_TIM_IC_Start_IT+0xda>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2202      	movs	r2, #2
 8004070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004074:	e013      	b.n	800409e <HAL_TIM_IC_Start_IT+0x102>
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	2b04      	cmp	r3, #4
 800407a:	d104      	bne.n	8004086 <HAL_TIM_IC_Start_IT+0xea>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2202      	movs	r2, #2
 8004080:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004084:	e00b      	b.n	800409e <HAL_TIM_IC_Start_IT+0x102>
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	2b08      	cmp	r3, #8
 800408a:	d104      	bne.n	8004096 <HAL_TIM_IC_Start_IT+0xfa>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2202      	movs	r2, #2
 8004090:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004094:	e003      	b.n	800409e <HAL_TIM_IC_Start_IT+0x102>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2202      	movs	r2, #2
 800409a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	2b0c      	cmp	r3, #12
 80040a2:	d841      	bhi.n	8004128 <HAL_TIM_IC_Start_IT+0x18c>
 80040a4:	a201      	add	r2, pc, #4	; (adr r2, 80040ac <HAL_TIM_IC_Start_IT+0x110>)
 80040a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040aa:	bf00      	nop
 80040ac:	080040e1 	.word	0x080040e1
 80040b0:	08004129 	.word	0x08004129
 80040b4:	08004129 	.word	0x08004129
 80040b8:	08004129 	.word	0x08004129
 80040bc:	080040f3 	.word	0x080040f3
 80040c0:	08004129 	.word	0x08004129
 80040c4:	08004129 	.word	0x08004129
 80040c8:	08004129 	.word	0x08004129
 80040cc:	08004105 	.word	0x08004105
 80040d0:	08004129 	.word	0x08004129
 80040d4:	08004129 	.word	0x08004129
 80040d8:	08004129 	.word	0x08004129
 80040dc:	08004117 	.word	0x08004117
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68da      	ldr	r2, [r3, #12]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f042 0202 	orr.w	r2, r2, #2
 80040ee:	60da      	str	r2, [r3, #12]
      break;
 80040f0:	e01d      	b.n	800412e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68da      	ldr	r2, [r3, #12]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f042 0204 	orr.w	r2, r2, #4
 8004100:	60da      	str	r2, [r3, #12]
      break;
 8004102:	e014      	b.n	800412e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68da      	ldr	r2, [r3, #12]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f042 0208 	orr.w	r2, r2, #8
 8004112:	60da      	str	r2, [r3, #12]
      break;
 8004114:	e00b      	b.n	800412e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	68da      	ldr	r2, [r3, #12]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f042 0210 	orr.w	r2, r2, #16
 8004124:	60da      	str	r2, [r3, #12]
      break;
 8004126:	e002      	b.n	800412e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	73fb      	strb	r3, [r7, #15]
      break;
 800412c:	bf00      	nop
  }

  if (status == HAL_OK)
 800412e:	7bfb      	ldrb	r3, [r7, #15]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d13e      	bne.n	80041b2 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2201      	movs	r2, #1
 800413a:	6839      	ldr	r1, [r7, #0]
 800413c:	4618      	mov	r0, r3
 800413e:	f000 ff61 	bl	8005004 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a1d      	ldr	r2, [pc, #116]	; (80041bc <HAL_TIM_IC_Start_IT+0x220>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d018      	beq.n	800417e <HAL_TIM_IC_Start_IT+0x1e2>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004154:	d013      	beq.n	800417e <HAL_TIM_IC_Start_IT+0x1e2>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a19      	ldr	r2, [pc, #100]	; (80041c0 <HAL_TIM_IC_Start_IT+0x224>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d00e      	beq.n	800417e <HAL_TIM_IC_Start_IT+0x1e2>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a17      	ldr	r2, [pc, #92]	; (80041c4 <HAL_TIM_IC_Start_IT+0x228>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d009      	beq.n	800417e <HAL_TIM_IC_Start_IT+0x1e2>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a16      	ldr	r2, [pc, #88]	; (80041c8 <HAL_TIM_IC_Start_IT+0x22c>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d004      	beq.n	800417e <HAL_TIM_IC_Start_IT+0x1e2>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a14      	ldr	r2, [pc, #80]	; (80041cc <HAL_TIM_IC_Start_IT+0x230>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d111      	bne.n	80041a2 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	f003 0307 	and.w	r3, r3, #7
 8004188:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	2b06      	cmp	r3, #6
 800418e:	d010      	beq.n	80041b2 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f042 0201 	orr.w	r2, r2, #1
 800419e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041a0:	e007      	b.n	80041b2 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f042 0201 	orr.w	r2, r2, #1
 80041b0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80041b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3710      	adds	r7, #16
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40010000 	.word	0x40010000
 80041c0:	40000400 	.word	0x40000400
 80041c4:	40000800 	.word	0x40000800
 80041c8:	40000c00 	.word	0x40000c00
 80041cc:	40014000 	.word	0x40014000

080041d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	f003 0302 	and.w	r3, r3, #2
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d122      	bne.n	800422c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	f003 0302 	and.w	r3, r3, #2
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d11b      	bne.n	800422c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f06f 0202 	mvn.w	r2, #2
 80041fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	f003 0303 	and.w	r3, r3, #3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d003      	beq.n	800421a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7fd fe4a 	bl	8001eac <HAL_TIM_IC_CaptureCallback>
 8004218:	e005      	b.n	8004226 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 fb0f 	bl	800483e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f000 fb16 	bl	8004852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	f003 0304 	and.w	r3, r3, #4
 8004236:	2b04      	cmp	r3, #4
 8004238:	d122      	bne.n	8004280 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	f003 0304 	and.w	r3, r3, #4
 8004244:	2b04      	cmp	r3, #4
 8004246:	d11b      	bne.n	8004280 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f06f 0204 	mvn.w	r2, #4
 8004250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2202      	movs	r2, #2
 8004256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	699b      	ldr	r3, [r3, #24]
 800425e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f7fd fe20 	bl	8001eac <HAL_TIM_IC_CaptureCallback>
 800426c:	e005      	b.n	800427a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 fae5 	bl	800483e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 faec 	bl	8004852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	f003 0308 	and.w	r3, r3, #8
 800428a:	2b08      	cmp	r3, #8
 800428c:	d122      	bne.n	80042d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	f003 0308 	and.w	r3, r3, #8
 8004298:	2b08      	cmp	r3, #8
 800429a:	d11b      	bne.n	80042d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f06f 0208 	mvn.w	r2, #8
 80042a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2204      	movs	r2, #4
 80042aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	69db      	ldr	r3, [r3, #28]
 80042b2:	f003 0303 	and.w	r3, r3, #3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d003      	beq.n	80042c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f7fd fdf6 	bl	8001eac <HAL_TIM_IC_CaptureCallback>
 80042c0:	e005      	b.n	80042ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 fabb 	bl	800483e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f000 fac2 	bl	8004852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	f003 0310 	and.w	r3, r3, #16
 80042de:	2b10      	cmp	r3, #16
 80042e0:	d122      	bne.n	8004328 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	f003 0310 	and.w	r3, r3, #16
 80042ec:	2b10      	cmp	r3, #16
 80042ee:	d11b      	bne.n	8004328 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f06f 0210 	mvn.w	r2, #16
 80042f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2208      	movs	r2, #8
 80042fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	69db      	ldr	r3, [r3, #28]
 8004306:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800430a:	2b00      	cmp	r3, #0
 800430c:	d003      	beq.n	8004316 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f7fd fdcc 	bl	8001eac <HAL_TIM_IC_CaptureCallback>
 8004314:	e005      	b.n	8004322 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 fa91 	bl	800483e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 fa98 	bl	8004852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	2b01      	cmp	r3, #1
 8004334:	d10e      	bne.n	8004354 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	f003 0301 	and.w	r3, r3, #1
 8004340:	2b01      	cmp	r3, #1
 8004342:	d107      	bne.n	8004354 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f06f 0201 	mvn.w	r2, #1
 800434c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 fa6b 	bl	800482a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800435e:	2b80      	cmp	r3, #128	; 0x80
 8004360:	d10e      	bne.n	8004380 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800436c:	2b80      	cmp	r3, #128	; 0x80
 800436e:	d107      	bne.n	8004380 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004378:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 ff32 	bl	80051e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	691b      	ldr	r3, [r3, #16]
 8004386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800438a:	2b40      	cmp	r3, #64	; 0x40
 800438c:	d10e      	bne.n	80043ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004398:	2b40      	cmp	r3, #64	; 0x40
 800439a:	d107      	bne.n	80043ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80043a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 fa5d 	bl	8004866 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	f003 0320 	and.w	r3, r3, #32
 80043b6:	2b20      	cmp	r3, #32
 80043b8:	d10e      	bne.n	80043d8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	f003 0320 	and.w	r3, r3, #32
 80043c4:	2b20      	cmp	r3, #32
 80043c6:	d107      	bne.n	80043d8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f06f 0220 	mvn.w	r2, #32
 80043d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 fefc 	bl	80051d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043d8:	bf00      	nop
 80043da:	3708      	adds	r7, #8
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b086      	sub	sp, #24
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043ec:	2300      	movs	r3, #0
 80043ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d101      	bne.n	80043fe <HAL_TIM_IC_ConfigChannel+0x1e>
 80043fa:	2302      	movs	r3, #2
 80043fc:	e088      	b.n	8004510 <HAL_TIM_IC_ConfigChannel+0x130>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d11b      	bne.n	8004444 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6818      	ldr	r0, [r3, #0]
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	6819      	ldr	r1, [r3, #0]
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	685a      	ldr	r2, [r3, #4]
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	f000 fc3a 	bl	8004c94 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	699a      	ldr	r2, [r3, #24]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 020c 	bic.w	r2, r2, #12
 800442e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	6999      	ldr	r1, [r3, #24]
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	689a      	ldr	r2, [r3, #8]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	430a      	orrs	r2, r1
 8004440:	619a      	str	r2, [r3, #24]
 8004442:	e060      	b.n	8004506 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2b04      	cmp	r3, #4
 8004448:	d11c      	bne.n	8004484 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6818      	ldr	r0, [r3, #0]
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	6819      	ldr	r1, [r3, #0]
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	f000 fcb2 	bl	8004dc2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	699a      	ldr	r2, [r3, #24]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800446c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	6999      	ldr	r1, [r3, #24]
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	021a      	lsls	r2, r3, #8
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	430a      	orrs	r2, r1
 8004480:	619a      	str	r2, [r3, #24]
 8004482:	e040      	b.n	8004506 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2b08      	cmp	r3, #8
 8004488:	d11b      	bne.n	80044c2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6818      	ldr	r0, [r3, #0]
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	6819      	ldr	r1, [r3, #0]
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	685a      	ldr	r2, [r3, #4]
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	f000 fcff 	bl	8004e9c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	69da      	ldr	r2, [r3, #28]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f022 020c 	bic.w	r2, r2, #12
 80044ac:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	69d9      	ldr	r1, [r3, #28]
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	689a      	ldr	r2, [r3, #8]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	430a      	orrs	r2, r1
 80044be:	61da      	str	r2, [r3, #28]
 80044c0:	e021      	b.n	8004506 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2b0c      	cmp	r3, #12
 80044c6:	d11c      	bne.n	8004502 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6818      	ldr	r0, [r3, #0]
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	6819      	ldr	r1, [r3, #0]
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	f000 fd1c 	bl	8004f14 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	69da      	ldr	r2, [r3, #28]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80044ea:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	69d9      	ldr	r1, [r3, #28]
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	021a      	lsls	r2, r3, #8
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	430a      	orrs	r2, r1
 80044fe:	61da      	str	r2, [r3, #28]
 8004500:	e001      	b.n	8004506 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800450e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004510:	4618      	mov	r0, r3
 8004512:	3718      	adds	r7, #24
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b086      	sub	sp, #24
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004524:	2300      	movs	r3, #0
 8004526:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800452e:	2b01      	cmp	r3, #1
 8004530:	d101      	bne.n	8004536 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004532:	2302      	movs	r3, #2
 8004534:	e0ae      	b.n	8004694 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2201      	movs	r2, #1
 800453a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2b0c      	cmp	r3, #12
 8004542:	f200 809f 	bhi.w	8004684 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004546:	a201      	add	r2, pc, #4	; (adr r2, 800454c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800454c:	08004581 	.word	0x08004581
 8004550:	08004685 	.word	0x08004685
 8004554:	08004685 	.word	0x08004685
 8004558:	08004685 	.word	0x08004685
 800455c:	080045c1 	.word	0x080045c1
 8004560:	08004685 	.word	0x08004685
 8004564:	08004685 	.word	0x08004685
 8004568:	08004685 	.word	0x08004685
 800456c:	08004603 	.word	0x08004603
 8004570:	08004685 	.word	0x08004685
 8004574:	08004685 	.word	0x08004685
 8004578:	08004685 	.word	0x08004685
 800457c:	08004643 	.word	0x08004643
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	68b9      	ldr	r1, [r7, #8]
 8004586:	4618      	mov	r0, r3
 8004588:	f000 f9f8 	bl	800497c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	699a      	ldr	r2, [r3, #24]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f042 0208 	orr.w	r2, r2, #8
 800459a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	699a      	ldr	r2, [r3, #24]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f022 0204 	bic.w	r2, r2, #4
 80045aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	6999      	ldr	r1, [r3, #24]
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	691a      	ldr	r2, [r3, #16]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	430a      	orrs	r2, r1
 80045bc:	619a      	str	r2, [r3, #24]
      break;
 80045be:	e064      	b.n	800468a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68b9      	ldr	r1, [r7, #8]
 80045c6:	4618      	mov	r0, r3
 80045c8:	f000 fa3e 	bl	8004a48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	699a      	ldr	r2, [r3, #24]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	699a      	ldr	r2, [r3, #24]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	6999      	ldr	r1, [r3, #24]
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	691b      	ldr	r3, [r3, #16]
 80045f6:	021a      	lsls	r2, r3, #8
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	430a      	orrs	r2, r1
 80045fe:	619a      	str	r2, [r3, #24]
      break;
 8004600:	e043      	b.n	800468a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68b9      	ldr	r1, [r7, #8]
 8004608:	4618      	mov	r0, r3
 800460a:	f000 fa89 	bl	8004b20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	69da      	ldr	r2, [r3, #28]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f042 0208 	orr.w	r2, r2, #8
 800461c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	69da      	ldr	r2, [r3, #28]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f022 0204 	bic.w	r2, r2, #4
 800462c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	69d9      	ldr	r1, [r3, #28]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	691a      	ldr	r2, [r3, #16]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	430a      	orrs	r2, r1
 800463e:	61da      	str	r2, [r3, #28]
      break;
 8004640:	e023      	b.n	800468a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68b9      	ldr	r1, [r7, #8]
 8004648:	4618      	mov	r0, r3
 800464a:	f000 fad3 	bl	8004bf4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	69da      	ldr	r2, [r3, #28]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800465c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	69da      	ldr	r2, [r3, #28]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800466c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	69d9      	ldr	r1, [r3, #28]
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	691b      	ldr	r3, [r3, #16]
 8004678:	021a      	lsls	r2, r3, #8
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	430a      	orrs	r2, r1
 8004680:	61da      	str	r2, [r3, #28]
      break;
 8004682:	e002      	b.n	800468a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	75fb      	strb	r3, [r7, #23]
      break;
 8004688:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004692:	7dfb      	ldrb	r3, [r7, #23]
}
 8004694:	4618      	mov	r0, r3
 8004696:	3718      	adds	r7, #24
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046a6:	2300      	movs	r3, #0
 80046a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d101      	bne.n	80046b8 <HAL_TIM_ConfigClockSource+0x1c>
 80046b4:	2302      	movs	r3, #2
 80046b6:	e0b4      	b.n	8004822 <HAL_TIM_ConfigClockSource+0x186>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2202      	movs	r2, #2
 80046c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80046d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68ba      	ldr	r2, [r7, #8]
 80046e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046f0:	d03e      	beq.n	8004770 <HAL_TIM_ConfigClockSource+0xd4>
 80046f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046f6:	f200 8087 	bhi.w	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 80046fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046fe:	f000 8086 	beq.w	800480e <HAL_TIM_ConfigClockSource+0x172>
 8004702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004706:	d87f      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004708:	2b70      	cmp	r3, #112	; 0x70
 800470a:	d01a      	beq.n	8004742 <HAL_TIM_ConfigClockSource+0xa6>
 800470c:	2b70      	cmp	r3, #112	; 0x70
 800470e:	d87b      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004710:	2b60      	cmp	r3, #96	; 0x60
 8004712:	d050      	beq.n	80047b6 <HAL_TIM_ConfigClockSource+0x11a>
 8004714:	2b60      	cmp	r3, #96	; 0x60
 8004716:	d877      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004718:	2b50      	cmp	r3, #80	; 0x50
 800471a:	d03c      	beq.n	8004796 <HAL_TIM_ConfigClockSource+0xfa>
 800471c:	2b50      	cmp	r3, #80	; 0x50
 800471e:	d873      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004720:	2b40      	cmp	r3, #64	; 0x40
 8004722:	d058      	beq.n	80047d6 <HAL_TIM_ConfigClockSource+0x13a>
 8004724:	2b40      	cmp	r3, #64	; 0x40
 8004726:	d86f      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004728:	2b30      	cmp	r3, #48	; 0x30
 800472a:	d064      	beq.n	80047f6 <HAL_TIM_ConfigClockSource+0x15a>
 800472c:	2b30      	cmp	r3, #48	; 0x30
 800472e:	d86b      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004730:	2b20      	cmp	r3, #32
 8004732:	d060      	beq.n	80047f6 <HAL_TIM_ConfigClockSource+0x15a>
 8004734:	2b20      	cmp	r3, #32
 8004736:	d867      	bhi.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
 8004738:	2b00      	cmp	r3, #0
 800473a:	d05c      	beq.n	80047f6 <HAL_TIM_ConfigClockSource+0x15a>
 800473c:	2b10      	cmp	r3, #16
 800473e:	d05a      	beq.n	80047f6 <HAL_TIM_ConfigClockSource+0x15a>
 8004740:	e062      	b.n	8004808 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6818      	ldr	r0, [r3, #0]
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	6899      	ldr	r1, [r3, #8]
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	685a      	ldr	r2, [r3, #4]
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	f000 fc37 	bl	8004fc4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004764:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68ba      	ldr	r2, [r7, #8]
 800476c:	609a      	str	r2, [r3, #8]
      break;
 800476e:	e04f      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6818      	ldr	r0, [r3, #0]
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	6899      	ldr	r1, [r3, #8]
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	685a      	ldr	r2, [r3, #4]
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	f000 fc20 	bl	8004fc4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689a      	ldr	r2, [r3, #8]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004792:	609a      	str	r2, [r3, #8]
      break;
 8004794:	e03c      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6818      	ldr	r0, [r3, #0]
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	6859      	ldr	r1, [r3, #4]
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	461a      	mov	r2, r3
 80047a4:	f000 fade 	bl	8004d64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2150      	movs	r1, #80	; 0x50
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 fbed 	bl	8004f8e <TIM_ITRx_SetConfig>
      break;
 80047b4:	e02c      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6818      	ldr	r0, [r3, #0]
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	6859      	ldr	r1, [r3, #4]
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	461a      	mov	r2, r3
 80047c4:	f000 fb3a 	bl	8004e3c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2160      	movs	r1, #96	; 0x60
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 fbdd 	bl	8004f8e <TIM_ITRx_SetConfig>
      break;
 80047d4:	e01c      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6818      	ldr	r0, [r3, #0]
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	6859      	ldr	r1, [r3, #4]
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	461a      	mov	r2, r3
 80047e4:	f000 fabe 	bl	8004d64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2140      	movs	r1, #64	; 0x40
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 fbcd 	bl	8004f8e <TIM_ITRx_SetConfig>
      break;
 80047f4:	e00c      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4619      	mov	r1, r3
 8004800:	4610      	mov	r0, r2
 8004802:	f000 fbc4 	bl	8004f8e <TIM_ITRx_SetConfig>
      break;
 8004806:	e003      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	73fb      	strb	r3, [r7, #15]
      break;
 800480c:	e000      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800480e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004820:	7bfb      	ldrb	r3, [r7, #15]
}
 8004822:	4618      	mov	r0, r3
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800482a:	b480      	push	{r7}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004832:	bf00      	nop
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr

0800483e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800483e:	b480      	push	{r7}
 8004840:	b083      	sub	sp, #12
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004846:	bf00      	nop
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr

08004852 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr

08004866 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004866:	b480      	push	{r7}
 8004868:	b083      	sub	sp, #12
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800486e:	bf00      	nop
 8004870:	370c      	adds	r7, #12
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
	...

0800487c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a34      	ldr	r2, [pc, #208]	; (8004960 <TIM_Base_SetConfig+0xe4>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d00f      	beq.n	80048b4 <TIM_Base_SetConfig+0x38>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800489a:	d00b      	beq.n	80048b4 <TIM_Base_SetConfig+0x38>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a31      	ldr	r2, [pc, #196]	; (8004964 <TIM_Base_SetConfig+0xe8>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d007      	beq.n	80048b4 <TIM_Base_SetConfig+0x38>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a30      	ldr	r2, [pc, #192]	; (8004968 <TIM_Base_SetConfig+0xec>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d003      	beq.n	80048b4 <TIM_Base_SetConfig+0x38>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a2f      	ldr	r2, [pc, #188]	; (800496c <TIM_Base_SetConfig+0xf0>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d108      	bne.n	80048c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	68fa      	ldr	r2, [r7, #12]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a25      	ldr	r2, [pc, #148]	; (8004960 <TIM_Base_SetConfig+0xe4>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d01b      	beq.n	8004906 <TIM_Base_SetConfig+0x8a>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048d4:	d017      	beq.n	8004906 <TIM_Base_SetConfig+0x8a>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a22      	ldr	r2, [pc, #136]	; (8004964 <TIM_Base_SetConfig+0xe8>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d013      	beq.n	8004906 <TIM_Base_SetConfig+0x8a>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a21      	ldr	r2, [pc, #132]	; (8004968 <TIM_Base_SetConfig+0xec>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d00f      	beq.n	8004906 <TIM_Base_SetConfig+0x8a>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a20      	ldr	r2, [pc, #128]	; (800496c <TIM_Base_SetConfig+0xf0>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d00b      	beq.n	8004906 <TIM_Base_SetConfig+0x8a>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a1f      	ldr	r2, [pc, #124]	; (8004970 <TIM_Base_SetConfig+0xf4>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d007      	beq.n	8004906 <TIM_Base_SetConfig+0x8a>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a1e      	ldr	r2, [pc, #120]	; (8004974 <TIM_Base_SetConfig+0xf8>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d003      	beq.n	8004906 <TIM_Base_SetConfig+0x8a>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a1d      	ldr	r2, [pc, #116]	; (8004978 <TIM_Base_SetConfig+0xfc>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d108      	bne.n	8004918 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800490c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	4313      	orrs	r3, r2
 8004916:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	695b      	ldr	r3, [r3, #20]
 8004922:	4313      	orrs	r3, r2
 8004924:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68fa      	ldr	r2, [r7, #12]
 800492a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	689a      	ldr	r2, [r3, #8]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4a08      	ldr	r2, [pc, #32]	; (8004960 <TIM_Base_SetConfig+0xe4>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d103      	bne.n	800494c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	691a      	ldr	r2, [r3, #16]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	615a      	str	r2, [r3, #20]
}
 8004952:	bf00      	nop
 8004954:	3714      	adds	r7, #20
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	40010000 	.word	0x40010000
 8004964:	40000400 	.word	0x40000400
 8004968:	40000800 	.word	0x40000800
 800496c:	40000c00 	.word	0x40000c00
 8004970:	40014000 	.word	0x40014000
 8004974:	40014400 	.word	0x40014400
 8004978:	40014800 	.word	0x40014800

0800497c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800497c:	b480      	push	{r7}
 800497e:	b087      	sub	sp, #28
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	f023 0201 	bic.w	r2, r3, #1
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f023 0303 	bic.w	r3, r3, #3
 80049b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	f023 0302 	bic.w	r3, r3, #2
 80049c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a1c      	ldr	r2, [pc, #112]	; (8004a44 <TIM_OC1_SetConfig+0xc8>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d10c      	bne.n	80049f2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f023 0308 	bic.w	r3, r3, #8
 80049de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	f023 0304 	bic.w	r3, r3, #4
 80049f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a13      	ldr	r2, [pc, #76]	; (8004a44 <TIM_OC1_SetConfig+0xc8>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d111      	bne.n	8004a1e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	693a      	ldr	r2, [r7, #16]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	693a      	ldr	r2, [r7, #16]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	693a      	ldr	r2, [r7, #16]
 8004a22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	685a      	ldr	r2, [r3, #4]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	621a      	str	r2, [r3, #32]
}
 8004a38:	bf00      	nop
 8004a3a:	371c      	adds	r7, #28
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr
 8004a44:	40010000 	.word	0x40010000

08004a48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b087      	sub	sp, #28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	f023 0210 	bic.w	r2, r3, #16
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a1b      	ldr	r3, [r3, #32]
 8004a62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	021b      	lsls	r3, r3, #8
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f023 0320 	bic.w	r3, r3, #32
 8004a92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	011b      	lsls	r3, r3, #4
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a1e      	ldr	r2, [pc, #120]	; (8004b1c <TIM_OC2_SetConfig+0xd4>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d10d      	bne.n	8004ac4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004aae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	011b      	lsls	r3, r3, #4
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ac2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a15      	ldr	r2, [pc, #84]	; (8004b1c <TIM_OC2_SetConfig+0xd4>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d113      	bne.n	8004af4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ad2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ada:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	695b      	ldr	r3, [r3, #20]
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	693a      	ldr	r2, [r7, #16]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	68fa      	ldr	r2, [r7, #12]
 8004afe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	685a      	ldr	r2, [r3, #4]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	621a      	str	r2, [r3, #32]
}
 8004b0e:	bf00      	nop
 8004b10:	371c      	adds	r7, #28
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	40010000 	.word	0x40010000

08004b20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b087      	sub	sp, #28
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a1b      	ldr	r3, [r3, #32]
 8004b3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	69db      	ldr	r3, [r3, #28]
 8004b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f023 0303 	bic.w	r3, r3, #3
 8004b56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68fa      	ldr	r2, [r7, #12]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	021b      	lsls	r3, r3, #8
 8004b70:	697a      	ldr	r2, [r7, #20]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a1d      	ldr	r2, [pc, #116]	; (8004bf0 <TIM_OC3_SetConfig+0xd0>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d10d      	bne.n	8004b9a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	021b      	lsls	r3, r3, #8
 8004b8c:	697a      	ldr	r2, [r7, #20]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a14      	ldr	r2, [pc, #80]	; (8004bf0 <TIM_OC3_SetConfig+0xd0>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d113      	bne.n	8004bca <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ba8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	011b      	lsls	r3, r3, #4
 8004bb8:	693a      	ldr	r2, [r7, #16]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	011b      	lsls	r3, r3, #4
 8004bc4:	693a      	ldr	r2, [r7, #16]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	697a      	ldr	r2, [r7, #20]
 8004be2:	621a      	str	r2, [r3, #32]
}
 8004be4:	bf00      	nop
 8004be6:	371c      	adds	r7, #28
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr
 8004bf0:	40010000 	.word	0x40010000

08004bf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b087      	sub	sp, #28
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a1b      	ldr	r3, [r3, #32]
 8004c02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a1b      	ldr	r3, [r3, #32]
 8004c0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	021b      	lsls	r3, r3, #8
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	031b      	lsls	r3, r3, #12
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a10      	ldr	r2, [pc, #64]	; (8004c90 <TIM_OC4_SetConfig+0x9c>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d109      	bne.n	8004c68 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	695b      	ldr	r3, [r3, #20]
 8004c60:	019b      	lsls	r3, r3, #6
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68fa      	ldr	r2, [r7, #12]
 8004c72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	685a      	ldr	r2, [r3, #4]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	693a      	ldr	r2, [r7, #16]
 8004c80:	621a      	str	r2, [r3, #32]
}
 8004c82:	bf00      	nop
 8004c84:	371c      	adds	r7, #28
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	40010000 	.word	0x40010000

08004c94 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b087      	sub	sp, #28
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	607a      	str	r2, [r7, #4]
 8004ca0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	f023 0201 	bic.w	r2, r3, #1
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	699b      	ldr	r3, [r3, #24]
 8004cb2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6a1b      	ldr	r3, [r3, #32]
 8004cb8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	4a24      	ldr	r2, [pc, #144]	; (8004d50 <TIM_TI1_SetConfig+0xbc>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d013      	beq.n	8004cea <TIM_TI1_SetConfig+0x56>
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cc8:	d00f      	beq.n	8004cea <TIM_TI1_SetConfig+0x56>
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	4a21      	ldr	r2, [pc, #132]	; (8004d54 <TIM_TI1_SetConfig+0xc0>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d00b      	beq.n	8004cea <TIM_TI1_SetConfig+0x56>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	4a20      	ldr	r2, [pc, #128]	; (8004d58 <TIM_TI1_SetConfig+0xc4>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d007      	beq.n	8004cea <TIM_TI1_SetConfig+0x56>
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	4a1f      	ldr	r2, [pc, #124]	; (8004d5c <TIM_TI1_SetConfig+0xc8>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d003      	beq.n	8004cea <TIM_TI1_SetConfig+0x56>
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	4a1e      	ldr	r2, [pc, #120]	; (8004d60 <TIM_TI1_SetConfig+0xcc>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d101      	bne.n	8004cee <TIM_TI1_SetConfig+0x5a>
 8004cea:	2301      	movs	r3, #1
 8004cec:	e000      	b.n	8004cf0 <TIM_TI1_SetConfig+0x5c>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d008      	beq.n	8004d06 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	f023 0303 	bic.w	r3, r3, #3
 8004cfa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	617b      	str	r3, [r7, #20]
 8004d04:	e003      	b.n	8004d0e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	f043 0301 	orr.w	r3, r3, #1
 8004d0c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	011b      	lsls	r3, r3, #4
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	697a      	ldr	r2, [r7, #20]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	f023 030a 	bic.w	r3, r3, #10
 8004d28:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	f003 030a 	and.w	r3, r3, #10
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	697a      	ldr	r2, [r7, #20]
 8004d3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	621a      	str	r2, [r3, #32]
}
 8004d42:	bf00      	nop
 8004d44:	371c      	adds	r7, #28
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	40010000 	.word	0x40010000
 8004d54:	40000400 	.word	0x40000400
 8004d58:	40000800 	.word	0x40000800
 8004d5c:	40000c00 	.word	0x40000c00
 8004d60:	40014000 	.word	0x40014000

08004d64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b087      	sub	sp, #28
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6a1b      	ldr	r3, [r3, #32]
 8004d74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	f023 0201 	bic.w	r2, r3, #1
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	011b      	lsls	r3, r3, #4
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	f023 030a 	bic.w	r3, r3, #10
 8004da0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	693a      	ldr	r2, [r7, #16]
 8004dae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	621a      	str	r2, [r3, #32]
}
 8004db6:	bf00      	nop
 8004db8:	371c      	adds	r7, #28
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr

08004dc2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004dc2:	b480      	push	{r7}
 8004dc4:	b087      	sub	sp, #28
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	60f8      	str	r0, [r7, #12]
 8004dca:	60b9      	str	r1, [r7, #8]
 8004dcc:	607a      	str	r2, [r7, #4]
 8004dce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	f023 0210 	bic.w	r2, r3, #16
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	699b      	ldr	r3, [r3, #24]
 8004de0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6a1b      	ldr	r3, [r3, #32]
 8004de6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	021b      	lsls	r3, r3, #8
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	031b      	lsls	r3, r3, #12
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e14:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	011b      	lsls	r3, r3, #4
 8004e1a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004e1e:	693a      	ldr	r2, [r7, #16]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	621a      	str	r2, [r3, #32]
}
 8004e30:	bf00      	nop
 8004e32:	371c      	adds	r7, #28
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b087      	sub	sp, #28
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6a1b      	ldr	r3, [r3, #32]
 8004e4c:	f023 0210 	bic.w	r2, r3, #16
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	6a1b      	ldr	r3, [r3, #32]
 8004e5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e66:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	031b      	lsls	r3, r3, #12
 8004e6c:	697a      	ldr	r2, [r7, #20]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	693a      	ldr	r2, [r7, #16]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	693a      	ldr	r2, [r7, #16]
 8004e8e:	621a      	str	r2, [r3, #32]
}
 8004e90:	bf00      	nop
 8004e92:	371c      	adds	r7, #28
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b087      	sub	sp, #28
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	607a      	str	r2, [r7, #4]
 8004ea8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	69db      	ldr	r3, [r3, #28]
 8004eba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6a1b      	ldr	r3, [r3, #32]
 8004ec0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	f023 0303 	bic.w	r3, r3, #3
 8004ec8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004eca:	697a      	ldr	r2, [r7, #20]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ed8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	011b      	lsls	r3, r3, #4
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	697a      	ldr	r2, [r7, #20]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004eec:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	021b      	lsls	r3, r3, #8
 8004ef2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004ef6:	693a      	ldr	r2, [r7, #16]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	697a      	ldr	r2, [r7, #20]
 8004f00:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	693a      	ldr	r2, [r7, #16]
 8004f06:	621a      	str	r2, [r3, #32]
}
 8004f08:	bf00      	nop
 8004f0a:	371c      	adds	r7, #28
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b087      	sub	sp, #28
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
 8004f20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	69db      	ldr	r3, [r3, #28]
 8004f32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6a1b      	ldr	r3, [r3, #32]
 8004f38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f40:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	021b      	lsls	r3, r3, #8
 8004f46:	697a      	ldr	r2, [r7, #20]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f52:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	031b      	lsls	r3, r3, #12
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	697a      	ldr	r2, [r7, #20]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004f66:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	031b      	lsls	r3, r3, #12
 8004f6c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004f70:	693a      	ldr	r2, [r7, #16]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	697a      	ldr	r2, [r7, #20]
 8004f7a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	621a      	str	r2, [r3, #32]
}
 8004f82:	bf00      	nop
 8004f84:	371c      	adds	r7, #28
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr

08004f8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f8e:	b480      	push	{r7}
 8004f90:	b085      	sub	sp, #20
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
 8004f96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fa4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fa6:	683a      	ldr	r2, [r7, #0]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	f043 0307 	orr.w	r3, r3, #7
 8004fb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	609a      	str	r2, [r3, #8]
}
 8004fb8:	bf00      	nop
 8004fba:	3714      	adds	r7, #20
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b087      	sub	sp, #28
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	60b9      	str	r1, [r7, #8]
 8004fce:	607a      	str	r2, [r7, #4]
 8004fd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	021a      	lsls	r2, r3, #8
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	431a      	orrs	r2, r3
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	697a      	ldr	r2, [r7, #20]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	697a      	ldr	r2, [r7, #20]
 8004ff6:	609a      	str	r2, [r3, #8]
}
 8004ff8:	bf00      	nop
 8004ffa:	371c      	adds	r7, #28
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005004:	b480      	push	{r7}
 8005006:	b087      	sub	sp, #28
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	f003 031f 	and.w	r3, r3, #31
 8005016:	2201      	movs	r2, #1
 8005018:	fa02 f303 	lsl.w	r3, r2, r3
 800501c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6a1a      	ldr	r2, [r3, #32]
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	43db      	mvns	r3, r3
 8005026:	401a      	ands	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6a1a      	ldr	r2, [r3, #32]
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	f003 031f 	and.w	r3, r3, #31
 8005036:	6879      	ldr	r1, [r7, #4]
 8005038:	fa01 f303 	lsl.w	r3, r1, r3
 800503c:	431a      	orrs	r2, r3
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	621a      	str	r2, [r3, #32]
}
 8005042:	bf00      	nop
 8005044:	371c      	adds	r7, #28
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
	...

08005050 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005050:	b480      	push	{r7}
 8005052:	b085      	sub	sp, #20
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005060:	2b01      	cmp	r3, #1
 8005062:	d101      	bne.n	8005068 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005064:	2302      	movs	r3, #2
 8005066:	e050      	b.n	800510a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2202      	movs	r2, #2
 8005074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800508e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	68fa      	ldr	r2, [r7, #12]
 8005096:	4313      	orrs	r3, r2
 8005098:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a1c      	ldr	r2, [pc, #112]	; (8005118 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d018      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050b4:	d013      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a18      	ldr	r2, [pc, #96]	; (800511c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d00e      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a16      	ldr	r2, [pc, #88]	; (8005120 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d009      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a15      	ldr	r2, [pc, #84]	; (8005124 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d004      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a13      	ldr	r2, [pc, #76]	; (8005128 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d10c      	bne.n	80050f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3714      	adds	r7, #20
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	40010000 	.word	0x40010000
 800511c:	40000400 	.word	0x40000400
 8005120:	40000800 	.word	0x40000800
 8005124:	40000c00 	.word	0x40000c00
 8005128:	40014000 	.word	0x40014000

0800512c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800512c:	b480      	push	{r7}
 800512e:	b085      	sub	sp, #20
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005136:	2300      	movs	r3, #0
 8005138:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005140:	2b01      	cmp	r3, #1
 8005142:	d101      	bne.n	8005148 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005144:	2302      	movs	r3, #2
 8005146:	e03d      	b.n	80051c4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	4313      	orrs	r3, r2
 800515c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	4313      	orrs	r3, r2
 800516a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	4313      	orrs	r3, r2
 8005178:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4313      	orrs	r3, r2
 8005186:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	691b      	ldr	r3, [r3, #16]
 8005192:	4313      	orrs	r3, r2
 8005194:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	69db      	ldr	r3, [r3, #28]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051c2:	2300      	movs	r3, #0
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3714      	adds	r7, #20
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051ec:	bf00      	nop
 80051ee:	370c      	adds	r7, #12
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d101      	bne.n	800520a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e03f      	b.n	800528a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005210:	b2db      	uxtb	r3, r3
 8005212:	2b00      	cmp	r3, #0
 8005214:	d106      	bne.n	8005224 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f7fd fa96 	bl	8002750 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2224      	movs	r2, #36	; 0x24
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68da      	ldr	r2, [r3, #12]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800523a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	f000 fddf 	bl	8005e00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	691a      	ldr	r2, [r3, #16]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005250:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	695a      	ldr	r2, [r3, #20]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005260:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68da      	ldr	r2, [r3, #12]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005270:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2220      	movs	r2, #32
 800527c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2220      	movs	r2, #32
 8005284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3708      	adds	r7, #8
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005292:	b580      	push	{r7, lr}
 8005294:	b08a      	sub	sp, #40	; 0x28
 8005296:	af02      	add	r7, sp, #8
 8005298:	60f8      	str	r0, [r7, #12]
 800529a:	60b9      	str	r1, [r7, #8]
 800529c:	603b      	str	r3, [r7, #0]
 800529e:	4613      	mov	r3, r2
 80052a0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052a2:	2300      	movs	r3, #0
 80052a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	2b20      	cmp	r3, #32
 80052b0:	d17c      	bne.n	80053ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d002      	beq.n	80052be <HAL_UART_Transmit+0x2c>
 80052b8:	88fb      	ldrh	r3, [r7, #6]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d101      	bne.n	80052c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e075      	b.n	80053ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d101      	bne.n	80052d0 <HAL_UART_Transmit+0x3e>
 80052cc:	2302      	movs	r3, #2
 80052ce:	e06e      	b.n	80053ae <HAL_UART_Transmit+0x11c>
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2221      	movs	r2, #33	; 0x21
 80052e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052e6:	f7fd fb41 	bl	800296c <HAL_GetTick>
 80052ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	88fa      	ldrh	r2, [r7, #6]
 80052f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	88fa      	ldrh	r2, [r7, #6]
 80052f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005300:	d108      	bne.n	8005314 <HAL_UART_Transmit+0x82>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d104      	bne.n	8005314 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800530a:	2300      	movs	r3, #0
 800530c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	61bb      	str	r3, [r7, #24]
 8005312:	e003      	b.n	800531c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005318:	2300      	movs	r3, #0
 800531a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005324:	e02a      	b.n	800537c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	9300      	str	r3, [sp, #0]
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	2200      	movs	r2, #0
 800532e:	2180      	movs	r1, #128	; 0x80
 8005330:	68f8      	ldr	r0, [r7, #12]
 8005332:	f000 fb1f 	bl	8005974 <UART_WaitOnFlagUntilTimeout>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d001      	beq.n	8005340 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e036      	b.n	80053ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d10b      	bne.n	800535e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	881b      	ldrh	r3, [r3, #0]
 800534a:	461a      	mov	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005354:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	3302      	adds	r3, #2
 800535a:	61bb      	str	r3, [r7, #24]
 800535c:	e007      	b.n	800536e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	781a      	ldrb	r2, [r3, #0]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	3301      	adds	r3, #1
 800536c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005372:	b29b      	uxth	r3, r3
 8005374:	3b01      	subs	r3, #1
 8005376:	b29a      	uxth	r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005380:	b29b      	uxth	r3, r3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1cf      	bne.n	8005326 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	9300      	str	r3, [sp, #0]
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	2200      	movs	r2, #0
 800538e:	2140      	movs	r1, #64	; 0x40
 8005390:	68f8      	ldr	r0, [r7, #12]
 8005392:	f000 faef 	bl	8005974 <UART_WaitOnFlagUntilTimeout>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d001      	beq.n	80053a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e006      	b.n	80053ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2220      	movs	r2, #32
 80053a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80053a8:	2300      	movs	r3, #0
 80053aa:	e000      	b.n	80053ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80053ac:	2302      	movs	r3, #2
  }
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3720      	adds	r7, #32
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b084      	sub	sp, #16
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	60f8      	str	r0, [r7, #12]
 80053be:	60b9      	str	r1, [r7, #8]
 80053c0:	4613      	mov	r3, r2
 80053c2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	2b20      	cmp	r3, #32
 80053ce:	d11d      	bne.n	800540c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d002      	beq.n	80053dc <HAL_UART_Receive_IT+0x26>
 80053d6:	88fb      	ldrh	r3, [r7, #6]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d101      	bne.n	80053e0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e016      	b.n	800540e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d101      	bne.n	80053ee <HAL_UART_Receive_IT+0x38>
 80053ea:	2302      	movs	r3, #2
 80053ec:	e00f      	b.n	800540e <HAL_UART_Receive_IT+0x58>
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2201      	movs	r2, #1
 80053f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2200      	movs	r2, #0
 80053fa:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80053fc:	88fb      	ldrh	r3, [r7, #6]
 80053fe:	461a      	mov	r2, r3
 8005400:	68b9      	ldr	r1, [r7, #8]
 8005402:	68f8      	ldr	r0, [r7, #12]
 8005404:	f000 fb24 	bl	8005a50 <UART_Start_Receive_IT>
 8005408:	4603      	mov	r3, r0
 800540a:	e000      	b.n	800540e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800540c:	2302      	movs	r3, #2
  }
}
 800540e:	4618      	mov	r0, r3
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
	...

08005418 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b0ba      	sub	sp, #232	; 0xe8
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800543e:	2300      	movs	r3, #0
 8005440:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005444:	2300      	movs	r3, #0
 8005446:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800544a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800544e:	f003 030f 	and.w	r3, r3, #15
 8005452:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005456:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800545a:	2b00      	cmp	r3, #0
 800545c:	d10f      	bne.n	800547e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800545e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005462:	f003 0320 	and.w	r3, r3, #32
 8005466:	2b00      	cmp	r3, #0
 8005468:	d009      	beq.n	800547e <HAL_UART_IRQHandler+0x66>
 800546a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800546e:	f003 0320 	and.w	r3, r3, #32
 8005472:	2b00      	cmp	r3, #0
 8005474:	d003      	beq.n	800547e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 fc07 	bl	8005c8a <UART_Receive_IT>
      return;
 800547c:	e256      	b.n	800592c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800547e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005482:	2b00      	cmp	r3, #0
 8005484:	f000 80de 	beq.w	8005644 <HAL_UART_IRQHandler+0x22c>
 8005488:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800548c:	f003 0301 	and.w	r3, r3, #1
 8005490:	2b00      	cmp	r3, #0
 8005492:	d106      	bne.n	80054a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005498:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800549c:	2b00      	cmp	r3, #0
 800549e:	f000 80d1 	beq.w	8005644 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80054a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00b      	beq.n	80054c6 <HAL_UART_IRQHandler+0xae>
 80054ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d005      	beq.n	80054c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054be:	f043 0201 	orr.w	r2, r3, #1
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054ca:	f003 0304 	and.w	r3, r3, #4
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00b      	beq.n	80054ea <HAL_UART_IRQHandler+0xd2>
 80054d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054d6:	f003 0301 	and.w	r3, r3, #1
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d005      	beq.n	80054ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e2:	f043 0202 	orr.w	r2, r3, #2
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054ee:	f003 0302 	and.w	r3, r3, #2
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d00b      	beq.n	800550e <HAL_UART_IRQHandler+0xf6>
 80054f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054fa:	f003 0301 	and.w	r3, r3, #1
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d005      	beq.n	800550e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005506:	f043 0204 	orr.w	r2, r3, #4
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800550e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005512:	f003 0308 	and.w	r3, r3, #8
 8005516:	2b00      	cmp	r3, #0
 8005518:	d011      	beq.n	800553e <HAL_UART_IRQHandler+0x126>
 800551a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800551e:	f003 0320 	and.w	r3, r3, #32
 8005522:	2b00      	cmp	r3, #0
 8005524:	d105      	bne.n	8005532 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005526:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b00      	cmp	r3, #0
 8005530:	d005      	beq.n	800553e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005536:	f043 0208 	orr.w	r2, r3, #8
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005542:	2b00      	cmp	r3, #0
 8005544:	f000 81ed 	beq.w	8005922 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005548:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800554c:	f003 0320 	and.w	r3, r3, #32
 8005550:	2b00      	cmp	r3, #0
 8005552:	d008      	beq.n	8005566 <HAL_UART_IRQHandler+0x14e>
 8005554:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005558:	f003 0320 	and.w	r3, r3, #32
 800555c:	2b00      	cmp	r3, #0
 800555e:	d002      	beq.n	8005566 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f000 fb92 	bl	8005c8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	695b      	ldr	r3, [r3, #20]
 800556c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005570:	2b40      	cmp	r3, #64	; 0x40
 8005572:	bf0c      	ite	eq
 8005574:	2301      	moveq	r3, #1
 8005576:	2300      	movne	r3, #0
 8005578:	b2db      	uxtb	r3, r3
 800557a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005582:	f003 0308 	and.w	r3, r3, #8
 8005586:	2b00      	cmp	r3, #0
 8005588:	d103      	bne.n	8005592 <HAL_UART_IRQHandler+0x17a>
 800558a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800558e:	2b00      	cmp	r3, #0
 8005590:	d04f      	beq.n	8005632 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 fa9a 	bl	8005acc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a2:	2b40      	cmp	r3, #64	; 0x40
 80055a4:	d141      	bne.n	800562a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	3314      	adds	r3, #20
 80055ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80055b4:	e853 3f00 	ldrex	r3, [r3]
 80055b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80055bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80055c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	3314      	adds	r3, #20
 80055ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80055d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80055d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80055de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80055e2:	e841 2300 	strex	r3, r2, [r1]
 80055e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80055ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d1d9      	bne.n	80055a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d013      	beq.n	8005622 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055fe:	4a7d      	ldr	r2, [pc, #500]	; (80057f4 <HAL_UART_IRQHandler+0x3dc>)
 8005600:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005606:	4618      	mov	r0, r3
 8005608:	f7fd fb61 	bl	8002cce <HAL_DMA_Abort_IT>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d016      	beq.n	8005640 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005616:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800561c:	4610      	mov	r0, r2
 800561e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005620:	e00e      	b.n	8005640 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 f990 	bl	8005948 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005628:	e00a      	b.n	8005640 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f98c 	bl	8005948 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005630:	e006      	b.n	8005640 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f988 	bl	8005948 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800563e:	e170      	b.n	8005922 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005640:	bf00      	nop
    return;
 8005642:	e16e      	b.n	8005922 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005648:	2b01      	cmp	r3, #1
 800564a:	f040 814a 	bne.w	80058e2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800564e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005652:	f003 0310 	and.w	r3, r3, #16
 8005656:	2b00      	cmp	r3, #0
 8005658:	f000 8143 	beq.w	80058e2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800565c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005660:	f003 0310 	and.w	r3, r3, #16
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 813c 	beq.w	80058e2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800566a:	2300      	movs	r3, #0
 800566c:	60bb      	str	r3, [r7, #8]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	60bb      	str	r3, [r7, #8]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	60bb      	str	r3, [r7, #8]
 800567e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800568a:	2b40      	cmp	r3, #64	; 0x40
 800568c:	f040 80b4 	bne.w	80057f8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800569c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	f000 8140 	beq.w	8005926 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80056aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80056ae:	429a      	cmp	r2, r3
 80056b0:	f080 8139 	bcs.w	8005926 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80056ba:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c0:	69db      	ldr	r3, [r3, #28]
 80056c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056c6:	f000 8088 	beq.w	80057da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	330c      	adds	r3, #12
 80056d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80056d8:	e853 3f00 	ldrex	r3, [r3]
 80056dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80056e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80056e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	330c      	adds	r3, #12
 80056f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80056f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80056fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005702:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005706:	e841 2300 	strex	r3, r2, [r1]
 800570a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800570e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1d9      	bne.n	80056ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	3314      	adds	r3, #20
 800571c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005720:	e853 3f00 	ldrex	r3, [r3]
 8005724:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005726:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005728:	f023 0301 	bic.w	r3, r3, #1
 800572c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	3314      	adds	r3, #20
 8005736:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800573a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800573e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005740:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005742:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005746:	e841 2300 	strex	r3, r2, [r1]
 800574a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800574c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1e1      	bne.n	8005716 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	3314      	adds	r3, #20
 8005758:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800575c:	e853 3f00 	ldrex	r3, [r3]
 8005760:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005762:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005764:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005768:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	3314      	adds	r3, #20
 8005772:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005776:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005778:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800577c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800577e:	e841 2300 	strex	r3, r2, [r1]
 8005782:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005784:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1e3      	bne.n	8005752 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2220      	movs	r2, #32
 800578e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	330c      	adds	r3, #12
 800579e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057a2:	e853 3f00 	ldrex	r3, [r3]
 80057a6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80057a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057aa:	f023 0310 	bic.w	r3, r3, #16
 80057ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	330c      	adds	r3, #12
 80057b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80057bc:	65ba      	str	r2, [r7, #88]	; 0x58
 80057be:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80057c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80057c4:	e841 2300 	strex	r3, r2, [r1]
 80057c8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80057ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1e3      	bne.n	8005798 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d4:	4618      	mov	r0, r3
 80057d6:	f7fd fa0a 	bl	8002bee <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	4619      	mov	r1, r3
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 f8b6 	bl	800595c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80057f0:	e099      	b.n	8005926 <HAL_UART_IRQHandler+0x50e>
 80057f2:	bf00      	nop
 80057f4:	08005b93 	.word	0x08005b93
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005800:	b29b      	uxth	r3, r3
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800580c:	b29b      	uxth	r3, r3
 800580e:	2b00      	cmp	r3, #0
 8005810:	f000 808b 	beq.w	800592a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005814:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005818:	2b00      	cmp	r3, #0
 800581a:	f000 8086 	beq.w	800592a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	330c      	adds	r3, #12
 8005824:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005828:	e853 3f00 	ldrex	r3, [r3]
 800582c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800582e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005830:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005834:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	330c      	adds	r3, #12
 800583e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005842:	647a      	str	r2, [r7, #68]	; 0x44
 8005844:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005846:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005848:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800584a:	e841 2300 	strex	r3, r2, [r1]
 800584e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005850:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1e3      	bne.n	800581e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	3314      	adds	r3, #20
 800585c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005860:	e853 3f00 	ldrex	r3, [r3]
 8005864:	623b      	str	r3, [r7, #32]
   return(result);
 8005866:	6a3b      	ldr	r3, [r7, #32]
 8005868:	f023 0301 	bic.w	r3, r3, #1
 800586c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	3314      	adds	r3, #20
 8005876:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800587a:	633a      	str	r2, [r7, #48]	; 0x30
 800587c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005880:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005882:	e841 2300 	strex	r3, r2, [r1]
 8005886:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1e3      	bne.n	8005856 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2220      	movs	r2, #32
 8005892:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2200      	movs	r2, #0
 800589a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	330c      	adds	r3, #12
 80058a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	e853 3f00 	ldrex	r3, [r3]
 80058aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f023 0310 	bic.w	r3, r3, #16
 80058b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	330c      	adds	r3, #12
 80058bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80058c0:	61fa      	str	r2, [r7, #28]
 80058c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c4:	69b9      	ldr	r1, [r7, #24]
 80058c6:	69fa      	ldr	r2, [r7, #28]
 80058c8:	e841 2300 	strex	r3, r2, [r1]
 80058cc:	617b      	str	r3, [r7, #20]
   return(result);
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1e3      	bne.n	800589c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80058d8:	4619      	mov	r1, r3
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 f83e 	bl	800595c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058e0:	e023      	b.n	800592a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d009      	beq.n	8005902 <HAL_UART_IRQHandler+0x4ea>
 80058ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d003      	beq.n	8005902 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f000 f95d 	bl	8005bba <UART_Transmit_IT>
    return;
 8005900:	e014      	b.n	800592c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005906:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00e      	beq.n	800592c <HAL_UART_IRQHandler+0x514>
 800590e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005916:	2b00      	cmp	r3, #0
 8005918:	d008      	beq.n	800592c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f99d 	bl	8005c5a <UART_EndTransmit_IT>
    return;
 8005920:	e004      	b.n	800592c <HAL_UART_IRQHandler+0x514>
    return;
 8005922:	bf00      	nop
 8005924:	e002      	b.n	800592c <HAL_UART_IRQHandler+0x514>
      return;
 8005926:	bf00      	nop
 8005928:	e000      	b.n	800592c <HAL_UART_IRQHandler+0x514>
      return;
 800592a:	bf00      	nop
  }
}
 800592c:	37e8      	adds	r7, #232	; 0xe8
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop

08005934 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800593c:	bf00      	nop
 800593e:	370c      	adds	r7, #12
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr

08005948 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005948:	b480      	push	{r7}
 800594a:	b083      	sub	sp, #12
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005950:	bf00      	nop
 8005952:	370c      	adds	r7, #12
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr

0800595c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	460b      	mov	r3, r1
 8005966:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005968:	bf00      	nop
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b090      	sub	sp, #64	; 0x40
 8005978:	af00      	add	r7, sp, #0
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	603b      	str	r3, [r7, #0]
 8005980:	4613      	mov	r3, r2
 8005982:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005984:	e050      	b.n	8005a28 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005986:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800598c:	d04c      	beq.n	8005a28 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800598e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005990:	2b00      	cmp	r3, #0
 8005992:	d007      	beq.n	80059a4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005994:	f7fc ffea 	bl	800296c <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d241      	bcs.n	8005a28 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	330c      	adds	r3, #12
 80059aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ae:	e853 3f00 	ldrex	r3, [r3]
 80059b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80059ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	330c      	adds	r3, #12
 80059c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80059c4:	637a      	str	r2, [r7, #52]	; 0x34
 80059c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059cc:	e841 2300 	strex	r3, r2, [r1]
 80059d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80059d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d1e5      	bne.n	80059a4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	3314      	adds	r3, #20
 80059de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	e853 3f00 	ldrex	r3, [r3]
 80059e6:	613b      	str	r3, [r7, #16]
   return(result);
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	f023 0301 	bic.w	r3, r3, #1
 80059ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	3314      	adds	r3, #20
 80059f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80059f8:	623a      	str	r2, [r7, #32]
 80059fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fc:	69f9      	ldr	r1, [r7, #28]
 80059fe:	6a3a      	ldr	r2, [r7, #32]
 8005a00:	e841 2300 	strex	r3, r2, [r1]
 8005a04:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d1e5      	bne.n	80059d8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2220      	movs	r2, #32
 8005a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2220      	movs	r2, #32
 8005a18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e00f      	b.n	8005a48 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	4013      	ands	r3, r2
 8005a32:	68ba      	ldr	r2, [r7, #8]
 8005a34:	429a      	cmp	r2, r3
 8005a36:	bf0c      	ite	eq
 8005a38:	2301      	moveq	r3, #1
 8005a3a:	2300      	movne	r3, #0
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	461a      	mov	r2, r3
 8005a40:	79fb      	ldrb	r3, [r7, #7]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d09f      	beq.n	8005986 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3740      	adds	r7, #64	; 0x40
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b085      	sub	sp, #20
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	60b9      	str	r1, [r7, #8]
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	68ba      	ldr	r2, [r7, #8]
 8005a62:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	88fa      	ldrh	r2, [r7, #6]
 8005a68:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	88fa      	ldrh	r2, [r7, #6]
 8005a6e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2222      	movs	r2, #34	; 0x22
 8005a7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d007      	beq.n	8005a9e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68da      	ldr	r2, [r3, #12]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a9c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	695a      	ldr	r2, [r3, #20]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f042 0201 	orr.w	r2, r2, #1
 8005aac:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68da      	ldr	r2, [r3, #12]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f042 0220 	orr.w	r2, r2, #32
 8005abc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005abe:	2300      	movs	r3, #0
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3714      	adds	r7, #20
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr

08005acc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b095      	sub	sp, #84	; 0x54
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	330c      	adds	r3, #12
 8005ada:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005adc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ade:	e853 3f00 	ldrex	r3, [r3]
 8005ae2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ae6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005aea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	330c      	adds	r3, #12
 8005af2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005af4:	643a      	str	r2, [r7, #64]	; 0x40
 8005af6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005afa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005afc:	e841 2300 	strex	r3, r2, [r1]
 8005b00:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d1e5      	bne.n	8005ad4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	3314      	adds	r3, #20
 8005b0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b10:	6a3b      	ldr	r3, [r7, #32]
 8005b12:	e853 3f00 	ldrex	r3, [r3]
 8005b16:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b18:	69fb      	ldr	r3, [r7, #28]
 8005b1a:	f023 0301 	bic.w	r3, r3, #1
 8005b1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	3314      	adds	r3, #20
 8005b26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b30:	e841 2300 	strex	r3, r2, [r1]
 8005b34:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1e5      	bne.n	8005b08 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d119      	bne.n	8005b78 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	330c      	adds	r3, #12
 8005b4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	e853 3f00 	ldrex	r3, [r3]
 8005b52:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	f023 0310 	bic.w	r3, r3, #16
 8005b5a:	647b      	str	r3, [r7, #68]	; 0x44
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	330c      	adds	r3, #12
 8005b62:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b64:	61ba      	str	r2, [r7, #24]
 8005b66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b68:	6979      	ldr	r1, [r7, #20]
 8005b6a:	69ba      	ldr	r2, [r7, #24]
 8005b6c:	e841 2300 	strex	r3, r2, [r1]
 8005b70:	613b      	str	r3, [r7, #16]
   return(result);
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d1e5      	bne.n	8005b44 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2220      	movs	r2, #32
 8005b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005b86:	bf00      	nop
 8005b88:	3754      	adds	r7, #84	; 0x54
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr

08005b92 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b92:	b580      	push	{r7, lr}
 8005b94:	b084      	sub	sp, #16
 8005b96:	af00      	add	r7, sp, #0
 8005b98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b9e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005bac:	68f8      	ldr	r0, [r7, #12]
 8005bae:	f7ff fecb 	bl	8005948 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bb2:	bf00      	nop
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b085      	sub	sp, #20
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b21      	cmp	r3, #33	; 0x21
 8005bcc:	d13e      	bne.n	8005c4c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bd6:	d114      	bne.n	8005c02 <UART_Transmit_IT+0x48>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d110      	bne.n	8005c02 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a1b      	ldr	r3, [r3, #32]
 8005be4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	881b      	ldrh	r3, [r3, #0]
 8005bea:	461a      	mov	r2, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bf4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	1c9a      	adds	r2, r3, #2
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	621a      	str	r2, [r3, #32]
 8005c00:	e008      	b.n	8005c14 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	1c59      	adds	r1, r3, #1
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	6211      	str	r1, [r2, #32]
 8005c0c:	781a      	ldrb	r2, [r3, #0]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	4619      	mov	r1, r3
 8005c22:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10f      	bne.n	8005c48 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68da      	ldr	r2, [r3, #12]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c36:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	68da      	ldr	r2, [r3, #12]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c46:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	e000      	b.n	8005c4e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c4c:	2302      	movs	r3, #2
  }
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3714      	adds	r7, #20
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr

08005c5a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	b082      	sub	sp, #8
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c70:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2220      	movs	r2, #32
 8005c76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f7ff fe5a 	bl	8005934 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c80:	2300      	movs	r3, #0
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3708      	adds	r7, #8
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}

08005c8a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c8a:	b580      	push	{r7, lr}
 8005c8c:	b08c      	sub	sp, #48	; 0x30
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	2b22      	cmp	r3, #34	; 0x22
 8005c9c:	f040 80ab 	bne.w	8005df6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ca8:	d117      	bne.n	8005cda <UART_Receive_IT+0x50>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d113      	bne.n	8005cda <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cc8:	b29a      	uxth	r2, r3
 8005cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ccc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd2:	1c9a      	adds	r2, r3, #2
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	629a      	str	r2, [r3, #40]	; 0x28
 8005cd8:	e026      	b.n	8005d28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cde:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cec:	d007      	beq.n	8005cfe <UART_Receive_IT+0x74>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d10a      	bne.n	8005d0c <UART_Receive_IT+0x82>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d106      	bne.n	8005d0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	b2da      	uxtb	r2, r3
 8005d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d08:	701a      	strb	r2, [r3, #0]
 8005d0a:	e008      	b.n	8005d1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d18:	b2da      	uxtb	r2, r3
 8005d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d22:	1c5a      	adds	r2, r3, #1
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	3b01      	subs	r3, #1
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	4619      	mov	r1, r3
 8005d36:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d15a      	bne.n	8005df2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68da      	ldr	r2, [r3, #12]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f022 0220 	bic.w	r2, r2, #32
 8005d4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	68da      	ldr	r2, [r3, #12]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	695a      	ldr	r2, [r3, #20]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f022 0201 	bic.w	r2, r2, #1
 8005d6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2220      	movs	r2, #32
 8005d70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d135      	bne.n	8005de8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	330c      	adds	r3, #12
 8005d88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	e853 3f00 	ldrex	r3, [r3]
 8005d90:	613b      	str	r3, [r7, #16]
   return(result);
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	f023 0310 	bic.w	r3, r3, #16
 8005d98:	627b      	str	r3, [r7, #36]	; 0x24
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	330c      	adds	r3, #12
 8005da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005da2:	623a      	str	r2, [r7, #32]
 8005da4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da6:	69f9      	ldr	r1, [r7, #28]
 8005da8:	6a3a      	ldr	r2, [r7, #32]
 8005daa:	e841 2300 	strex	r3, r2, [r1]
 8005dae:	61bb      	str	r3, [r7, #24]
   return(result);
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1e5      	bne.n	8005d82 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 0310 	and.w	r3, r3, #16
 8005dc0:	2b10      	cmp	r3, #16
 8005dc2:	d10a      	bne.n	8005dda <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	60fb      	str	r3, [r7, #12]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	60fb      	str	r3, [r7, #12]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	60fb      	str	r3, [r7, #12]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005dde:	4619      	mov	r1, r3
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f7ff fdbb 	bl	800595c <HAL_UARTEx_RxEventCallback>
 8005de6:	e002      	b.n	8005dee <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f7fc f875 	bl	8001ed8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005dee:	2300      	movs	r3, #0
 8005df0:	e002      	b.n	8005df8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005df2:	2300      	movs	r3, #0
 8005df4:	e000      	b.n	8005df8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005df6:	2302      	movs	r3, #2
  }
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3730      	adds	r7, #48	; 0x30
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e04:	b0c0      	sub	sp, #256	; 0x100
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	691b      	ldr	r3, [r3, #16]
 8005e14:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e1c:	68d9      	ldr	r1, [r3, #12]
 8005e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	ea40 0301 	orr.w	r3, r0, r1
 8005e28:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e2e:	689a      	ldr	r2, [r3, #8]
 8005e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e34:	691b      	ldr	r3, [r3, #16]
 8005e36:	431a      	orrs	r2, r3
 8005e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	431a      	orrs	r2, r3
 8005e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e44:	69db      	ldr	r3, [r3, #28]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e58:	f021 010c 	bic.w	r1, r1, #12
 8005e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e66:	430b      	orrs	r3, r1
 8005e68:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	695b      	ldr	r3, [r3, #20]
 8005e72:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e7a:	6999      	ldr	r1, [r3, #24]
 8005e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	ea40 0301 	orr.w	r3, r0, r1
 8005e86:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	4b8f      	ldr	r3, [pc, #572]	; (80060cc <UART_SetConfig+0x2cc>)
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d005      	beq.n	8005ea0 <UART_SetConfig+0xa0>
 8005e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	4b8d      	ldr	r3, [pc, #564]	; (80060d0 <UART_SetConfig+0x2d0>)
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d104      	bne.n	8005eaa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ea0:	f7fd fd8c 	bl	80039bc <HAL_RCC_GetPCLK2Freq>
 8005ea4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005ea8:	e003      	b.n	8005eb2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005eaa:	f7fd fd73 	bl	8003994 <HAL_RCC_GetPCLK1Freq>
 8005eae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eb6:	69db      	ldr	r3, [r3, #28]
 8005eb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ebc:	f040 810c 	bne.w	80060d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ec0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005eca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005ece:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005ed2:	4622      	mov	r2, r4
 8005ed4:	462b      	mov	r3, r5
 8005ed6:	1891      	adds	r1, r2, r2
 8005ed8:	65b9      	str	r1, [r7, #88]	; 0x58
 8005eda:	415b      	adcs	r3, r3
 8005edc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ede:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005ee2:	4621      	mov	r1, r4
 8005ee4:	eb12 0801 	adds.w	r8, r2, r1
 8005ee8:	4629      	mov	r1, r5
 8005eea:	eb43 0901 	adc.w	r9, r3, r1
 8005eee:	f04f 0200 	mov.w	r2, #0
 8005ef2:	f04f 0300 	mov.w	r3, #0
 8005ef6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005efa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005efe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f02:	4690      	mov	r8, r2
 8005f04:	4699      	mov	r9, r3
 8005f06:	4623      	mov	r3, r4
 8005f08:	eb18 0303 	adds.w	r3, r8, r3
 8005f0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005f10:	462b      	mov	r3, r5
 8005f12:	eb49 0303 	adc.w	r3, r9, r3
 8005f16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005f26:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005f2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005f2e:	460b      	mov	r3, r1
 8005f30:	18db      	adds	r3, r3, r3
 8005f32:	653b      	str	r3, [r7, #80]	; 0x50
 8005f34:	4613      	mov	r3, r2
 8005f36:	eb42 0303 	adc.w	r3, r2, r3
 8005f3a:	657b      	str	r3, [r7, #84]	; 0x54
 8005f3c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005f40:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005f44:	f7fa fe7a 	bl	8000c3c <__aeabi_uldivmod>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	460b      	mov	r3, r1
 8005f4c:	4b61      	ldr	r3, [pc, #388]	; (80060d4 <UART_SetConfig+0x2d4>)
 8005f4e:	fba3 2302 	umull	r2, r3, r3, r2
 8005f52:	095b      	lsrs	r3, r3, #5
 8005f54:	011c      	lsls	r4, r3, #4
 8005f56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f60:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005f64:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005f68:	4642      	mov	r2, r8
 8005f6a:	464b      	mov	r3, r9
 8005f6c:	1891      	adds	r1, r2, r2
 8005f6e:	64b9      	str	r1, [r7, #72]	; 0x48
 8005f70:	415b      	adcs	r3, r3
 8005f72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005f78:	4641      	mov	r1, r8
 8005f7a:	eb12 0a01 	adds.w	sl, r2, r1
 8005f7e:	4649      	mov	r1, r9
 8005f80:	eb43 0b01 	adc.w	fp, r3, r1
 8005f84:	f04f 0200 	mov.w	r2, #0
 8005f88:	f04f 0300 	mov.w	r3, #0
 8005f8c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f90:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f98:	4692      	mov	sl, r2
 8005f9a:	469b      	mov	fp, r3
 8005f9c:	4643      	mov	r3, r8
 8005f9e:	eb1a 0303 	adds.w	r3, sl, r3
 8005fa2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005fa6:	464b      	mov	r3, r9
 8005fa8:	eb4b 0303 	adc.w	r3, fp, r3
 8005fac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005fbc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005fc0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	18db      	adds	r3, r3, r3
 8005fc8:	643b      	str	r3, [r7, #64]	; 0x40
 8005fca:	4613      	mov	r3, r2
 8005fcc:	eb42 0303 	adc.w	r3, r2, r3
 8005fd0:	647b      	str	r3, [r7, #68]	; 0x44
 8005fd2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005fd6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005fda:	f7fa fe2f 	bl	8000c3c <__aeabi_uldivmod>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	4611      	mov	r1, r2
 8005fe4:	4b3b      	ldr	r3, [pc, #236]	; (80060d4 <UART_SetConfig+0x2d4>)
 8005fe6:	fba3 2301 	umull	r2, r3, r3, r1
 8005fea:	095b      	lsrs	r3, r3, #5
 8005fec:	2264      	movs	r2, #100	; 0x64
 8005fee:	fb02 f303 	mul.w	r3, r2, r3
 8005ff2:	1acb      	subs	r3, r1, r3
 8005ff4:	00db      	lsls	r3, r3, #3
 8005ff6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005ffa:	4b36      	ldr	r3, [pc, #216]	; (80060d4 <UART_SetConfig+0x2d4>)
 8005ffc:	fba3 2302 	umull	r2, r3, r3, r2
 8006000:	095b      	lsrs	r3, r3, #5
 8006002:	005b      	lsls	r3, r3, #1
 8006004:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006008:	441c      	add	r4, r3
 800600a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800600e:	2200      	movs	r2, #0
 8006010:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006014:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006018:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800601c:	4642      	mov	r2, r8
 800601e:	464b      	mov	r3, r9
 8006020:	1891      	adds	r1, r2, r2
 8006022:	63b9      	str	r1, [r7, #56]	; 0x38
 8006024:	415b      	adcs	r3, r3
 8006026:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006028:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800602c:	4641      	mov	r1, r8
 800602e:	1851      	adds	r1, r2, r1
 8006030:	6339      	str	r1, [r7, #48]	; 0x30
 8006032:	4649      	mov	r1, r9
 8006034:	414b      	adcs	r3, r1
 8006036:	637b      	str	r3, [r7, #52]	; 0x34
 8006038:	f04f 0200 	mov.w	r2, #0
 800603c:	f04f 0300 	mov.w	r3, #0
 8006040:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006044:	4659      	mov	r1, fp
 8006046:	00cb      	lsls	r3, r1, #3
 8006048:	4651      	mov	r1, sl
 800604a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800604e:	4651      	mov	r1, sl
 8006050:	00ca      	lsls	r2, r1, #3
 8006052:	4610      	mov	r0, r2
 8006054:	4619      	mov	r1, r3
 8006056:	4603      	mov	r3, r0
 8006058:	4642      	mov	r2, r8
 800605a:	189b      	adds	r3, r3, r2
 800605c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006060:	464b      	mov	r3, r9
 8006062:	460a      	mov	r2, r1
 8006064:	eb42 0303 	adc.w	r3, r2, r3
 8006068:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800606c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	2200      	movs	r2, #0
 8006074:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006078:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800607c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006080:	460b      	mov	r3, r1
 8006082:	18db      	adds	r3, r3, r3
 8006084:	62bb      	str	r3, [r7, #40]	; 0x28
 8006086:	4613      	mov	r3, r2
 8006088:	eb42 0303 	adc.w	r3, r2, r3
 800608c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800608e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006092:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006096:	f7fa fdd1 	bl	8000c3c <__aeabi_uldivmod>
 800609a:	4602      	mov	r2, r0
 800609c:	460b      	mov	r3, r1
 800609e:	4b0d      	ldr	r3, [pc, #52]	; (80060d4 <UART_SetConfig+0x2d4>)
 80060a0:	fba3 1302 	umull	r1, r3, r3, r2
 80060a4:	095b      	lsrs	r3, r3, #5
 80060a6:	2164      	movs	r1, #100	; 0x64
 80060a8:	fb01 f303 	mul.w	r3, r1, r3
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	00db      	lsls	r3, r3, #3
 80060b0:	3332      	adds	r3, #50	; 0x32
 80060b2:	4a08      	ldr	r2, [pc, #32]	; (80060d4 <UART_SetConfig+0x2d4>)
 80060b4:	fba2 2303 	umull	r2, r3, r2, r3
 80060b8:	095b      	lsrs	r3, r3, #5
 80060ba:	f003 0207 	and.w	r2, r3, #7
 80060be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4422      	add	r2, r4
 80060c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060c8:	e106      	b.n	80062d8 <UART_SetConfig+0x4d8>
 80060ca:	bf00      	nop
 80060cc:	40011000 	.word	0x40011000
 80060d0:	40011400 	.word	0x40011400
 80060d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060dc:	2200      	movs	r2, #0
 80060de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80060e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80060e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80060ea:	4642      	mov	r2, r8
 80060ec:	464b      	mov	r3, r9
 80060ee:	1891      	adds	r1, r2, r2
 80060f0:	6239      	str	r1, [r7, #32]
 80060f2:	415b      	adcs	r3, r3
 80060f4:	627b      	str	r3, [r7, #36]	; 0x24
 80060f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060fa:	4641      	mov	r1, r8
 80060fc:	1854      	adds	r4, r2, r1
 80060fe:	4649      	mov	r1, r9
 8006100:	eb43 0501 	adc.w	r5, r3, r1
 8006104:	f04f 0200 	mov.w	r2, #0
 8006108:	f04f 0300 	mov.w	r3, #0
 800610c:	00eb      	lsls	r3, r5, #3
 800610e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006112:	00e2      	lsls	r2, r4, #3
 8006114:	4614      	mov	r4, r2
 8006116:	461d      	mov	r5, r3
 8006118:	4643      	mov	r3, r8
 800611a:	18e3      	adds	r3, r4, r3
 800611c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006120:	464b      	mov	r3, r9
 8006122:	eb45 0303 	adc.w	r3, r5, r3
 8006126:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800612a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006136:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800613a:	f04f 0200 	mov.w	r2, #0
 800613e:	f04f 0300 	mov.w	r3, #0
 8006142:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006146:	4629      	mov	r1, r5
 8006148:	008b      	lsls	r3, r1, #2
 800614a:	4621      	mov	r1, r4
 800614c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006150:	4621      	mov	r1, r4
 8006152:	008a      	lsls	r2, r1, #2
 8006154:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006158:	f7fa fd70 	bl	8000c3c <__aeabi_uldivmod>
 800615c:	4602      	mov	r2, r0
 800615e:	460b      	mov	r3, r1
 8006160:	4b60      	ldr	r3, [pc, #384]	; (80062e4 <UART_SetConfig+0x4e4>)
 8006162:	fba3 2302 	umull	r2, r3, r3, r2
 8006166:	095b      	lsrs	r3, r3, #5
 8006168:	011c      	lsls	r4, r3, #4
 800616a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800616e:	2200      	movs	r2, #0
 8006170:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006174:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006178:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800617c:	4642      	mov	r2, r8
 800617e:	464b      	mov	r3, r9
 8006180:	1891      	adds	r1, r2, r2
 8006182:	61b9      	str	r1, [r7, #24]
 8006184:	415b      	adcs	r3, r3
 8006186:	61fb      	str	r3, [r7, #28]
 8006188:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800618c:	4641      	mov	r1, r8
 800618e:	1851      	adds	r1, r2, r1
 8006190:	6139      	str	r1, [r7, #16]
 8006192:	4649      	mov	r1, r9
 8006194:	414b      	adcs	r3, r1
 8006196:	617b      	str	r3, [r7, #20]
 8006198:	f04f 0200 	mov.w	r2, #0
 800619c:	f04f 0300 	mov.w	r3, #0
 80061a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061a4:	4659      	mov	r1, fp
 80061a6:	00cb      	lsls	r3, r1, #3
 80061a8:	4651      	mov	r1, sl
 80061aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061ae:	4651      	mov	r1, sl
 80061b0:	00ca      	lsls	r2, r1, #3
 80061b2:	4610      	mov	r0, r2
 80061b4:	4619      	mov	r1, r3
 80061b6:	4603      	mov	r3, r0
 80061b8:	4642      	mov	r2, r8
 80061ba:	189b      	adds	r3, r3, r2
 80061bc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80061c0:	464b      	mov	r3, r9
 80061c2:	460a      	mov	r2, r1
 80061c4:	eb42 0303 	adc.w	r3, r2, r3
 80061c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80061cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	67bb      	str	r3, [r7, #120]	; 0x78
 80061d6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80061d8:	f04f 0200 	mov.w	r2, #0
 80061dc:	f04f 0300 	mov.w	r3, #0
 80061e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80061e4:	4649      	mov	r1, r9
 80061e6:	008b      	lsls	r3, r1, #2
 80061e8:	4641      	mov	r1, r8
 80061ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061ee:	4641      	mov	r1, r8
 80061f0:	008a      	lsls	r2, r1, #2
 80061f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80061f6:	f7fa fd21 	bl	8000c3c <__aeabi_uldivmod>
 80061fa:	4602      	mov	r2, r0
 80061fc:	460b      	mov	r3, r1
 80061fe:	4611      	mov	r1, r2
 8006200:	4b38      	ldr	r3, [pc, #224]	; (80062e4 <UART_SetConfig+0x4e4>)
 8006202:	fba3 2301 	umull	r2, r3, r3, r1
 8006206:	095b      	lsrs	r3, r3, #5
 8006208:	2264      	movs	r2, #100	; 0x64
 800620a:	fb02 f303 	mul.w	r3, r2, r3
 800620e:	1acb      	subs	r3, r1, r3
 8006210:	011b      	lsls	r3, r3, #4
 8006212:	3332      	adds	r3, #50	; 0x32
 8006214:	4a33      	ldr	r2, [pc, #204]	; (80062e4 <UART_SetConfig+0x4e4>)
 8006216:	fba2 2303 	umull	r2, r3, r2, r3
 800621a:	095b      	lsrs	r3, r3, #5
 800621c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006220:	441c      	add	r4, r3
 8006222:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006226:	2200      	movs	r2, #0
 8006228:	673b      	str	r3, [r7, #112]	; 0x70
 800622a:	677a      	str	r2, [r7, #116]	; 0x74
 800622c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006230:	4642      	mov	r2, r8
 8006232:	464b      	mov	r3, r9
 8006234:	1891      	adds	r1, r2, r2
 8006236:	60b9      	str	r1, [r7, #8]
 8006238:	415b      	adcs	r3, r3
 800623a:	60fb      	str	r3, [r7, #12]
 800623c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006240:	4641      	mov	r1, r8
 8006242:	1851      	adds	r1, r2, r1
 8006244:	6039      	str	r1, [r7, #0]
 8006246:	4649      	mov	r1, r9
 8006248:	414b      	adcs	r3, r1
 800624a:	607b      	str	r3, [r7, #4]
 800624c:	f04f 0200 	mov.w	r2, #0
 8006250:	f04f 0300 	mov.w	r3, #0
 8006254:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006258:	4659      	mov	r1, fp
 800625a:	00cb      	lsls	r3, r1, #3
 800625c:	4651      	mov	r1, sl
 800625e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006262:	4651      	mov	r1, sl
 8006264:	00ca      	lsls	r2, r1, #3
 8006266:	4610      	mov	r0, r2
 8006268:	4619      	mov	r1, r3
 800626a:	4603      	mov	r3, r0
 800626c:	4642      	mov	r2, r8
 800626e:	189b      	adds	r3, r3, r2
 8006270:	66bb      	str	r3, [r7, #104]	; 0x68
 8006272:	464b      	mov	r3, r9
 8006274:	460a      	mov	r2, r1
 8006276:	eb42 0303 	adc.w	r3, r2, r3
 800627a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800627c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	663b      	str	r3, [r7, #96]	; 0x60
 8006286:	667a      	str	r2, [r7, #100]	; 0x64
 8006288:	f04f 0200 	mov.w	r2, #0
 800628c:	f04f 0300 	mov.w	r3, #0
 8006290:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006294:	4649      	mov	r1, r9
 8006296:	008b      	lsls	r3, r1, #2
 8006298:	4641      	mov	r1, r8
 800629a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800629e:	4641      	mov	r1, r8
 80062a0:	008a      	lsls	r2, r1, #2
 80062a2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80062a6:	f7fa fcc9 	bl	8000c3c <__aeabi_uldivmod>
 80062aa:	4602      	mov	r2, r0
 80062ac:	460b      	mov	r3, r1
 80062ae:	4b0d      	ldr	r3, [pc, #52]	; (80062e4 <UART_SetConfig+0x4e4>)
 80062b0:	fba3 1302 	umull	r1, r3, r3, r2
 80062b4:	095b      	lsrs	r3, r3, #5
 80062b6:	2164      	movs	r1, #100	; 0x64
 80062b8:	fb01 f303 	mul.w	r3, r1, r3
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	011b      	lsls	r3, r3, #4
 80062c0:	3332      	adds	r3, #50	; 0x32
 80062c2:	4a08      	ldr	r2, [pc, #32]	; (80062e4 <UART_SetConfig+0x4e4>)
 80062c4:	fba2 2303 	umull	r2, r3, r2, r3
 80062c8:	095b      	lsrs	r3, r3, #5
 80062ca:	f003 020f 	and.w	r2, r3, #15
 80062ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4422      	add	r2, r4
 80062d6:	609a      	str	r2, [r3, #8]
}
 80062d8:	bf00      	nop
 80062da:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80062de:	46bd      	mov	sp, r7
 80062e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062e4:	51eb851f 	.word	0x51eb851f

080062e8 <atof>:
 80062e8:	2100      	movs	r1, #0
 80062ea:	f000 be0d 	b.w	8006f08 <strtod>

080062ee <sulp>:
 80062ee:	b570      	push	{r4, r5, r6, lr}
 80062f0:	4604      	mov	r4, r0
 80062f2:	460d      	mov	r5, r1
 80062f4:	ec45 4b10 	vmov	d0, r4, r5
 80062f8:	4616      	mov	r6, r2
 80062fa:	f002 f80d 	bl	8008318 <__ulp>
 80062fe:	ec51 0b10 	vmov	r0, r1, d0
 8006302:	b17e      	cbz	r6, 8006324 <sulp+0x36>
 8006304:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006308:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800630c:	2b00      	cmp	r3, #0
 800630e:	dd09      	ble.n	8006324 <sulp+0x36>
 8006310:	051b      	lsls	r3, r3, #20
 8006312:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006316:	2400      	movs	r4, #0
 8006318:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800631c:	4622      	mov	r2, r4
 800631e:	462b      	mov	r3, r5
 8006320:	f7fa f982 	bl	8000628 <__aeabi_dmul>
 8006324:	bd70      	pop	{r4, r5, r6, pc}
	...

08006328 <_strtod_l>:
 8006328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800632c:	ed2d 8b02 	vpush	{d8}
 8006330:	b09b      	sub	sp, #108	; 0x6c
 8006332:	4604      	mov	r4, r0
 8006334:	9213      	str	r2, [sp, #76]	; 0x4c
 8006336:	2200      	movs	r2, #0
 8006338:	9216      	str	r2, [sp, #88]	; 0x58
 800633a:	460d      	mov	r5, r1
 800633c:	f04f 0800 	mov.w	r8, #0
 8006340:	f04f 0900 	mov.w	r9, #0
 8006344:	460a      	mov	r2, r1
 8006346:	9215      	str	r2, [sp, #84]	; 0x54
 8006348:	7811      	ldrb	r1, [r2, #0]
 800634a:	292b      	cmp	r1, #43	; 0x2b
 800634c:	d04c      	beq.n	80063e8 <_strtod_l+0xc0>
 800634e:	d83a      	bhi.n	80063c6 <_strtod_l+0x9e>
 8006350:	290d      	cmp	r1, #13
 8006352:	d834      	bhi.n	80063be <_strtod_l+0x96>
 8006354:	2908      	cmp	r1, #8
 8006356:	d834      	bhi.n	80063c2 <_strtod_l+0x9a>
 8006358:	2900      	cmp	r1, #0
 800635a:	d03d      	beq.n	80063d8 <_strtod_l+0xb0>
 800635c:	2200      	movs	r2, #0
 800635e:	920a      	str	r2, [sp, #40]	; 0x28
 8006360:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8006362:	7832      	ldrb	r2, [r6, #0]
 8006364:	2a30      	cmp	r2, #48	; 0x30
 8006366:	f040 80b4 	bne.w	80064d2 <_strtod_l+0x1aa>
 800636a:	7872      	ldrb	r2, [r6, #1]
 800636c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006370:	2a58      	cmp	r2, #88	; 0x58
 8006372:	d170      	bne.n	8006456 <_strtod_l+0x12e>
 8006374:	9302      	str	r3, [sp, #8]
 8006376:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006378:	9301      	str	r3, [sp, #4]
 800637a:	ab16      	add	r3, sp, #88	; 0x58
 800637c:	9300      	str	r3, [sp, #0]
 800637e:	4a8e      	ldr	r2, [pc, #568]	; (80065b8 <_strtod_l+0x290>)
 8006380:	ab17      	add	r3, sp, #92	; 0x5c
 8006382:	a915      	add	r1, sp, #84	; 0x54
 8006384:	4620      	mov	r0, r4
 8006386:	f001 f8a5 	bl	80074d4 <__gethex>
 800638a:	f010 070f 	ands.w	r7, r0, #15
 800638e:	4605      	mov	r5, r0
 8006390:	d005      	beq.n	800639e <_strtod_l+0x76>
 8006392:	2f06      	cmp	r7, #6
 8006394:	d12a      	bne.n	80063ec <_strtod_l+0xc4>
 8006396:	3601      	adds	r6, #1
 8006398:	2300      	movs	r3, #0
 800639a:	9615      	str	r6, [sp, #84]	; 0x54
 800639c:	930a      	str	r3, [sp, #40]	; 0x28
 800639e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f040 857f 	bne.w	8006ea4 <_strtod_l+0xb7c>
 80063a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063a8:	b1db      	cbz	r3, 80063e2 <_strtod_l+0xba>
 80063aa:	4642      	mov	r2, r8
 80063ac:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80063b0:	ec43 2b10 	vmov	d0, r2, r3
 80063b4:	b01b      	add	sp, #108	; 0x6c
 80063b6:	ecbd 8b02 	vpop	{d8}
 80063ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063be:	2920      	cmp	r1, #32
 80063c0:	d1cc      	bne.n	800635c <_strtod_l+0x34>
 80063c2:	3201      	adds	r2, #1
 80063c4:	e7bf      	b.n	8006346 <_strtod_l+0x1e>
 80063c6:	292d      	cmp	r1, #45	; 0x2d
 80063c8:	d1c8      	bne.n	800635c <_strtod_l+0x34>
 80063ca:	2101      	movs	r1, #1
 80063cc:	910a      	str	r1, [sp, #40]	; 0x28
 80063ce:	1c51      	adds	r1, r2, #1
 80063d0:	9115      	str	r1, [sp, #84]	; 0x54
 80063d2:	7852      	ldrb	r2, [r2, #1]
 80063d4:	2a00      	cmp	r2, #0
 80063d6:	d1c3      	bne.n	8006360 <_strtod_l+0x38>
 80063d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80063da:	9515      	str	r5, [sp, #84]	; 0x54
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f040 855f 	bne.w	8006ea0 <_strtod_l+0xb78>
 80063e2:	4642      	mov	r2, r8
 80063e4:	464b      	mov	r3, r9
 80063e6:	e7e3      	b.n	80063b0 <_strtod_l+0x88>
 80063e8:	2100      	movs	r1, #0
 80063ea:	e7ef      	b.n	80063cc <_strtod_l+0xa4>
 80063ec:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80063ee:	b13a      	cbz	r2, 8006400 <_strtod_l+0xd8>
 80063f0:	2135      	movs	r1, #53	; 0x35
 80063f2:	a818      	add	r0, sp, #96	; 0x60
 80063f4:	f002 f88d 	bl	8008512 <__copybits>
 80063f8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80063fa:	4620      	mov	r0, r4
 80063fc:	f001 fc60 	bl	8007cc0 <_Bfree>
 8006400:	3f01      	subs	r7, #1
 8006402:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006404:	2f04      	cmp	r7, #4
 8006406:	d806      	bhi.n	8006416 <_strtod_l+0xee>
 8006408:	e8df f007 	tbb	[pc, r7]
 800640c:	201d0314 	.word	0x201d0314
 8006410:	14          	.byte	0x14
 8006411:	00          	.byte	0x00
 8006412:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8006416:	05e9      	lsls	r1, r5, #23
 8006418:	bf48      	it	mi
 800641a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800641e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006422:	0d1b      	lsrs	r3, r3, #20
 8006424:	051b      	lsls	r3, r3, #20
 8006426:	2b00      	cmp	r3, #0
 8006428:	d1b9      	bne.n	800639e <_strtod_l+0x76>
 800642a:	f000 ff3b 	bl	80072a4 <__errno>
 800642e:	2322      	movs	r3, #34	; 0x22
 8006430:	6003      	str	r3, [r0, #0]
 8006432:	e7b4      	b.n	800639e <_strtod_l+0x76>
 8006434:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8006438:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800643c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006440:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006444:	e7e7      	b.n	8006416 <_strtod_l+0xee>
 8006446:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80065c0 <_strtod_l+0x298>
 800644a:	e7e4      	b.n	8006416 <_strtod_l+0xee>
 800644c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006450:	f04f 38ff 	mov.w	r8, #4294967295
 8006454:	e7df      	b.n	8006416 <_strtod_l+0xee>
 8006456:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006458:	1c5a      	adds	r2, r3, #1
 800645a:	9215      	str	r2, [sp, #84]	; 0x54
 800645c:	785b      	ldrb	r3, [r3, #1]
 800645e:	2b30      	cmp	r3, #48	; 0x30
 8006460:	d0f9      	beq.n	8006456 <_strtod_l+0x12e>
 8006462:	2b00      	cmp	r3, #0
 8006464:	d09b      	beq.n	800639e <_strtod_l+0x76>
 8006466:	2301      	movs	r3, #1
 8006468:	f04f 0a00 	mov.w	sl, #0
 800646c:	9304      	str	r3, [sp, #16]
 800646e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006470:	930b      	str	r3, [sp, #44]	; 0x2c
 8006472:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006476:	46d3      	mov	fp, sl
 8006478:	220a      	movs	r2, #10
 800647a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800647c:	7806      	ldrb	r6, [r0, #0]
 800647e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006482:	b2d9      	uxtb	r1, r3
 8006484:	2909      	cmp	r1, #9
 8006486:	d926      	bls.n	80064d6 <_strtod_l+0x1ae>
 8006488:	494c      	ldr	r1, [pc, #304]	; (80065bc <_strtod_l+0x294>)
 800648a:	2201      	movs	r2, #1
 800648c:	f000 fe55 	bl	800713a <strncmp>
 8006490:	2800      	cmp	r0, #0
 8006492:	d030      	beq.n	80064f6 <_strtod_l+0x1ce>
 8006494:	2000      	movs	r0, #0
 8006496:	4632      	mov	r2, r6
 8006498:	9005      	str	r0, [sp, #20]
 800649a:	465e      	mov	r6, fp
 800649c:	4603      	mov	r3, r0
 800649e:	2a65      	cmp	r2, #101	; 0x65
 80064a0:	d001      	beq.n	80064a6 <_strtod_l+0x17e>
 80064a2:	2a45      	cmp	r2, #69	; 0x45
 80064a4:	d113      	bne.n	80064ce <_strtod_l+0x1a6>
 80064a6:	b91e      	cbnz	r6, 80064b0 <_strtod_l+0x188>
 80064a8:	9a04      	ldr	r2, [sp, #16]
 80064aa:	4302      	orrs	r2, r0
 80064ac:	d094      	beq.n	80063d8 <_strtod_l+0xb0>
 80064ae:	2600      	movs	r6, #0
 80064b0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80064b2:	1c6a      	adds	r2, r5, #1
 80064b4:	9215      	str	r2, [sp, #84]	; 0x54
 80064b6:	786a      	ldrb	r2, [r5, #1]
 80064b8:	2a2b      	cmp	r2, #43	; 0x2b
 80064ba:	d074      	beq.n	80065a6 <_strtod_l+0x27e>
 80064bc:	2a2d      	cmp	r2, #45	; 0x2d
 80064be:	d078      	beq.n	80065b2 <_strtod_l+0x28a>
 80064c0:	f04f 0c00 	mov.w	ip, #0
 80064c4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80064c8:	2909      	cmp	r1, #9
 80064ca:	d97f      	bls.n	80065cc <_strtod_l+0x2a4>
 80064cc:	9515      	str	r5, [sp, #84]	; 0x54
 80064ce:	2700      	movs	r7, #0
 80064d0:	e09e      	b.n	8006610 <_strtod_l+0x2e8>
 80064d2:	2300      	movs	r3, #0
 80064d4:	e7c8      	b.n	8006468 <_strtod_l+0x140>
 80064d6:	f1bb 0f08 	cmp.w	fp, #8
 80064da:	bfd8      	it	le
 80064dc:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80064de:	f100 0001 	add.w	r0, r0, #1
 80064e2:	bfda      	itte	le
 80064e4:	fb02 3301 	mlale	r3, r2, r1, r3
 80064e8:	9309      	strle	r3, [sp, #36]	; 0x24
 80064ea:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80064ee:	f10b 0b01 	add.w	fp, fp, #1
 80064f2:	9015      	str	r0, [sp, #84]	; 0x54
 80064f4:	e7c1      	b.n	800647a <_strtod_l+0x152>
 80064f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80064f8:	1c5a      	adds	r2, r3, #1
 80064fa:	9215      	str	r2, [sp, #84]	; 0x54
 80064fc:	785a      	ldrb	r2, [r3, #1]
 80064fe:	f1bb 0f00 	cmp.w	fp, #0
 8006502:	d037      	beq.n	8006574 <_strtod_l+0x24c>
 8006504:	9005      	str	r0, [sp, #20]
 8006506:	465e      	mov	r6, fp
 8006508:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800650c:	2b09      	cmp	r3, #9
 800650e:	d912      	bls.n	8006536 <_strtod_l+0x20e>
 8006510:	2301      	movs	r3, #1
 8006512:	e7c4      	b.n	800649e <_strtod_l+0x176>
 8006514:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006516:	1c5a      	adds	r2, r3, #1
 8006518:	9215      	str	r2, [sp, #84]	; 0x54
 800651a:	785a      	ldrb	r2, [r3, #1]
 800651c:	3001      	adds	r0, #1
 800651e:	2a30      	cmp	r2, #48	; 0x30
 8006520:	d0f8      	beq.n	8006514 <_strtod_l+0x1ec>
 8006522:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006526:	2b08      	cmp	r3, #8
 8006528:	f200 84c1 	bhi.w	8006eae <_strtod_l+0xb86>
 800652c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800652e:	9005      	str	r0, [sp, #20]
 8006530:	2000      	movs	r0, #0
 8006532:	930b      	str	r3, [sp, #44]	; 0x2c
 8006534:	4606      	mov	r6, r0
 8006536:	3a30      	subs	r2, #48	; 0x30
 8006538:	f100 0301 	add.w	r3, r0, #1
 800653c:	d014      	beq.n	8006568 <_strtod_l+0x240>
 800653e:	9905      	ldr	r1, [sp, #20]
 8006540:	4419      	add	r1, r3
 8006542:	9105      	str	r1, [sp, #20]
 8006544:	4633      	mov	r3, r6
 8006546:	eb00 0c06 	add.w	ip, r0, r6
 800654a:	210a      	movs	r1, #10
 800654c:	4563      	cmp	r3, ip
 800654e:	d113      	bne.n	8006578 <_strtod_l+0x250>
 8006550:	1833      	adds	r3, r6, r0
 8006552:	2b08      	cmp	r3, #8
 8006554:	f106 0601 	add.w	r6, r6, #1
 8006558:	4406      	add	r6, r0
 800655a:	dc1a      	bgt.n	8006592 <_strtod_l+0x26a>
 800655c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800655e:	230a      	movs	r3, #10
 8006560:	fb03 2301 	mla	r3, r3, r1, r2
 8006564:	9309      	str	r3, [sp, #36]	; 0x24
 8006566:	2300      	movs	r3, #0
 8006568:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800656a:	1c51      	adds	r1, r2, #1
 800656c:	9115      	str	r1, [sp, #84]	; 0x54
 800656e:	7852      	ldrb	r2, [r2, #1]
 8006570:	4618      	mov	r0, r3
 8006572:	e7c9      	b.n	8006508 <_strtod_l+0x1e0>
 8006574:	4658      	mov	r0, fp
 8006576:	e7d2      	b.n	800651e <_strtod_l+0x1f6>
 8006578:	2b08      	cmp	r3, #8
 800657a:	f103 0301 	add.w	r3, r3, #1
 800657e:	dc03      	bgt.n	8006588 <_strtod_l+0x260>
 8006580:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006582:	434f      	muls	r7, r1
 8006584:	9709      	str	r7, [sp, #36]	; 0x24
 8006586:	e7e1      	b.n	800654c <_strtod_l+0x224>
 8006588:	2b10      	cmp	r3, #16
 800658a:	bfd8      	it	le
 800658c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006590:	e7dc      	b.n	800654c <_strtod_l+0x224>
 8006592:	2e10      	cmp	r6, #16
 8006594:	bfdc      	itt	le
 8006596:	230a      	movle	r3, #10
 8006598:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800659c:	e7e3      	b.n	8006566 <_strtod_l+0x23e>
 800659e:	2300      	movs	r3, #0
 80065a0:	9305      	str	r3, [sp, #20]
 80065a2:	2301      	movs	r3, #1
 80065a4:	e780      	b.n	80064a8 <_strtod_l+0x180>
 80065a6:	f04f 0c00 	mov.w	ip, #0
 80065aa:	1caa      	adds	r2, r5, #2
 80065ac:	9215      	str	r2, [sp, #84]	; 0x54
 80065ae:	78aa      	ldrb	r2, [r5, #2]
 80065b0:	e788      	b.n	80064c4 <_strtod_l+0x19c>
 80065b2:	f04f 0c01 	mov.w	ip, #1
 80065b6:	e7f8      	b.n	80065aa <_strtod_l+0x282>
 80065b8:	08009154 	.word	0x08009154
 80065bc:	08009144 	.word	0x08009144
 80065c0:	7ff00000 	.word	0x7ff00000
 80065c4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80065c6:	1c51      	adds	r1, r2, #1
 80065c8:	9115      	str	r1, [sp, #84]	; 0x54
 80065ca:	7852      	ldrb	r2, [r2, #1]
 80065cc:	2a30      	cmp	r2, #48	; 0x30
 80065ce:	d0f9      	beq.n	80065c4 <_strtod_l+0x29c>
 80065d0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80065d4:	2908      	cmp	r1, #8
 80065d6:	f63f af7a 	bhi.w	80064ce <_strtod_l+0x1a6>
 80065da:	3a30      	subs	r2, #48	; 0x30
 80065dc:	9208      	str	r2, [sp, #32]
 80065de:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80065e0:	920c      	str	r2, [sp, #48]	; 0x30
 80065e2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80065e4:	1c57      	adds	r7, r2, #1
 80065e6:	9715      	str	r7, [sp, #84]	; 0x54
 80065e8:	7852      	ldrb	r2, [r2, #1]
 80065ea:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80065ee:	f1be 0f09 	cmp.w	lr, #9
 80065f2:	d938      	bls.n	8006666 <_strtod_l+0x33e>
 80065f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80065f6:	1a7f      	subs	r7, r7, r1
 80065f8:	2f08      	cmp	r7, #8
 80065fa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80065fe:	dc03      	bgt.n	8006608 <_strtod_l+0x2e0>
 8006600:	9908      	ldr	r1, [sp, #32]
 8006602:	428f      	cmp	r7, r1
 8006604:	bfa8      	it	ge
 8006606:	460f      	movge	r7, r1
 8006608:	f1bc 0f00 	cmp.w	ip, #0
 800660c:	d000      	beq.n	8006610 <_strtod_l+0x2e8>
 800660e:	427f      	negs	r7, r7
 8006610:	2e00      	cmp	r6, #0
 8006612:	d14f      	bne.n	80066b4 <_strtod_l+0x38c>
 8006614:	9904      	ldr	r1, [sp, #16]
 8006616:	4301      	orrs	r1, r0
 8006618:	f47f aec1 	bne.w	800639e <_strtod_l+0x76>
 800661c:	2b00      	cmp	r3, #0
 800661e:	f47f aedb 	bne.w	80063d8 <_strtod_l+0xb0>
 8006622:	2a69      	cmp	r2, #105	; 0x69
 8006624:	d029      	beq.n	800667a <_strtod_l+0x352>
 8006626:	dc26      	bgt.n	8006676 <_strtod_l+0x34e>
 8006628:	2a49      	cmp	r2, #73	; 0x49
 800662a:	d026      	beq.n	800667a <_strtod_l+0x352>
 800662c:	2a4e      	cmp	r2, #78	; 0x4e
 800662e:	f47f aed3 	bne.w	80063d8 <_strtod_l+0xb0>
 8006632:	499b      	ldr	r1, [pc, #620]	; (80068a0 <_strtod_l+0x578>)
 8006634:	a815      	add	r0, sp, #84	; 0x54
 8006636:	f001 f98d 	bl	8007954 <__match>
 800663a:	2800      	cmp	r0, #0
 800663c:	f43f aecc 	beq.w	80063d8 <_strtod_l+0xb0>
 8006640:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	2b28      	cmp	r3, #40	; 0x28
 8006646:	d12f      	bne.n	80066a8 <_strtod_l+0x380>
 8006648:	4996      	ldr	r1, [pc, #600]	; (80068a4 <_strtod_l+0x57c>)
 800664a:	aa18      	add	r2, sp, #96	; 0x60
 800664c:	a815      	add	r0, sp, #84	; 0x54
 800664e:	f001 f995 	bl	800797c <__hexnan>
 8006652:	2805      	cmp	r0, #5
 8006654:	d128      	bne.n	80066a8 <_strtod_l+0x380>
 8006656:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006658:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800665c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006660:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006664:	e69b      	b.n	800639e <_strtod_l+0x76>
 8006666:	9f08      	ldr	r7, [sp, #32]
 8006668:	210a      	movs	r1, #10
 800666a:	fb01 2107 	mla	r1, r1, r7, r2
 800666e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8006672:	9208      	str	r2, [sp, #32]
 8006674:	e7b5      	b.n	80065e2 <_strtod_l+0x2ba>
 8006676:	2a6e      	cmp	r2, #110	; 0x6e
 8006678:	e7d9      	b.n	800662e <_strtod_l+0x306>
 800667a:	498b      	ldr	r1, [pc, #556]	; (80068a8 <_strtod_l+0x580>)
 800667c:	a815      	add	r0, sp, #84	; 0x54
 800667e:	f001 f969 	bl	8007954 <__match>
 8006682:	2800      	cmp	r0, #0
 8006684:	f43f aea8 	beq.w	80063d8 <_strtod_l+0xb0>
 8006688:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800668a:	4988      	ldr	r1, [pc, #544]	; (80068ac <_strtod_l+0x584>)
 800668c:	3b01      	subs	r3, #1
 800668e:	a815      	add	r0, sp, #84	; 0x54
 8006690:	9315      	str	r3, [sp, #84]	; 0x54
 8006692:	f001 f95f 	bl	8007954 <__match>
 8006696:	b910      	cbnz	r0, 800669e <_strtod_l+0x376>
 8006698:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800669a:	3301      	adds	r3, #1
 800669c:	9315      	str	r3, [sp, #84]	; 0x54
 800669e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80068bc <_strtod_l+0x594>
 80066a2:	f04f 0800 	mov.w	r8, #0
 80066a6:	e67a      	b.n	800639e <_strtod_l+0x76>
 80066a8:	4881      	ldr	r0, [pc, #516]	; (80068b0 <_strtod_l+0x588>)
 80066aa:	f000 fe39 	bl	8007320 <nan>
 80066ae:	ec59 8b10 	vmov	r8, r9, d0
 80066b2:	e674      	b.n	800639e <_strtod_l+0x76>
 80066b4:	9b05      	ldr	r3, [sp, #20]
 80066b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80066b8:	1afb      	subs	r3, r7, r3
 80066ba:	f1bb 0f00 	cmp.w	fp, #0
 80066be:	bf08      	it	eq
 80066c0:	46b3      	moveq	fp, r6
 80066c2:	2e10      	cmp	r6, #16
 80066c4:	9308      	str	r3, [sp, #32]
 80066c6:	4635      	mov	r5, r6
 80066c8:	bfa8      	it	ge
 80066ca:	2510      	movge	r5, #16
 80066cc:	f7f9 ff32 	bl	8000534 <__aeabi_ui2d>
 80066d0:	2e09      	cmp	r6, #9
 80066d2:	4680      	mov	r8, r0
 80066d4:	4689      	mov	r9, r1
 80066d6:	dd13      	ble.n	8006700 <_strtod_l+0x3d8>
 80066d8:	4b76      	ldr	r3, [pc, #472]	; (80068b4 <_strtod_l+0x58c>)
 80066da:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80066de:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80066e2:	f7f9 ffa1 	bl	8000628 <__aeabi_dmul>
 80066e6:	4680      	mov	r8, r0
 80066e8:	4650      	mov	r0, sl
 80066ea:	4689      	mov	r9, r1
 80066ec:	f7f9 ff22 	bl	8000534 <__aeabi_ui2d>
 80066f0:	4602      	mov	r2, r0
 80066f2:	460b      	mov	r3, r1
 80066f4:	4640      	mov	r0, r8
 80066f6:	4649      	mov	r1, r9
 80066f8:	f7f9 fde0 	bl	80002bc <__adddf3>
 80066fc:	4680      	mov	r8, r0
 80066fe:	4689      	mov	r9, r1
 8006700:	2e0f      	cmp	r6, #15
 8006702:	dc38      	bgt.n	8006776 <_strtod_l+0x44e>
 8006704:	9b08      	ldr	r3, [sp, #32]
 8006706:	2b00      	cmp	r3, #0
 8006708:	f43f ae49 	beq.w	800639e <_strtod_l+0x76>
 800670c:	dd24      	ble.n	8006758 <_strtod_l+0x430>
 800670e:	2b16      	cmp	r3, #22
 8006710:	dc0b      	bgt.n	800672a <_strtod_l+0x402>
 8006712:	4968      	ldr	r1, [pc, #416]	; (80068b4 <_strtod_l+0x58c>)
 8006714:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006718:	e9d1 0100 	ldrd	r0, r1, [r1]
 800671c:	4642      	mov	r2, r8
 800671e:	464b      	mov	r3, r9
 8006720:	f7f9 ff82 	bl	8000628 <__aeabi_dmul>
 8006724:	4680      	mov	r8, r0
 8006726:	4689      	mov	r9, r1
 8006728:	e639      	b.n	800639e <_strtod_l+0x76>
 800672a:	9a08      	ldr	r2, [sp, #32]
 800672c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8006730:	4293      	cmp	r3, r2
 8006732:	db20      	blt.n	8006776 <_strtod_l+0x44e>
 8006734:	4c5f      	ldr	r4, [pc, #380]	; (80068b4 <_strtod_l+0x58c>)
 8006736:	f1c6 060f 	rsb	r6, r6, #15
 800673a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800673e:	4642      	mov	r2, r8
 8006740:	464b      	mov	r3, r9
 8006742:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006746:	f7f9 ff6f 	bl	8000628 <__aeabi_dmul>
 800674a:	9b08      	ldr	r3, [sp, #32]
 800674c:	1b9e      	subs	r6, r3, r6
 800674e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8006752:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006756:	e7e3      	b.n	8006720 <_strtod_l+0x3f8>
 8006758:	9b08      	ldr	r3, [sp, #32]
 800675a:	3316      	adds	r3, #22
 800675c:	db0b      	blt.n	8006776 <_strtod_l+0x44e>
 800675e:	9b05      	ldr	r3, [sp, #20]
 8006760:	1bdf      	subs	r7, r3, r7
 8006762:	4b54      	ldr	r3, [pc, #336]	; (80068b4 <_strtod_l+0x58c>)
 8006764:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006768:	e9d7 2300 	ldrd	r2, r3, [r7]
 800676c:	4640      	mov	r0, r8
 800676e:	4649      	mov	r1, r9
 8006770:	f7fa f884 	bl	800087c <__aeabi_ddiv>
 8006774:	e7d6      	b.n	8006724 <_strtod_l+0x3fc>
 8006776:	9b08      	ldr	r3, [sp, #32]
 8006778:	1b75      	subs	r5, r6, r5
 800677a:	441d      	add	r5, r3
 800677c:	2d00      	cmp	r5, #0
 800677e:	dd70      	ble.n	8006862 <_strtod_l+0x53a>
 8006780:	f015 030f 	ands.w	r3, r5, #15
 8006784:	d00a      	beq.n	800679c <_strtod_l+0x474>
 8006786:	494b      	ldr	r1, [pc, #300]	; (80068b4 <_strtod_l+0x58c>)
 8006788:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800678c:	4642      	mov	r2, r8
 800678e:	464b      	mov	r3, r9
 8006790:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006794:	f7f9 ff48 	bl	8000628 <__aeabi_dmul>
 8006798:	4680      	mov	r8, r0
 800679a:	4689      	mov	r9, r1
 800679c:	f035 050f 	bics.w	r5, r5, #15
 80067a0:	d04d      	beq.n	800683e <_strtod_l+0x516>
 80067a2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80067a6:	dd22      	ble.n	80067ee <_strtod_l+0x4c6>
 80067a8:	2500      	movs	r5, #0
 80067aa:	46ab      	mov	fp, r5
 80067ac:	9509      	str	r5, [sp, #36]	; 0x24
 80067ae:	9505      	str	r5, [sp, #20]
 80067b0:	2322      	movs	r3, #34	; 0x22
 80067b2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80068bc <_strtod_l+0x594>
 80067b6:	6023      	str	r3, [r4, #0]
 80067b8:	f04f 0800 	mov.w	r8, #0
 80067bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067be:	2b00      	cmp	r3, #0
 80067c0:	f43f aded 	beq.w	800639e <_strtod_l+0x76>
 80067c4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80067c6:	4620      	mov	r0, r4
 80067c8:	f001 fa7a 	bl	8007cc0 <_Bfree>
 80067cc:	9905      	ldr	r1, [sp, #20]
 80067ce:	4620      	mov	r0, r4
 80067d0:	f001 fa76 	bl	8007cc0 <_Bfree>
 80067d4:	4659      	mov	r1, fp
 80067d6:	4620      	mov	r0, r4
 80067d8:	f001 fa72 	bl	8007cc0 <_Bfree>
 80067dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067de:	4620      	mov	r0, r4
 80067e0:	f001 fa6e 	bl	8007cc0 <_Bfree>
 80067e4:	4629      	mov	r1, r5
 80067e6:	4620      	mov	r0, r4
 80067e8:	f001 fa6a 	bl	8007cc0 <_Bfree>
 80067ec:	e5d7      	b.n	800639e <_strtod_l+0x76>
 80067ee:	4b32      	ldr	r3, [pc, #200]	; (80068b8 <_strtod_l+0x590>)
 80067f0:	9304      	str	r3, [sp, #16]
 80067f2:	2300      	movs	r3, #0
 80067f4:	112d      	asrs	r5, r5, #4
 80067f6:	4640      	mov	r0, r8
 80067f8:	4649      	mov	r1, r9
 80067fa:	469a      	mov	sl, r3
 80067fc:	2d01      	cmp	r5, #1
 80067fe:	dc21      	bgt.n	8006844 <_strtod_l+0x51c>
 8006800:	b10b      	cbz	r3, 8006806 <_strtod_l+0x4de>
 8006802:	4680      	mov	r8, r0
 8006804:	4689      	mov	r9, r1
 8006806:	492c      	ldr	r1, [pc, #176]	; (80068b8 <_strtod_l+0x590>)
 8006808:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800680c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006810:	4642      	mov	r2, r8
 8006812:	464b      	mov	r3, r9
 8006814:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006818:	f7f9 ff06 	bl	8000628 <__aeabi_dmul>
 800681c:	4b27      	ldr	r3, [pc, #156]	; (80068bc <_strtod_l+0x594>)
 800681e:	460a      	mov	r2, r1
 8006820:	400b      	ands	r3, r1
 8006822:	4927      	ldr	r1, [pc, #156]	; (80068c0 <_strtod_l+0x598>)
 8006824:	428b      	cmp	r3, r1
 8006826:	4680      	mov	r8, r0
 8006828:	d8be      	bhi.n	80067a8 <_strtod_l+0x480>
 800682a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800682e:	428b      	cmp	r3, r1
 8006830:	bf86      	itte	hi
 8006832:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80068c4 <_strtod_l+0x59c>
 8006836:	f04f 38ff 	movhi.w	r8, #4294967295
 800683a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800683e:	2300      	movs	r3, #0
 8006840:	9304      	str	r3, [sp, #16]
 8006842:	e07b      	b.n	800693c <_strtod_l+0x614>
 8006844:	07ea      	lsls	r2, r5, #31
 8006846:	d505      	bpl.n	8006854 <_strtod_l+0x52c>
 8006848:	9b04      	ldr	r3, [sp, #16]
 800684a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800684e:	f7f9 feeb 	bl	8000628 <__aeabi_dmul>
 8006852:	2301      	movs	r3, #1
 8006854:	9a04      	ldr	r2, [sp, #16]
 8006856:	3208      	adds	r2, #8
 8006858:	f10a 0a01 	add.w	sl, sl, #1
 800685c:	106d      	asrs	r5, r5, #1
 800685e:	9204      	str	r2, [sp, #16]
 8006860:	e7cc      	b.n	80067fc <_strtod_l+0x4d4>
 8006862:	d0ec      	beq.n	800683e <_strtod_l+0x516>
 8006864:	426d      	negs	r5, r5
 8006866:	f015 020f 	ands.w	r2, r5, #15
 800686a:	d00a      	beq.n	8006882 <_strtod_l+0x55a>
 800686c:	4b11      	ldr	r3, [pc, #68]	; (80068b4 <_strtod_l+0x58c>)
 800686e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006872:	4640      	mov	r0, r8
 8006874:	4649      	mov	r1, r9
 8006876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800687a:	f7f9 ffff 	bl	800087c <__aeabi_ddiv>
 800687e:	4680      	mov	r8, r0
 8006880:	4689      	mov	r9, r1
 8006882:	112d      	asrs	r5, r5, #4
 8006884:	d0db      	beq.n	800683e <_strtod_l+0x516>
 8006886:	2d1f      	cmp	r5, #31
 8006888:	dd1e      	ble.n	80068c8 <_strtod_l+0x5a0>
 800688a:	2500      	movs	r5, #0
 800688c:	46ab      	mov	fp, r5
 800688e:	9509      	str	r5, [sp, #36]	; 0x24
 8006890:	9505      	str	r5, [sp, #20]
 8006892:	2322      	movs	r3, #34	; 0x22
 8006894:	f04f 0800 	mov.w	r8, #0
 8006898:	f04f 0900 	mov.w	r9, #0
 800689c:	6023      	str	r3, [r4, #0]
 800689e:	e78d      	b.n	80067bc <_strtod_l+0x494>
 80068a0:	0800914f 	.word	0x0800914f
 80068a4:	08009168 	.word	0x08009168
 80068a8:	08009146 	.word	0x08009146
 80068ac:	08009149 	.word	0x08009149
 80068b0:	0800925c 	.word	0x0800925c
 80068b4:	08009350 	.word	0x08009350
 80068b8:	08009328 	.word	0x08009328
 80068bc:	7ff00000 	.word	0x7ff00000
 80068c0:	7ca00000 	.word	0x7ca00000
 80068c4:	7fefffff 	.word	0x7fefffff
 80068c8:	f015 0310 	ands.w	r3, r5, #16
 80068cc:	bf18      	it	ne
 80068ce:	236a      	movne	r3, #106	; 0x6a
 80068d0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8006c74 <_strtod_l+0x94c>
 80068d4:	9304      	str	r3, [sp, #16]
 80068d6:	4640      	mov	r0, r8
 80068d8:	4649      	mov	r1, r9
 80068da:	2300      	movs	r3, #0
 80068dc:	07ea      	lsls	r2, r5, #31
 80068de:	d504      	bpl.n	80068ea <_strtod_l+0x5c2>
 80068e0:	e9da 2300 	ldrd	r2, r3, [sl]
 80068e4:	f7f9 fea0 	bl	8000628 <__aeabi_dmul>
 80068e8:	2301      	movs	r3, #1
 80068ea:	106d      	asrs	r5, r5, #1
 80068ec:	f10a 0a08 	add.w	sl, sl, #8
 80068f0:	d1f4      	bne.n	80068dc <_strtod_l+0x5b4>
 80068f2:	b10b      	cbz	r3, 80068f8 <_strtod_l+0x5d0>
 80068f4:	4680      	mov	r8, r0
 80068f6:	4689      	mov	r9, r1
 80068f8:	9b04      	ldr	r3, [sp, #16]
 80068fa:	b1bb      	cbz	r3, 800692c <_strtod_l+0x604>
 80068fc:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006900:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006904:	2b00      	cmp	r3, #0
 8006906:	4649      	mov	r1, r9
 8006908:	dd10      	ble.n	800692c <_strtod_l+0x604>
 800690a:	2b1f      	cmp	r3, #31
 800690c:	f340 811e 	ble.w	8006b4c <_strtod_l+0x824>
 8006910:	2b34      	cmp	r3, #52	; 0x34
 8006912:	bfde      	ittt	le
 8006914:	f04f 33ff 	movle.w	r3, #4294967295
 8006918:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800691c:	4093      	lslle	r3, r2
 800691e:	f04f 0800 	mov.w	r8, #0
 8006922:	bfcc      	ite	gt
 8006924:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006928:	ea03 0901 	andle.w	r9, r3, r1
 800692c:	2200      	movs	r2, #0
 800692e:	2300      	movs	r3, #0
 8006930:	4640      	mov	r0, r8
 8006932:	4649      	mov	r1, r9
 8006934:	f7fa f8e0 	bl	8000af8 <__aeabi_dcmpeq>
 8006938:	2800      	cmp	r0, #0
 800693a:	d1a6      	bne.n	800688a <_strtod_l+0x562>
 800693c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800693e:	9300      	str	r3, [sp, #0]
 8006940:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006942:	4633      	mov	r3, r6
 8006944:	465a      	mov	r2, fp
 8006946:	4620      	mov	r0, r4
 8006948:	f001 fa22 	bl	8007d90 <__s2b>
 800694c:	9009      	str	r0, [sp, #36]	; 0x24
 800694e:	2800      	cmp	r0, #0
 8006950:	f43f af2a 	beq.w	80067a8 <_strtod_l+0x480>
 8006954:	9a08      	ldr	r2, [sp, #32]
 8006956:	9b05      	ldr	r3, [sp, #20]
 8006958:	2a00      	cmp	r2, #0
 800695a:	eba3 0307 	sub.w	r3, r3, r7
 800695e:	bfa8      	it	ge
 8006960:	2300      	movge	r3, #0
 8006962:	930c      	str	r3, [sp, #48]	; 0x30
 8006964:	2500      	movs	r5, #0
 8006966:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800696a:	9312      	str	r3, [sp, #72]	; 0x48
 800696c:	46ab      	mov	fp, r5
 800696e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006970:	4620      	mov	r0, r4
 8006972:	6859      	ldr	r1, [r3, #4]
 8006974:	f001 f964 	bl	8007c40 <_Balloc>
 8006978:	9005      	str	r0, [sp, #20]
 800697a:	2800      	cmp	r0, #0
 800697c:	f43f af18 	beq.w	80067b0 <_strtod_l+0x488>
 8006980:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006982:	691a      	ldr	r2, [r3, #16]
 8006984:	3202      	adds	r2, #2
 8006986:	f103 010c 	add.w	r1, r3, #12
 800698a:	0092      	lsls	r2, r2, #2
 800698c:	300c      	adds	r0, #12
 800698e:	f000 fcb6 	bl	80072fe <memcpy>
 8006992:	ec49 8b10 	vmov	d0, r8, r9
 8006996:	aa18      	add	r2, sp, #96	; 0x60
 8006998:	a917      	add	r1, sp, #92	; 0x5c
 800699a:	4620      	mov	r0, r4
 800699c:	f001 fd2c 	bl	80083f8 <__d2b>
 80069a0:	ec49 8b18 	vmov	d8, r8, r9
 80069a4:	9016      	str	r0, [sp, #88]	; 0x58
 80069a6:	2800      	cmp	r0, #0
 80069a8:	f43f af02 	beq.w	80067b0 <_strtod_l+0x488>
 80069ac:	2101      	movs	r1, #1
 80069ae:	4620      	mov	r0, r4
 80069b0:	f001 fa86 	bl	8007ec0 <__i2b>
 80069b4:	4683      	mov	fp, r0
 80069b6:	2800      	cmp	r0, #0
 80069b8:	f43f aefa 	beq.w	80067b0 <_strtod_l+0x488>
 80069bc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80069be:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80069c0:	2e00      	cmp	r6, #0
 80069c2:	bfab      	itete	ge
 80069c4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80069c6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80069c8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80069ca:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80069ce:	bfac      	ite	ge
 80069d0:	eb06 0a03 	addge.w	sl, r6, r3
 80069d4:	1b9f      	sublt	r7, r3, r6
 80069d6:	9b04      	ldr	r3, [sp, #16]
 80069d8:	1af6      	subs	r6, r6, r3
 80069da:	4416      	add	r6, r2
 80069dc:	4ba0      	ldr	r3, [pc, #640]	; (8006c60 <_strtod_l+0x938>)
 80069de:	3e01      	subs	r6, #1
 80069e0:	429e      	cmp	r6, r3
 80069e2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80069e6:	f280 80c4 	bge.w	8006b72 <_strtod_l+0x84a>
 80069ea:	1b9b      	subs	r3, r3, r6
 80069ec:	2b1f      	cmp	r3, #31
 80069ee:	eba2 0203 	sub.w	r2, r2, r3
 80069f2:	f04f 0101 	mov.w	r1, #1
 80069f6:	f300 80b0 	bgt.w	8006b5a <_strtod_l+0x832>
 80069fa:	fa01 f303 	lsl.w	r3, r1, r3
 80069fe:	930e      	str	r3, [sp, #56]	; 0x38
 8006a00:	2300      	movs	r3, #0
 8006a02:	930d      	str	r3, [sp, #52]	; 0x34
 8006a04:	eb0a 0602 	add.w	r6, sl, r2
 8006a08:	9b04      	ldr	r3, [sp, #16]
 8006a0a:	45b2      	cmp	sl, r6
 8006a0c:	4417      	add	r7, r2
 8006a0e:	441f      	add	r7, r3
 8006a10:	4653      	mov	r3, sl
 8006a12:	bfa8      	it	ge
 8006a14:	4633      	movge	r3, r6
 8006a16:	42bb      	cmp	r3, r7
 8006a18:	bfa8      	it	ge
 8006a1a:	463b      	movge	r3, r7
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	bfc2      	ittt	gt
 8006a20:	1af6      	subgt	r6, r6, r3
 8006a22:	1aff      	subgt	r7, r7, r3
 8006a24:	ebaa 0a03 	subgt.w	sl, sl, r3
 8006a28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	dd17      	ble.n	8006a5e <_strtod_l+0x736>
 8006a2e:	4659      	mov	r1, fp
 8006a30:	461a      	mov	r2, r3
 8006a32:	4620      	mov	r0, r4
 8006a34:	f001 fb04 	bl	8008040 <__pow5mult>
 8006a38:	4683      	mov	fp, r0
 8006a3a:	2800      	cmp	r0, #0
 8006a3c:	f43f aeb8 	beq.w	80067b0 <_strtod_l+0x488>
 8006a40:	4601      	mov	r1, r0
 8006a42:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006a44:	4620      	mov	r0, r4
 8006a46:	f001 fa51 	bl	8007eec <__multiply>
 8006a4a:	900b      	str	r0, [sp, #44]	; 0x2c
 8006a4c:	2800      	cmp	r0, #0
 8006a4e:	f43f aeaf 	beq.w	80067b0 <_strtod_l+0x488>
 8006a52:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006a54:	4620      	mov	r0, r4
 8006a56:	f001 f933 	bl	8007cc0 <_Bfree>
 8006a5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a5c:	9316      	str	r3, [sp, #88]	; 0x58
 8006a5e:	2e00      	cmp	r6, #0
 8006a60:	f300 808c 	bgt.w	8006b7c <_strtod_l+0x854>
 8006a64:	9b08      	ldr	r3, [sp, #32]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	dd08      	ble.n	8006a7c <_strtod_l+0x754>
 8006a6a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a6c:	9905      	ldr	r1, [sp, #20]
 8006a6e:	4620      	mov	r0, r4
 8006a70:	f001 fae6 	bl	8008040 <__pow5mult>
 8006a74:	9005      	str	r0, [sp, #20]
 8006a76:	2800      	cmp	r0, #0
 8006a78:	f43f ae9a 	beq.w	80067b0 <_strtod_l+0x488>
 8006a7c:	2f00      	cmp	r7, #0
 8006a7e:	dd08      	ble.n	8006a92 <_strtod_l+0x76a>
 8006a80:	9905      	ldr	r1, [sp, #20]
 8006a82:	463a      	mov	r2, r7
 8006a84:	4620      	mov	r0, r4
 8006a86:	f001 fb35 	bl	80080f4 <__lshift>
 8006a8a:	9005      	str	r0, [sp, #20]
 8006a8c:	2800      	cmp	r0, #0
 8006a8e:	f43f ae8f 	beq.w	80067b0 <_strtod_l+0x488>
 8006a92:	f1ba 0f00 	cmp.w	sl, #0
 8006a96:	dd08      	ble.n	8006aaa <_strtod_l+0x782>
 8006a98:	4659      	mov	r1, fp
 8006a9a:	4652      	mov	r2, sl
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	f001 fb29 	bl	80080f4 <__lshift>
 8006aa2:	4683      	mov	fp, r0
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	f43f ae83 	beq.w	80067b0 <_strtod_l+0x488>
 8006aaa:	9a05      	ldr	r2, [sp, #20]
 8006aac:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006aae:	4620      	mov	r0, r4
 8006ab0:	f001 fba8 	bl	8008204 <__mdiff>
 8006ab4:	4605      	mov	r5, r0
 8006ab6:	2800      	cmp	r0, #0
 8006ab8:	f43f ae7a 	beq.w	80067b0 <_strtod_l+0x488>
 8006abc:	68c3      	ldr	r3, [r0, #12]
 8006abe:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	60c3      	str	r3, [r0, #12]
 8006ac4:	4659      	mov	r1, fp
 8006ac6:	f001 fb81 	bl	80081cc <__mcmp>
 8006aca:	2800      	cmp	r0, #0
 8006acc:	da60      	bge.n	8006b90 <_strtod_l+0x868>
 8006ace:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ad0:	ea53 0308 	orrs.w	r3, r3, r8
 8006ad4:	f040 8084 	bne.w	8006be0 <_strtod_l+0x8b8>
 8006ad8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d17f      	bne.n	8006be0 <_strtod_l+0x8b8>
 8006ae0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006ae4:	0d1b      	lsrs	r3, r3, #20
 8006ae6:	051b      	lsls	r3, r3, #20
 8006ae8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006aec:	d978      	bls.n	8006be0 <_strtod_l+0x8b8>
 8006aee:	696b      	ldr	r3, [r5, #20]
 8006af0:	b913      	cbnz	r3, 8006af8 <_strtod_l+0x7d0>
 8006af2:	692b      	ldr	r3, [r5, #16]
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	dd73      	ble.n	8006be0 <_strtod_l+0x8b8>
 8006af8:	4629      	mov	r1, r5
 8006afa:	2201      	movs	r2, #1
 8006afc:	4620      	mov	r0, r4
 8006afe:	f001 faf9 	bl	80080f4 <__lshift>
 8006b02:	4659      	mov	r1, fp
 8006b04:	4605      	mov	r5, r0
 8006b06:	f001 fb61 	bl	80081cc <__mcmp>
 8006b0a:	2800      	cmp	r0, #0
 8006b0c:	dd68      	ble.n	8006be0 <_strtod_l+0x8b8>
 8006b0e:	9904      	ldr	r1, [sp, #16]
 8006b10:	4a54      	ldr	r2, [pc, #336]	; (8006c64 <_strtod_l+0x93c>)
 8006b12:	464b      	mov	r3, r9
 8006b14:	2900      	cmp	r1, #0
 8006b16:	f000 8084 	beq.w	8006c22 <_strtod_l+0x8fa>
 8006b1a:	ea02 0109 	and.w	r1, r2, r9
 8006b1e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006b22:	dc7e      	bgt.n	8006c22 <_strtod_l+0x8fa>
 8006b24:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006b28:	f77f aeb3 	ble.w	8006892 <_strtod_l+0x56a>
 8006b2c:	4b4e      	ldr	r3, [pc, #312]	; (8006c68 <_strtod_l+0x940>)
 8006b2e:	4640      	mov	r0, r8
 8006b30:	4649      	mov	r1, r9
 8006b32:	2200      	movs	r2, #0
 8006b34:	f7f9 fd78 	bl	8000628 <__aeabi_dmul>
 8006b38:	4b4a      	ldr	r3, [pc, #296]	; (8006c64 <_strtod_l+0x93c>)
 8006b3a:	400b      	ands	r3, r1
 8006b3c:	4680      	mov	r8, r0
 8006b3e:	4689      	mov	r9, r1
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f47f ae3f 	bne.w	80067c4 <_strtod_l+0x49c>
 8006b46:	2322      	movs	r3, #34	; 0x22
 8006b48:	6023      	str	r3, [r4, #0]
 8006b4a:	e63b      	b.n	80067c4 <_strtod_l+0x49c>
 8006b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8006b50:	fa02 f303 	lsl.w	r3, r2, r3
 8006b54:	ea03 0808 	and.w	r8, r3, r8
 8006b58:	e6e8      	b.n	800692c <_strtod_l+0x604>
 8006b5a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006b5e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8006b62:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006b66:	36e2      	adds	r6, #226	; 0xe2
 8006b68:	fa01 f306 	lsl.w	r3, r1, r6
 8006b6c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8006b70:	e748      	b.n	8006a04 <_strtod_l+0x6dc>
 8006b72:	2100      	movs	r1, #0
 8006b74:	2301      	movs	r3, #1
 8006b76:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8006b7a:	e743      	b.n	8006a04 <_strtod_l+0x6dc>
 8006b7c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006b7e:	4632      	mov	r2, r6
 8006b80:	4620      	mov	r0, r4
 8006b82:	f001 fab7 	bl	80080f4 <__lshift>
 8006b86:	9016      	str	r0, [sp, #88]	; 0x58
 8006b88:	2800      	cmp	r0, #0
 8006b8a:	f47f af6b 	bne.w	8006a64 <_strtod_l+0x73c>
 8006b8e:	e60f      	b.n	80067b0 <_strtod_l+0x488>
 8006b90:	46ca      	mov	sl, r9
 8006b92:	d171      	bne.n	8006c78 <_strtod_l+0x950>
 8006b94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006b96:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006b9a:	b352      	cbz	r2, 8006bf2 <_strtod_l+0x8ca>
 8006b9c:	4a33      	ldr	r2, [pc, #204]	; (8006c6c <_strtod_l+0x944>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d12a      	bne.n	8006bf8 <_strtod_l+0x8d0>
 8006ba2:	9b04      	ldr	r3, [sp, #16]
 8006ba4:	4641      	mov	r1, r8
 8006ba6:	b1fb      	cbz	r3, 8006be8 <_strtod_l+0x8c0>
 8006ba8:	4b2e      	ldr	r3, [pc, #184]	; (8006c64 <_strtod_l+0x93c>)
 8006baa:	ea09 0303 	and.w	r3, r9, r3
 8006bae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8006bb6:	d81a      	bhi.n	8006bee <_strtod_l+0x8c6>
 8006bb8:	0d1b      	lsrs	r3, r3, #20
 8006bba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc2:	4299      	cmp	r1, r3
 8006bc4:	d118      	bne.n	8006bf8 <_strtod_l+0x8d0>
 8006bc6:	4b2a      	ldr	r3, [pc, #168]	; (8006c70 <_strtod_l+0x948>)
 8006bc8:	459a      	cmp	sl, r3
 8006bca:	d102      	bne.n	8006bd2 <_strtod_l+0x8aa>
 8006bcc:	3101      	adds	r1, #1
 8006bce:	f43f adef 	beq.w	80067b0 <_strtod_l+0x488>
 8006bd2:	4b24      	ldr	r3, [pc, #144]	; (8006c64 <_strtod_l+0x93c>)
 8006bd4:	ea0a 0303 	and.w	r3, sl, r3
 8006bd8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8006bdc:	f04f 0800 	mov.w	r8, #0
 8006be0:	9b04      	ldr	r3, [sp, #16]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d1a2      	bne.n	8006b2c <_strtod_l+0x804>
 8006be6:	e5ed      	b.n	80067c4 <_strtod_l+0x49c>
 8006be8:	f04f 33ff 	mov.w	r3, #4294967295
 8006bec:	e7e9      	b.n	8006bc2 <_strtod_l+0x89a>
 8006bee:	4613      	mov	r3, r2
 8006bf0:	e7e7      	b.n	8006bc2 <_strtod_l+0x89a>
 8006bf2:	ea53 0308 	orrs.w	r3, r3, r8
 8006bf6:	d08a      	beq.n	8006b0e <_strtod_l+0x7e6>
 8006bf8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bfa:	b1e3      	cbz	r3, 8006c36 <_strtod_l+0x90e>
 8006bfc:	ea13 0f0a 	tst.w	r3, sl
 8006c00:	d0ee      	beq.n	8006be0 <_strtod_l+0x8b8>
 8006c02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c04:	9a04      	ldr	r2, [sp, #16]
 8006c06:	4640      	mov	r0, r8
 8006c08:	4649      	mov	r1, r9
 8006c0a:	b1c3      	cbz	r3, 8006c3e <_strtod_l+0x916>
 8006c0c:	f7ff fb6f 	bl	80062ee <sulp>
 8006c10:	4602      	mov	r2, r0
 8006c12:	460b      	mov	r3, r1
 8006c14:	ec51 0b18 	vmov	r0, r1, d8
 8006c18:	f7f9 fb50 	bl	80002bc <__adddf3>
 8006c1c:	4680      	mov	r8, r0
 8006c1e:	4689      	mov	r9, r1
 8006c20:	e7de      	b.n	8006be0 <_strtod_l+0x8b8>
 8006c22:	4013      	ands	r3, r2
 8006c24:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006c28:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006c2c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8006c30:	f04f 38ff 	mov.w	r8, #4294967295
 8006c34:	e7d4      	b.n	8006be0 <_strtod_l+0x8b8>
 8006c36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c38:	ea13 0f08 	tst.w	r3, r8
 8006c3c:	e7e0      	b.n	8006c00 <_strtod_l+0x8d8>
 8006c3e:	f7ff fb56 	bl	80062ee <sulp>
 8006c42:	4602      	mov	r2, r0
 8006c44:	460b      	mov	r3, r1
 8006c46:	ec51 0b18 	vmov	r0, r1, d8
 8006c4a:	f7f9 fb35 	bl	80002b8 <__aeabi_dsub>
 8006c4e:	2200      	movs	r2, #0
 8006c50:	2300      	movs	r3, #0
 8006c52:	4680      	mov	r8, r0
 8006c54:	4689      	mov	r9, r1
 8006c56:	f7f9 ff4f 	bl	8000af8 <__aeabi_dcmpeq>
 8006c5a:	2800      	cmp	r0, #0
 8006c5c:	d0c0      	beq.n	8006be0 <_strtod_l+0x8b8>
 8006c5e:	e618      	b.n	8006892 <_strtod_l+0x56a>
 8006c60:	fffffc02 	.word	0xfffffc02
 8006c64:	7ff00000 	.word	0x7ff00000
 8006c68:	39500000 	.word	0x39500000
 8006c6c:	000fffff 	.word	0x000fffff
 8006c70:	7fefffff 	.word	0x7fefffff
 8006c74:	08009180 	.word	0x08009180
 8006c78:	4659      	mov	r1, fp
 8006c7a:	4628      	mov	r0, r5
 8006c7c:	f001 fc16 	bl	80084ac <__ratio>
 8006c80:	ec57 6b10 	vmov	r6, r7, d0
 8006c84:	ee10 0a10 	vmov	r0, s0
 8006c88:	2200      	movs	r2, #0
 8006c8a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006c8e:	4639      	mov	r1, r7
 8006c90:	f7f9 ff46 	bl	8000b20 <__aeabi_dcmple>
 8006c94:	2800      	cmp	r0, #0
 8006c96:	d071      	beq.n	8006d7c <_strtod_l+0xa54>
 8006c98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d17c      	bne.n	8006d98 <_strtod_l+0xa70>
 8006c9e:	f1b8 0f00 	cmp.w	r8, #0
 8006ca2:	d15a      	bne.n	8006d5a <_strtod_l+0xa32>
 8006ca4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d15d      	bne.n	8006d68 <_strtod_l+0xa40>
 8006cac:	4b90      	ldr	r3, [pc, #576]	; (8006ef0 <_strtod_l+0xbc8>)
 8006cae:	2200      	movs	r2, #0
 8006cb0:	4630      	mov	r0, r6
 8006cb2:	4639      	mov	r1, r7
 8006cb4:	f7f9 ff2a 	bl	8000b0c <__aeabi_dcmplt>
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	d15c      	bne.n	8006d76 <_strtod_l+0xa4e>
 8006cbc:	4630      	mov	r0, r6
 8006cbe:	4639      	mov	r1, r7
 8006cc0:	4b8c      	ldr	r3, [pc, #560]	; (8006ef4 <_strtod_l+0xbcc>)
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f7f9 fcb0 	bl	8000628 <__aeabi_dmul>
 8006cc8:	4606      	mov	r6, r0
 8006cca:	460f      	mov	r7, r1
 8006ccc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006cd0:	9606      	str	r6, [sp, #24]
 8006cd2:	9307      	str	r3, [sp, #28]
 8006cd4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006cd8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006cdc:	4b86      	ldr	r3, [pc, #536]	; (8006ef8 <_strtod_l+0xbd0>)
 8006cde:	ea0a 0303 	and.w	r3, sl, r3
 8006ce2:	930d      	str	r3, [sp, #52]	; 0x34
 8006ce4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ce6:	4b85      	ldr	r3, [pc, #532]	; (8006efc <_strtod_l+0xbd4>)
 8006ce8:	429a      	cmp	r2, r3
 8006cea:	f040 8090 	bne.w	8006e0e <_strtod_l+0xae6>
 8006cee:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8006cf2:	ec49 8b10 	vmov	d0, r8, r9
 8006cf6:	f001 fb0f 	bl	8008318 <__ulp>
 8006cfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006cfe:	ec51 0b10 	vmov	r0, r1, d0
 8006d02:	f7f9 fc91 	bl	8000628 <__aeabi_dmul>
 8006d06:	4642      	mov	r2, r8
 8006d08:	464b      	mov	r3, r9
 8006d0a:	f7f9 fad7 	bl	80002bc <__adddf3>
 8006d0e:	460b      	mov	r3, r1
 8006d10:	4979      	ldr	r1, [pc, #484]	; (8006ef8 <_strtod_l+0xbd0>)
 8006d12:	4a7b      	ldr	r2, [pc, #492]	; (8006f00 <_strtod_l+0xbd8>)
 8006d14:	4019      	ands	r1, r3
 8006d16:	4291      	cmp	r1, r2
 8006d18:	4680      	mov	r8, r0
 8006d1a:	d944      	bls.n	8006da6 <_strtod_l+0xa7e>
 8006d1c:	ee18 2a90 	vmov	r2, s17
 8006d20:	4b78      	ldr	r3, [pc, #480]	; (8006f04 <_strtod_l+0xbdc>)
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d104      	bne.n	8006d30 <_strtod_l+0xa08>
 8006d26:	ee18 3a10 	vmov	r3, s16
 8006d2a:	3301      	adds	r3, #1
 8006d2c:	f43f ad40 	beq.w	80067b0 <_strtod_l+0x488>
 8006d30:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8006f04 <_strtod_l+0xbdc>
 8006d34:	f04f 38ff 	mov.w	r8, #4294967295
 8006d38:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006d3a:	4620      	mov	r0, r4
 8006d3c:	f000 ffc0 	bl	8007cc0 <_Bfree>
 8006d40:	9905      	ldr	r1, [sp, #20]
 8006d42:	4620      	mov	r0, r4
 8006d44:	f000 ffbc 	bl	8007cc0 <_Bfree>
 8006d48:	4659      	mov	r1, fp
 8006d4a:	4620      	mov	r0, r4
 8006d4c:	f000 ffb8 	bl	8007cc0 <_Bfree>
 8006d50:	4629      	mov	r1, r5
 8006d52:	4620      	mov	r0, r4
 8006d54:	f000 ffb4 	bl	8007cc0 <_Bfree>
 8006d58:	e609      	b.n	800696e <_strtod_l+0x646>
 8006d5a:	f1b8 0f01 	cmp.w	r8, #1
 8006d5e:	d103      	bne.n	8006d68 <_strtod_l+0xa40>
 8006d60:	f1b9 0f00 	cmp.w	r9, #0
 8006d64:	f43f ad95 	beq.w	8006892 <_strtod_l+0x56a>
 8006d68:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8006ec0 <_strtod_l+0xb98>
 8006d6c:	4f60      	ldr	r7, [pc, #384]	; (8006ef0 <_strtod_l+0xbc8>)
 8006d6e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006d72:	2600      	movs	r6, #0
 8006d74:	e7ae      	b.n	8006cd4 <_strtod_l+0x9ac>
 8006d76:	4f5f      	ldr	r7, [pc, #380]	; (8006ef4 <_strtod_l+0xbcc>)
 8006d78:	2600      	movs	r6, #0
 8006d7a:	e7a7      	b.n	8006ccc <_strtod_l+0x9a4>
 8006d7c:	4b5d      	ldr	r3, [pc, #372]	; (8006ef4 <_strtod_l+0xbcc>)
 8006d7e:	4630      	mov	r0, r6
 8006d80:	4639      	mov	r1, r7
 8006d82:	2200      	movs	r2, #0
 8006d84:	f7f9 fc50 	bl	8000628 <__aeabi_dmul>
 8006d88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d8a:	4606      	mov	r6, r0
 8006d8c:	460f      	mov	r7, r1
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d09c      	beq.n	8006ccc <_strtod_l+0x9a4>
 8006d92:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006d96:	e79d      	b.n	8006cd4 <_strtod_l+0x9ac>
 8006d98:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8006ec8 <_strtod_l+0xba0>
 8006d9c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006da0:	ec57 6b17 	vmov	r6, r7, d7
 8006da4:	e796      	b.n	8006cd4 <_strtod_l+0x9ac>
 8006da6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8006daa:	9b04      	ldr	r3, [sp, #16]
 8006dac:	46ca      	mov	sl, r9
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d1c2      	bne.n	8006d38 <_strtod_l+0xa10>
 8006db2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006db6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006db8:	0d1b      	lsrs	r3, r3, #20
 8006dba:	051b      	lsls	r3, r3, #20
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d1bb      	bne.n	8006d38 <_strtod_l+0xa10>
 8006dc0:	4630      	mov	r0, r6
 8006dc2:	4639      	mov	r1, r7
 8006dc4:	f7f9 ff52 	bl	8000c6c <__aeabi_d2lz>
 8006dc8:	f7f9 fc00 	bl	80005cc <__aeabi_l2d>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	460b      	mov	r3, r1
 8006dd0:	4630      	mov	r0, r6
 8006dd2:	4639      	mov	r1, r7
 8006dd4:	f7f9 fa70 	bl	80002b8 <__aeabi_dsub>
 8006dd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006dda:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006dde:	ea43 0308 	orr.w	r3, r3, r8
 8006de2:	4313      	orrs	r3, r2
 8006de4:	4606      	mov	r6, r0
 8006de6:	460f      	mov	r7, r1
 8006de8:	d054      	beq.n	8006e94 <_strtod_l+0xb6c>
 8006dea:	a339      	add	r3, pc, #228	; (adr r3, 8006ed0 <_strtod_l+0xba8>)
 8006dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df0:	f7f9 fe8c 	bl	8000b0c <__aeabi_dcmplt>
 8006df4:	2800      	cmp	r0, #0
 8006df6:	f47f ace5 	bne.w	80067c4 <_strtod_l+0x49c>
 8006dfa:	a337      	add	r3, pc, #220	; (adr r3, 8006ed8 <_strtod_l+0xbb0>)
 8006dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e00:	4630      	mov	r0, r6
 8006e02:	4639      	mov	r1, r7
 8006e04:	f7f9 fea0 	bl	8000b48 <__aeabi_dcmpgt>
 8006e08:	2800      	cmp	r0, #0
 8006e0a:	d095      	beq.n	8006d38 <_strtod_l+0xa10>
 8006e0c:	e4da      	b.n	80067c4 <_strtod_l+0x49c>
 8006e0e:	9b04      	ldr	r3, [sp, #16]
 8006e10:	b333      	cbz	r3, 8006e60 <_strtod_l+0xb38>
 8006e12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e14:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006e18:	d822      	bhi.n	8006e60 <_strtod_l+0xb38>
 8006e1a:	a331      	add	r3, pc, #196	; (adr r3, 8006ee0 <_strtod_l+0xbb8>)
 8006e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e20:	4630      	mov	r0, r6
 8006e22:	4639      	mov	r1, r7
 8006e24:	f7f9 fe7c 	bl	8000b20 <__aeabi_dcmple>
 8006e28:	b1a0      	cbz	r0, 8006e54 <_strtod_l+0xb2c>
 8006e2a:	4639      	mov	r1, r7
 8006e2c:	4630      	mov	r0, r6
 8006e2e:	f7f9 fe95 	bl	8000b5c <__aeabi_d2uiz>
 8006e32:	2801      	cmp	r0, #1
 8006e34:	bf38      	it	cc
 8006e36:	2001      	movcc	r0, #1
 8006e38:	f7f9 fb7c 	bl	8000534 <__aeabi_ui2d>
 8006e3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e3e:	4606      	mov	r6, r0
 8006e40:	460f      	mov	r7, r1
 8006e42:	bb23      	cbnz	r3, 8006e8e <_strtod_l+0xb66>
 8006e44:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006e48:	9010      	str	r0, [sp, #64]	; 0x40
 8006e4a:	9311      	str	r3, [sp, #68]	; 0x44
 8006e4c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006e50:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006e54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e58:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006e5c:	1a9b      	subs	r3, r3, r2
 8006e5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e60:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006e64:	eeb0 0a48 	vmov.f32	s0, s16
 8006e68:	eef0 0a68 	vmov.f32	s1, s17
 8006e6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8006e70:	f001 fa52 	bl	8008318 <__ulp>
 8006e74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006e78:	ec53 2b10 	vmov	r2, r3, d0
 8006e7c:	f7f9 fbd4 	bl	8000628 <__aeabi_dmul>
 8006e80:	ec53 2b18 	vmov	r2, r3, d8
 8006e84:	f7f9 fa1a 	bl	80002bc <__adddf3>
 8006e88:	4680      	mov	r8, r0
 8006e8a:	4689      	mov	r9, r1
 8006e8c:	e78d      	b.n	8006daa <_strtod_l+0xa82>
 8006e8e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8006e92:	e7db      	b.n	8006e4c <_strtod_l+0xb24>
 8006e94:	a314      	add	r3, pc, #80	; (adr r3, 8006ee8 <_strtod_l+0xbc0>)
 8006e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e9a:	f7f9 fe37 	bl	8000b0c <__aeabi_dcmplt>
 8006e9e:	e7b3      	b.n	8006e08 <_strtod_l+0xae0>
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	930a      	str	r3, [sp, #40]	; 0x28
 8006ea4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006ea6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ea8:	6013      	str	r3, [r2, #0]
 8006eaa:	f7ff ba7c 	b.w	80063a6 <_strtod_l+0x7e>
 8006eae:	2a65      	cmp	r2, #101	; 0x65
 8006eb0:	f43f ab75 	beq.w	800659e <_strtod_l+0x276>
 8006eb4:	2a45      	cmp	r2, #69	; 0x45
 8006eb6:	f43f ab72 	beq.w	800659e <_strtod_l+0x276>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	f7ff bbaa 	b.w	8006614 <_strtod_l+0x2ec>
 8006ec0:	00000000 	.word	0x00000000
 8006ec4:	bff00000 	.word	0xbff00000
 8006ec8:	00000000 	.word	0x00000000
 8006ecc:	3ff00000 	.word	0x3ff00000
 8006ed0:	94a03595 	.word	0x94a03595
 8006ed4:	3fdfffff 	.word	0x3fdfffff
 8006ed8:	35afe535 	.word	0x35afe535
 8006edc:	3fe00000 	.word	0x3fe00000
 8006ee0:	ffc00000 	.word	0xffc00000
 8006ee4:	41dfffff 	.word	0x41dfffff
 8006ee8:	94a03595 	.word	0x94a03595
 8006eec:	3fcfffff 	.word	0x3fcfffff
 8006ef0:	3ff00000 	.word	0x3ff00000
 8006ef4:	3fe00000 	.word	0x3fe00000
 8006ef8:	7ff00000 	.word	0x7ff00000
 8006efc:	7fe00000 	.word	0x7fe00000
 8006f00:	7c9fffff 	.word	0x7c9fffff
 8006f04:	7fefffff 	.word	0x7fefffff

08006f08 <strtod>:
 8006f08:	460a      	mov	r2, r1
 8006f0a:	4601      	mov	r1, r0
 8006f0c:	4802      	ldr	r0, [pc, #8]	; (8006f18 <strtod+0x10>)
 8006f0e:	4b03      	ldr	r3, [pc, #12]	; (8006f1c <strtod+0x14>)
 8006f10:	6800      	ldr	r0, [r0, #0]
 8006f12:	f7ff ba09 	b.w	8006328 <_strtod_l>
 8006f16:	bf00      	nop
 8006f18:	200001dc 	.word	0x200001dc
 8006f1c:	20000024 	.word	0x20000024

08006f20 <std>:
 8006f20:	2300      	movs	r3, #0
 8006f22:	b510      	push	{r4, lr}
 8006f24:	4604      	mov	r4, r0
 8006f26:	e9c0 3300 	strd	r3, r3, [r0]
 8006f2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f2e:	6083      	str	r3, [r0, #8]
 8006f30:	8181      	strh	r1, [r0, #12]
 8006f32:	6643      	str	r3, [r0, #100]	; 0x64
 8006f34:	81c2      	strh	r2, [r0, #14]
 8006f36:	6183      	str	r3, [r0, #24]
 8006f38:	4619      	mov	r1, r3
 8006f3a:	2208      	movs	r2, #8
 8006f3c:	305c      	adds	r0, #92	; 0x5c
 8006f3e:	f000 f8f4 	bl	800712a <memset>
 8006f42:	4b0d      	ldr	r3, [pc, #52]	; (8006f78 <std+0x58>)
 8006f44:	6263      	str	r3, [r4, #36]	; 0x24
 8006f46:	4b0d      	ldr	r3, [pc, #52]	; (8006f7c <std+0x5c>)
 8006f48:	62a3      	str	r3, [r4, #40]	; 0x28
 8006f4a:	4b0d      	ldr	r3, [pc, #52]	; (8006f80 <std+0x60>)
 8006f4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006f4e:	4b0d      	ldr	r3, [pc, #52]	; (8006f84 <std+0x64>)
 8006f50:	6323      	str	r3, [r4, #48]	; 0x30
 8006f52:	4b0d      	ldr	r3, [pc, #52]	; (8006f88 <std+0x68>)
 8006f54:	6224      	str	r4, [r4, #32]
 8006f56:	429c      	cmp	r4, r3
 8006f58:	d006      	beq.n	8006f68 <std+0x48>
 8006f5a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006f5e:	4294      	cmp	r4, r2
 8006f60:	d002      	beq.n	8006f68 <std+0x48>
 8006f62:	33d0      	adds	r3, #208	; 0xd0
 8006f64:	429c      	cmp	r4, r3
 8006f66:	d105      	bne.n	8006f74 <std+0x54>
 8006f68:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f70:	f000 b9c2 	b.w	80072f8 <__retarget_lock_init_recursive>
 8006f74:	bd10      	pop	{r4, pc}
 8006f76:	bf00      	nop
 8006f78:	080070a5 	.word	0x080070a5
 8006f7c:	080070c7 	.word	0x080070c7
 8006f80:	080070ff 	.word	0x080070ff
 8006f84:	08007123 	.word	0x08007123
 8006f88:	200003ec 	.word	0x200003ec

08006f8c <stdio_exit_handler>:
 8006f8c:	4a02      	ldr	r2, [pc, #8]	; (8006f98 <stdio_exit_handler+0xc>)
 8006f8e:	4903      	ldr	r1, [pc, #12]	; (8006f9c <stdio_exit_handler+0x10>)
 8006f90:	4803      	ldr	r0, [pc, #12]	; (8006fa0 <stdio_exit_handler+0x14>)
 8006f92:	f000 b869 	b.w	8007068 <_fwalk_sglue>
 8006f96:	bf00      	nop
 8006f98:	20000018 	.word	0x20000018
 8006f9c:	080086c1 	.word	0x080086c1
 8006fa0:	20000190 	.word	0x20000190

08006fa4 <cleanup_stdio>:
 8006fa4:	6841      	ldr	r1, [r0, #4]
 8006fa6:	4b0c      	ldr	r3, [pc, #48]	; (8006fd8 <cleanup_stdio+0x34>)
 8006fa8:	4299      	cmp	r1, r3
 8006faa:	b510      	push	{r4, lr}
 8006fac:	4604      	mov	r4, r0
 8006fae:	d001      	beq.n	8006fb4 <cleanup_stdio+0x10>
 8006fb0:	f001 fb86 	bl	80086c0 <_fflush_r>
 8006fb4:	68a1      	ldr	r1, [r4, #8]
 8006fb6:	4b09      	ldr	r3, [pc, #36]	; (8006fdc <cleanup_stdio+0x38>)
 8006fb8:	4299      	cmp	r1, r3
 8006fba:	d002      	beq.n	8006fc2 <cleanup_stdio+0x1e>
 8006fbc:	4620      	mov	r0, r4
 8006fbe:	f001 fb7f 	bl	80086c0 <_fflush_r>
 8006fc2:	68e1      	ldr	r1, [r4, #12]
 8006fc4:	4b06      	ldr	r3, [pc, #24]	; (8006fe0 <cleanup_stdio+0x3c>)
 8006fc6:	4299      	cmp	r1, r3
 8006fc8:	d004      	beq.n	8006fd4 <cleanup_stdio+0x30>
 8006fca:	4620      	mov	r0, r4
 8006fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fd0:	f001 bb76 	b.w	80086c0 <_fflush_r>
 8006fd4:	bd10      	pop	{r4, pc}
 8006fd6:	bf00      	nop
 8006fd8:	200003ec 	.word	0x200003ec
 8006fdc:	20000454 	.word	0x20000454
 8006fe0:	200004bc 	.word	0x200004bc

08006fe4 <global_stdio_init.part.0>:
 8006fe4:	b510      	push	{r4, lr}
 8006fe6:	4b0b      	ldr	r3, [pc, #44]	; (8007014 <global_stdio_init.part.0+0x30>)
 8006fe8:	4c0b      	ldr	r4, [pc, #44]	; (8007018 <global_stdio_init.part.0+0x34>)
 8006fea:	4a0c      	ldr	r2, [pc, #48]	; (800701c <global_stdio_init.part.0+0x38>)
 8006fec:	601a      	str	r2, [r3, #0]
 8006fee:	4620      	mov	r0, r4
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	2104      	movs	r1, #4
 8006ff4:	f7ff ff94 	bl	8006f20 <std>
 8006ff8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	2109      	movs	r1, #9
 8007000:	f7ff ff8e 	bl	8006f20 <std>
 8007004:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007008:	2202      	movs	r2, #2
 800700a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800700e:	2112      	movs	r1, #18
 8007010:	f7ff bf86 	b.w	8006f20 <std>
 8007014:	20000524 	.word	0x20000524
 8007018:	200003ec 	.word	0x200003ec
 800701c:	08006f8d 	.word	0x08006f8d

08007020 <__sfp_lock_acquire>:
 8007020:	4801      	ldr	r0, [pc, #4]	; (8007028 <__sfp_lock_acquire+0x8>)
 8007022:	f000 b96a 	b.w	80072fa <__retarget_lock_acquire_recursive>
 8007026:	bf00      	nop
 8007028:	2000052d 	.word	0x2000052d

0800702c <__sfp_lock_release>:
 800702c:	4801      	ldr	r0, [pc, #4]	; (8007034 <__sfp_lock_release+0x8>)
 800702e:	f000 b965 	b.w	80072fc <__retarget_lock_release_recursive>
 8007032:	bf00      	nop
 8007034:	2000052d 	.word	0x2000052d

08007038 <__sinit>:
 8007038:	b510      	push	{r4, lr}
 800703a:	4604      	mov	r4, r0
 800703c:	f7ff fff0 	bl	8007020 <__sfp_lock_acquire>
 8007040:	6a23      	ldr	r3, [r4, #32]
 8007042:	b11b      	cbz	r3, 800704c <__sinit+0x14>
 8007044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007048:	f7ff bff0 	b.w	800702c <__sfp_lock_release>
 800704c:	4b04      	ldr	r3, [pc, #16]	; (8007060 <__sinit+0x28>)
 800704e:	6223      	str	r3, [r4, #32]
 8007050:	4b04      	ldr	r3, [pc, #16]	; (8007064 <__sinit+0x2c>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d1f5      	bne.n	8007044 <__sinit+0xc>
 8007058:	f7ff ffc4 	bl	8006fe4 <global_stdio_init.part.0>
 800705c:	e7f2      	b.n	8007044 <__sinit+0xc>
 800705e:	bf00      	nop
 8007060:	08006fa5 	.word	0x08006fa5
 8007064:	20000524 	.word	0x20000524

08007068 <_fwalk_sglue>:
 8007068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800706c:	4607      	mov	r7, r0
 800706e:	4688      	mov	r8, r1
 8007070:	4614      	mov	r4, r2
 8007072:	2600      	movs	r6, #0
 8007074:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007078:	f1b9 0901 	subs.w	r9, r9, #1
 800707c:	d505      	bpl.n	800708a <_fwalk_sglue+0x22>
 800707e:	6824      	ldr	r4, [r4, #0]
 8007080:	2c00      	cmp	r4, #0
 8007082:	d1f7      	bne.n	8007074 <_fwalk_sglue+0xc>
 8007084:	4630      	mov	r0, r6
 8007086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800708a:	89ab      	ldrh	r3, [r5, #12]
 800708c:	2b01      	cmp	r3, #1
 800708e:	d907      	bls.n	80070a0 <_fwalk_sglue+0x38>
 8007090:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007094:	3301      	adds	r3, #1
 8007096:	d003      	beq.n	80070a0 <_fwalk_sglue+0x38>
 8007098:	4629      	mov	r1, r5
 800709a:	4638      	mov	r0, r7
 800709c:	47c0      	blx	r8
 800709e:	4306      	orrs	r6, r0
 80070a0:	3568      	adds	r5, #104	; 0x68
 80070a2:	e7e9      	b.n	8007078 <_fwalk_sglue+0x10>

080070a4 <__sread>:
 80070a4:	b510      	push	{r4, lr}
 80070a6:	460c      	mov	r4, r1
 80070a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070ac:	f000 f8d6 	bl	800725c <_read_r>
 80070b0:	2800      	cmp	r0, #0
 80070b2:	bfab      	itete	ge
 80070b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80070b6:	89a3      	ldrhlt	r3, [r4, #12]
 80070b8:	181b      	addge	r3, r3, r0
 80070ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80070be:	bfac      	ite	ge
 80070c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80070c2:	81a3      	strhlt	r3, [r4, #12]
 80070c4:	bd10      	pop	{r4, pc}

080070c6 <__swrite>:
 80070c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070ca:	461f      	mov	r7, r3
 80070cc:	898b      	ldrh	r3, [r1, #12]
 80070ce:	05db      	lsls	r3, r3, #23
 80070d0:	4605      	mov	r5, r0
 80070d2:	460c      	mov	r4, r1
 80070d4:	4616      	mov	r6, r2
 80070d6:	d505      	bpl.n	80070e4 <__swrite+0x1e>
 80070d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070dc:	2302      	movs	r3, #2
 80070de:	2200      	movs	r2, #0
 80070e0:	f000 f8aa 	bl	8007238 <_lseek_r>
 80070e4:	89a3      	ldrh	r3, [r4, #12]
 80070e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070ee:	81a3      	strh	r3, [r4, #12]
 80070f0:	4632      	mov	r2, r6
 80070f2:	463b      	mov	r3, r7
 80070f4:	4628      	mov	r0, r5
 80070f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070fa:	f000 b8c1 	b.w	8007280 <_write_r>

080070fe <__sseek>:
 80070fe:	b510      	push	{r4, lr}
 8007100:	460c      	mov	r4, r1
 8007102:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007106:	f000 f897 	bl	8007238 <_lseek_r>
 800710a:	1c43      	adds	r3, r0, #1
 800710c:	89a3      	ldrh	r3, [r4, #12]
 800710e:	bf15      	itete	ne
 8007110:	6560      	strne	r0, [r4, #84]	; 0x54
 8007112:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007116:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800711a:	81a3      	strheq	r3, [r4, #12]
 800711c:	bf18      	it	ne
 800711e:	81a3      	strhne	r3, [r4, #12]
 8007120:	bd10      	pop	{r4, pc}

08007122 <__sclose>:
 8007122:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007126:	f000 b877 	b.w	8007218 <_close_r>

0800712a <memset>:
 800712a:	4402      	add	r2, r0
 800712c:	4603      	mov	r3, r0
 800712e:	4293      	cmp	r3, r2
 8007130:	d100      	bne.n	8007134 <memset+0xa>
 8007132:	4770      	bx	lr
 8007134:	f803 1b01 	strb.w	r1, [r3], #1
 8007138:	e7f9      	b.n	800712e <memset+0x4>

0800713a <strncmp>:
 800713a:	b510      	push	{r4, lr}
 800713c:	b16a      	cbz	r2, 800715a <strncmp+0x20>
 800713e:	3901      	subs	r1, #1
 8007140:	1884      	adds	r4, r0, r2
 8007142:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007146:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800714a:	429a      	cmp	r2, r3
 800714c:	d103      	bne.n	8007156 <strncmp+0x1c>
 800714e:	42a0      	cmp	r0, r4
 8007150:	d001      	beq.n	8007156 <strncmp+0x1c>
 8007152:	2a00      	cmp	r2, #0
 8007154:	d1f5      	bne.n	8007142 <strncmp+0x8>
 8007156:	1ad0      	subs	r0, r2, r3
 8007158:	bd10      	pop	{r4, pc}
 800715a:	4610      	mov	r0, r2
 800715c:	e7fc      	b.n	8007158 <strncmp+0x1e>
	...

08007160 <strtok>:
 8007160:	4b16      	ldr	r3, [pc, #88]	; (80071bc <strtok+0x5c>)
 8007162:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007164:	681e      	ldr	r6, [r3, #0]
 8007166:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8007168:	4605      	mov	r5, r0
 800716a:	b9fc      	cbnz	r4, 80071ac <strtok+0x4c>
 800716c:	2050      	movs	r0, #80	; 0x50
 800716e:	9101      	str	r1, [sp, #4]
 8007170:	f000 fca0 	bl	8007ab4 <malloc>
 8007174:	9901      	ldr	r1, [sp, #4]
 8007176:	6470      	str	r0, [r6, #68]	; 0x44
 8007178:	4602      	mov	r2, r0
 800717a:	b920      	cbnz	r0, 8007186 <strtok+0x26>
 800717c:	4b10      	ldr	r3, [pc, #64]	; (80071c0 <strtok+0x60>)
 800717e:	4811      	ldr	r0, [pc, #68]	; (80071c4 <strtok+0x64>)
 8007180:	215b      	movs	r1, #91	; 0x5b
 8007182:	f000 f8d5 	bl	8007330 <__assert_func>
 8007186:	e9c0 4400 	strd	r4, r4, [r0]
 800718a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800718e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007192:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8007196:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800719a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800719e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80071a2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80071a6:	6184      	str	r4, [r0, #24]
 80071a8:	7704      	strb	r4, [r0, #28]
 80071aa:	6244      	str	r4, [r0, #36]	; 0x24
 80071ac:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80071ae:	2301      	movs	r3, #1
 80071b0:	4628      	mov	r0, r5
 80071b2:	b002      	add	sp, #8
 80071b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80071b8:	f000 b806 	b.w	80071c8 <__strtok_r>
 80071bc:	200001dc 	.word	0x200001dc
 80071c0:	080091a8 	.word	0x080091a8
 80071c4:	080091bf 	.word	0x080091bf

080071c8 <__strtok_r>:
 80071c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071ca:	b908      	cbnz	r0, 80071d0 <__strtok_r+0x8>
 80071cc:	6810      	ldr	r0, [r2, #0]
 80071ce:	b188      	cbz	r0, 80071f4 <__strtok_r+0x2c>
 80071d0:	4604      	mov	r4, r0
 80071d2:	4620      	mov	r0, r4
 80071d4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80071d8:	460f      	mov	r7, r1
 80071da:	f817 6b01 	ldrb.w	r6, [r7], #1
 80071de:	b91e      	cbnz	r6, 80071e8 <__strtok_r+0x20>
 80071e0:	b965      	cbnz	r5, 80071fc <__strtok_r+0x34>
 80071e2:	6015      	str	r5, [r2, #0]
 80071e4:	4628      	mov	r0, r5
 80071e6:	e005      	b.n	80071f4 <__strtok_r+0x2c>
 80071e8:	42b5      	cmp	r5, r6
 80071ea:	d1f6      	bne.n	80071da <__strtok_r+0x12>
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d1f0      	bne.n	80071d2 <__strtok_r+0xa>
 80071f0:	6014      	str	r4, [r2, #0]
 80071f2:	7003      	strb	r3, [r0, #0]
 80071f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071f6:	461c      	mov	r4, r3
 80071f8:	e00c      	b.n	8007214 <__strtok_r+0x4c>
 80071fa:	b915      	cbnz	r5, 8007202 <__strtok_r+0x3a>
 80071fc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007200:	460e      	mov	r6, r1
 8007202:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007206:	42ab      	cmp	r3, r5
 8007208:	d1f7      	bne.n	80071fa <__strtok_r+0x32>
 800720a:	2b00      	cmp	r3, #0
 800720c:	d0f3      	beq.n	80071f6 <__strtok_r+0x2e>
 800720e:	2300      	movs	r3, #0
 8007210:	f804 3c01 	strb.w	r3, [r4, #-1]
 8007214:	6014      	str	r4, [r2, #0]
 8007216:	e7ed      	b.n	80071f4 <__strtok_r+0x2c>

08007218 <_close_r>:
 8007218:	b538      	push	{r3, r4, r5, lr}
 800721a:	4d06      	ldr	r5, [pc, #24]	; (8007234 <_close_r+0x1c>)
 800721c:	2300      	movs	r3, #0
 800721e:	4604      	mov	r4, r0
 8007220:	4608      	mov	r0, r1
 8007222:	602b      	str	r3, [r5, #0]
 8007224:	f7fa ff79 	bl	800211a <_close>
 8007228:	1c43      	adds	r3, r0, #1
 800722a:	d102      	bne.n	8007232 <_close_r+0x1a>
 800722c:	682b      	ldr	r3, [r5, #0]
 800722e:	b103      	cbz	r3, 8007232 <_close_r+0x1a>
 8007230:	6023      	str	r3, [r4, #0]
 8007232:	bd38      	pop	{r3, r4, r5, pc}
 8007234:	20000528 	.word	0x20000528

08007238 <_lseek_r>:
 8007238:	b538      	push	{r3, r4, r5, lr}
 800723a:	4d07      	ldr	r5, [pc, #28]	; (8007258 <_lseek_r+0x20>)
 800723c:	4604      	mov	r4, r0
 800723e:	4608      	mov	r0, r1
 8007240:	4611      	mov	r1, r2
 8007242:	2200      	movs	r2, #0
 8007244:	602a      	str	r2, [r5, #0]
 8007246:	461a      	mov	r2, r3
 8007248:	f7fa ff8e 	bl	8002168 <_lseek>
 800724c:	1c43      	adds	r3, r0, #1
 800724e:	d102      	bne.n	8007256 <_lseek_r+0x1e>
 8007250:	682b      	ldr	r3, [r5, #0]
 8007252:	b103      	cbz	r3, 8007256 <_lseek_r+0x1e>
 8007254:	6023      	str	r3, [r4, #0]
 8007256:	bd38      	pop	{r3, r4, r5, pc}
 8007258:	20000528 	.word	0x20000528

0800725c <_read_r>:
 800725c:	b538      	push	{r3, r4, r5, lr}
 800725e:	4d07      	ldr	r5, [pc, #28]	; (800727c <_read_r+0x20>)
 8007260:	4604      	mov	r4, r0
 8007262:	4608      	mov	r0, r1
 8007264:	4611      	mov	r1, r2
 8007266:	2200      	movs	r2, #0
 8007268:	602a      	str	r2, [r5, #0]
 800726a:	461a      	mov	r2, r3
 800726c:	f7fa ff1c 	bl	80020a8 <_read>
 8007270:	1c43      	adds	r3, r0, #1
 8007272:	d102      	bne.n	800727a <_read_r+0x1e>
 8007274:	682b      	ldr	r3, [r5, #0]
 8007276:	b103      	cbz	r3, 800727a <_read_r+0x1e>
 8007278:	6023      	str	r3, [r4, #0]
 800727a:	bd38      	pop	{r3, r4, r5, pc}
 800727c:	20000528 	.word	0x20000528

08007280 <_write_r>:
 8007280:	b538      	push	{r3, r4, r5, lr}
 8007282:	4d07      	ldr	r5, [pc, #28]	; (80072a0 <_write_r+0x20>)
 8007284:	4604      	mov	r4, r0
 8007286:	4608      	mov	r0, r1
 8007288:	4611      	mov	r1, r2
 800728a:	2200      	movs	r2, #0
 800728c:	602a      	str	r2, [r5, #0]
 800728e:	461a      	mov	r2, r3
 8007290:	f7fa ff27 	bl	80020e2 <_write>
 8007294:	1c43      	adds	r3, r0, #1
 8007296:	d102      	bne.n	800729e <_write_r+0x1e>
 8007298:	682b      	ldr	r3, [r5, #0]
 800729a:	b103      	cbz	r3, 800729e <_write_r+0x1e>
 800729c:	6023      	str	r3, [r4, #0]
 800729e:	bd38      	pop	{r3, r4, r5, pc}
 80072a0:	20000528 	.word	0x20000528

080072a4 <__errno>:
 80072a4:	4b01      	ldr	r3, [pc, #4]	; (80072ac <__errno+0x8>)
 80072a6:	6818      	ldr	r0, [r3, #0]
 80072a8:	4770      	bx	lr
 80072aa:	bf00      	nop
 80072ac:	200001dc 	.word	0x200001dc

080072b0 <__libc_init_array>:
 80072b0:	b570      	push	{r4, r5, r6, lr}
 80072b2:	4d0d      	ldr	r5, [pc, #52]	; (80072e8 <__libc_init_array+0x38>)
 80072b4:	4c0d      	ldr	r4, [pc, #52]	; (80072ec <__libc_init_array+0x3c>)
 80072b6:	1b64      	subs	r4, r4, r5
 80072b8:	10a4      	asrs	r4, r4, #2
 80072ba:	2600      	movs	r6, #0
 80072bc:	42a6      	cmp	r6, r4
 80072be:	d109      	bne.n	80072d4 <__libc_init_array+0x24>
 80072c0:	4d0b      	ldr	r5, [pc, #44]	; (80072f0 <__libc_init_array+0x40>)
 80072c2:	4c0c      	ldr	r4, [pc, #48]	; (80072f4 <__libc_init_array+0x44>)
 80072c4:	f001 fe94 	bl	8008ff0 <_init>
 80072c8:	1b64      	subs	r4, r4, r5
 80072ca:	10a4      	asrs	r4, r4, #2
 80072cc:	2600      	movs	r6, #0
 80072ce:	42a6      	cmp	r6, r4
 80072d0:	d105      	bne.n	80072de <__libc_init_array+0x2e>
 80072d2:	bd70      	pop	{r4, r5, r6, pc}
 80072d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80072d8:	4798      	blx	r3
 80072da:	3601      	adds	r6, #1
 80072dc:	e7ee      	b.n	80072bc <__libc_init_array+0xc>
 80072de:	f855 3b04 	ldr.w	r3, [r5], #4
 80072e2:	4798      	blx	r3
 80072e4:	3601      	adds	r6, #1
 80072e6:	e7f2      	b.n	80072ce <__libc_init_array+0x1e>
 80072e8:	08009560 	.word	0x08009560
 80072ec:	08009560 	.word	0x08009560
 80072f0:	08009560 	.word	0x08009560
 80072f4:	08009564 	.word	0x08009564

080072f8 <__retarget_lock_init_recursive>:
 80072f8:	4770      	bx	lr

080072fa <__retarget_lock_acquire_recursive>:
 80072fa:	4770      	bx	lr

080072fc <__retarget_lock_release_recursive>:
 80072fc:	4770      	bx	lr

080072fe <memcpy>:
 80072fe:	440a      	add	r2, r1
 8007300:	4291      	cmp	r1, r2
 8007302:	f100 33ff 	add.w	r3, r0, #4294967295
 8007306:	d100      	bne.n	800730a <memcpy+0xc>
 8007308:	4770      	bx	lr
 800730a:	b510      	push	{r4, lr}
 800730c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007310:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007314:	4291      	cmp	r1, r2
 8007316:	d1f9      	bne.n	800730c <memcpy+0xe>
 8007318:	bd10      	pop	{r4, pc}
 800731a:	0000      	movs	r0, r0
 800731c:	0000      	movs	r0, r0
	...

08007320 <nan>:
 8007320:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007328 <nan+0x8>
 8007324:	4770      	bx	lr
 8007326:	bf00      	nop
 8007328:	00000000 	.word	0x00000000
 800732c:	7ff80000 	.word	0x7ff80000

08007330 <__assert_func>:
 8007330:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007332:	4614      	mov	r4, r2
 8007334:	461a      	mov	r2, r3
 8007336:	4b09      	ldr	r3, [pc, #36]	; (800735c <__assert_func+0x2c>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4605      	mov	r5, r0
 800733c:	68d8      	ldr	r0, [r3, #12]
 800733e:	b14c      	cbz	r4, 8007354 <__assert_func+0x24>
 8007340:	4b07      	ldr	r3, [pc, #28]	; (8007360 <__assert_func+0x30>)
 8007342:	9100      	str	r1, [sp, #0]
 8007344:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007348:	4906      	ldr	r1, [pc, #24]	; (8007364 <__assert_func+0x34>)
 800734a:	462b      	mov	r3, r5
 800734c:	f001 f9e0 	bl	8008710 <fiprintf>
 8007350:	f001 fa00 	bl	8008754 <abort>
 8007354:	4b04      	ldr	r3, [pc, #16]	; (8007368 <__assert_func+0x38>)
 8007356:	461c      	mov	r4, r3
 8007358:	e7f3      	b.n	8007342 <__assert_func+0x12>
 800735a:	bf00      	nop
 800735c:	200001dc 	.word	0x200001dc
 8007360:	08009221 	.word	0x08009221
 8007364:	0800922e 	.word	0x0800922e
 8007368:	0800925c 	.word	0x0800925c

0800736c <_free_r>:
 800736c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800736e:	2900      	cmp	r1, #0
 8007370:	d044      	beq.n	80073fc <_free_r+0x90>
 8007372:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007376:	9001      	str	r0, [sp, #4]
 8007378:	2b00      	cmp	r3, #0
 800737a:	f1a1 0404 	sub.w	r4, r1, #4
 800737e:	bfb8      	it	lt
 8007380:	18e4      	addlt	r4, r4, r3
 8007382:	f000 fc51 	bl	8007c28 <__malloc_lock>
 8007386:	4a1e      	ldr	r2, [pc, #120]	; (8007400 <_free_r+0x94>)
 8007388:	9801      	ldr	r0, [sp, #4]
 800738a:	6813      	ldr	r3, [r2, #0]
 800738c:	b933      	cbnz	r3, 800739c <_free_r+0x30>
 800738e:	6063      	str	r3, [r4, #4]
 8007390:	6014      	str	r4, [r2, #0]
 8007392:	b003      	add	sp, #12
 8007394:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007398:	f000 bc4c 	b.w	8007c34 <__malloc_unlock>
 800739c:	42a3      	cmp	r3, r4
 800739e:	d908      	bls.n	80073b2 <_free_r+0x46>
 80073a0:	6825      	ldr	r5, [r4, #0]
 80073a2:	1961      	adds	r1, r4, r5
 80073a4:	428b      	cmp	r3, r1
 80073a6:	bf01      	itttt	eq
 80073a8:	6819      	ldreq	r1, [r3, #0]
 80073aa:	685b      	ldreq	r3, [r3, #4]
 80073ac:	1949      	addeq	r1, r1, r5
 80073ae:	6021      	streq	r1, [r4, #0]
 80073b0:	e7ed      	b.n	800738e <_free_r+0x22>
 80073b2:	461a      	mov	r2, r3
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	b10b      	cbz	r3, 80073bc <_free_r+0x50>
 80073b8:	42a3      	cmp	r3, r4
 80073ba:	d9fa      	bls.n	80073b2 <_free_r+0x46>
 80073bc:	6811      	ldr	r1, [r2, #0]
 80073be:	1855      	adds	r5, r2, r1
 80073c0:	42a5      	cmp	r5, r4
 80073c2:	d10b      	bne.n	80073dc <_free_r+0x70>
 80073c4:	6824      	ldr	r4, [r4, #0]
 80073c6:	4421      	add	r1, r4
 80073c8:	1854      	adds	r4, r2, r1
 80073ca:	42a3      	cmp	r3, r4
 80073cc:	6011      	str	r1, [r2, #0]
 80073ce:	d1e0      	bne.n	8007392 <_free_r+0x26>
 80073d0:	681c      	ldr	r4, [r3, #0]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	6053      	str	r3, [r2, #4]
 80073d6:	440c      	add	r4, r1
 80073d8:	6014      	str	r4, [r2, #0]
 80073da:	e7da      	b.n	8007392 <_free_r+0x26>
 80073dc:	d902      	bls.n	80073e4 <_free_r+0x78>
 80073de:	230c      	movs	r3, #12
 80073e0:	6003      	str	r3, [r0, #0]
 80073e2:	e7d6      	b.n	8007392 <_free_r+0x26>
 80073e4:	6825      	ldr	r5, [r4, #0]
 80073e6:	1961      	adds	r1, r4, r5
 80073e8:	428b      	cmp	r3, r1
 80073ea:	bf04      	itt	eq
 80073ec:	6819      	ldreq	r1, [r3, #0]
 80073ee:	685b      	ldreq	r3, [r3, #4]
 80073f0:	6063      	str	r3, [r4, #4]
 80073f2:	bf04      	itt	eq
 80073f4:	1949      	addeq	r1, r1, r5
 80073f6:	6021      	streq	r1, [r4, #0]
 80073f8:	6054      	str	r4, [r2, #4]
 80073fa:	e7ca      	b.n	8007392 <_free_r+0x26>
 80073fc:	b003      	add	sp, #12
 80073fe:	bd30      	pop	{r4, r5, pc}
 8007400:	20000530 	.word	0x20000530

08007404 <rshift>:
 8007404:	6903      	ldr	r3, [r0, #16]
 8007406:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800740a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800740e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007412:	f100 0414 	add.w	r4, r0, #20
 8007416:	dd45      	ble.n	80074a4 <rshift+0xa0>
 8007418:	f011 011f 	ands.w	r1, r1, #31
 800741c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007420:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007424:	d10c      	bne.n	8007440 <rshift+0x3c>
 8007426:	f100 0710 	add.w	r7, r0, #16
 800742a:	4629      	mov	r1, r5
 800742c:	42b1      	cmp	r1, r6
 800742e:	d334      	bcc.n	800749a <rshift+0x96>
 8007430:	1a9b      	subs	r3, r3, r2
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	1eea      	subs	r2, r5, #3
 8007436:	4296      	cmp	r6, r2
 8007438:	bf38      	it	cc
 800743a:	2300      	movcc	r3, #0
 800743c:	4423      	add	r3, r4
 800743e:	e015      	b.n	800746c <rshift+0x68>
 8007440:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007444:	f1c1 0820 	rsb	r8, r1, #32
 8007448:	40cf      	lsrs	r7, r1
 800744a:	f105 0e04 	add.w	lr, r5, #4
 800744e:	46a1      	mov	r9, r4
 8007450:	4576      	cmp	r6, lr
 8007452:	46f4      	mov	ip, lr
 8007454:	d815      	bhi.n	8007482 <rshift+0x7e>
 8007456:	1a9a      	subs	r2, r3, r2
 8007458:	0092      	lsls	r2, r2, #2
 800745a:	3a04      	subs	r2, #4
 800745c:	3501      	adds	r5, #1
 800745e:	42ae      	cmp	r6, r5
 8007460:	bf38      	it	cc
 8007462:	2200      	movcc	r2, #0
 8007464:	18a3      	adds	r3, r4, r2
 8007466:	50a7      	str	r7, [r4, r2]
 8007468:	b107      	cbz	r7, 800746c <rshift+0x68>
 800746a:	3304      	adds	r3, #4
 800746c:	1b1a      	subs	r2, r3, r4
 800746e:	42a3      	cmp	r3, r4
 8007470:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007474:	bf08      	it	eq
 8007476:	2300      	moveq	r3, #0
 8007478:	6102      	str	r2, [r0, #16]
 800747a:	bf08      	it	eq
 800747c:	6143      	streq	r3, [r0, #20]
 800747e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007482:	f8dc c000 	ldr.w	ip, [ip]
 8007486:	fa0c fc08 	lsl.w	ip, ip, r8
 800748a:	ea4c 0707 	orr.w	r7, ip, r7
 800748e:	f849 7b04 	str.w	r7, [r9], #4
 8007492:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007496:	40cf      	lsrs	r7, r1
 8007498:	e7da      	b.n	8007450 <rshift+0x4c>
 800749a:	f851 cb04 	ldr.w	ip, [r1], #4
 800749e:	f847 cf04 	str.w	ip, [r7, #4]!
 80074a2:	e7c3      	b.n	800742c <rshift+0x28>
 80074a4:	4623      	mov	r3, r4
 80074a6:	e7e1      	b.n	800746c <rshift+0x68>

080074a8 <__hexdig_fun>:
 80074a8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80074ac:	2b09      	cmp	r3, #9
 80074ae:	d802      	bhi.n	80074b6 <__hexdig_fun+0xe>
 80074b0:	3820      	subs	r0, #32
 80074b2:	b2c0      	uxtb	r0, r0
 80074b4:	4770      	bx	lr
 80074b6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80074ba:	2b05      	cmp	r3, #5
 80074bc:	d801      	bhi.n	80074c2 <__hexdig_fun+0x1a>
 80074be:	3847      	subs	r0, #71	; 0x47
 80074c0:	e7f7      	b.n	80074b2 <__hexdig_fun+0xa>
 80074c2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80074c6:	2b05      	cmp	r3, #5
 80074c8:	d801      	bhi.n	80074ce <__hexdig_fun+0x26>
 80074ca:	3827      	subs	r0, #39	; 0x27
 80074cc:	e7f1      	b.n	80074b2 <__hexdig_fun+0xa>
 80074ce:	2000      	movs	r0, #0
 80074d0:	4770      	bx	lr
	...

080074d4 <__gethex>:
 80074d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074d8:	4617      	mov	r7, r2
 80074da:	680a      	ldr	r2, [r1, #0]
 80074dc:	b085      	sub	sp, #20
 80074de:	f102 0b02 	add.w	fp, r2, #2
 80074e2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80074e6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80074ea:	4681      	mov	r9, r0
 80074ec:	468a      	mov	sl, r1
 80074ee:	9302      	str	r3, [sp, #8]
 80074f0:	32fe      	adds	r2, #254	; 0xfe
 80074f2:	eb02 030b 	add.w	r3, r2, fp
 80074f6:	46d8      	mov	r8, fp
 80074f8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80074fc:	9301      	str	r3, [sp, #4]
 80074fe:	2830      	cmp	r0, #48	; 0x30
 8007500:	d0f7      	beq.n	80074f2 <__gethex+0x1e>
 8007502:	f7ff ffd1 	bl	80074a8 <__hexdig_fun>
 8007506:	4604      	mov	r4, r0
 8007508:	2800      	cmp	r0, #0
 800750a:	d138      	bne.n	800757e <__gethex+0xaa>
 800750c:	49a7      	ldr	r1, [pc, #668]	; (80077ac <__gethex+0x2d8>)
 800750e:	2201      	movs	r2, #1
 8007510:	4640      	mov	r0, r8
 8007512:	f7ff fe12 	bl	800713a <strncmp>
 8007516:	4606      	mov	r6, r0
 8007518:	2800      	cmp	r0, #0
 800751a:	d169      	bne.n	80075f0 <__gethex+0x11c>
 800751c:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007520:	465d      	mov	r5, fp
 8007522:	f7ff ffc1 	bl	80074a8 <__hexdig_fun>
 8007526:	2800      	cmp	r0, #0
 8007528:	d064      	beq.n	80075f4 <__gethex+0x120>
 800752a:	465a      	mov	r2, fp
 800752c:	7810      	ldrb	r0, [r2, #0]
 800752e:	2830      	cmp	r0, #48	; 0x30
 8007530:	4690      	mov	r8, r2
 8007532:	f102 0201 	add.w	r2, r2, #1
 8007536:	d0f9      	beq.n	800752c <__gethex+0x58>
 8007538:	f7ff ffb6 	bl	80074a8 <__hexdig_fun>
 800753c:	2301      	movs	r3, #1
 800753e:	fab0 f480 	clz	r4, r0
 8007542:	0964      	lsrs	r4, r4, #5
 8007544:	465e      	mov	r6, fp
 8007546:	9301      	str	r3, [sp, #4]
 8007548:	4642      	mov	r2, r8
 800754a:	4615      	mov	r5, r2
 800754c:	3201      	adds	r2, #1
 800754e:	7828      	ldrb	r0, [r5, #0]
 8007550:	f7ff ffaa 	bl	80074a8 <__hexdig_fun>
 8007554:	2800      	cmp	r0, #0
 8007556:	d1f8      	bne.n	800754a <__gethex+0x76>
 8007558:	4994      	ldr	r1, [pc, #592]	; (80077ac <__gethex+0x2d8>)
 800755a:	2201      	movs	r2, #1
 800755c:	4628      	mov	r0, r5
 800755e:	f7ff fdec 	bl	800713a <strncmp>
 8007562:	b978      	cbnz	r0, 8007584 <__gethex+0xb0>
 8007564:	b946      	cbnz	r6, 8007578 <__gethex+0xa4>
 8007566:	1c6e      	adds	r6, r5, #1
 8007568:	4632      	mov	r2, r6
 800756a:	4615      	mov	r5, r2
 800756c:	3201      	adds	r2, #1
 800756e:	7828      	ldrb	r0, [r5, #0]
 8007570:	f7ff ff9a 	bl	80074a8 <__hexdig_fun>
 8007574:	2800      	cmp	r0, #0
 8007576:	d1f8      	bne.n	800756a <__gethex+0x96>
 8007578:	1b73      	subs	r3, r6, r5
 800757a:	009e      	lsls	r6, r3, #2
 800757c:	e004      	b.n	8007588 <__gethex+0xb4>
 800757e:	2400      	movs	r4, #0
 8007580:	4626      	mov	r6, r4
 8007582:	e7e1      	b.n	8007548 <__gethex+0x74>
 8007584:	2e00      	cmp	r6, #0
 8007586:	d1f7      	bne.n	8007578 <__gethex+0xa4>
 8007588:	782b      	ldrb	r3, [r5, #0]
 800758a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800758e:	2b50      	cmp	r3, #80	; 0x50
 8007590:	d13d      	bne.n	800760e <__gethex+0x13a>
 8007592:	786b      	ldrb	r3, [r5, #1]
 8007594:	2b2b      	cmp	r3, #43	; 0x2b
 8007596:	d02f      	beq.n	80075f8 <__gethex+0x124>
 8007598:	2b2d      	cmp	r3, #45	; 0x2d
 800759a:	d031      	beq.n	8007600 <__gethex+0x12c>
 800759c:	1c69      	adds	r1, r5, #1
 800759e:	f04f 0b00 	mov.w	fp, #0
 80075a2:	7808      	ldrb	r0, [r1, #0]
 80075a4:	f7ff ff80 	bl	80074a8 <__hexdig_fun>
 80075a8:	1e42      	subs	r2, r0, #1
 80075aa:	b2d2      	uxtb	r2, r2
 80075ac:	2a18      	cmp	r2, #24
 80075ae:	d82e      	bhi.n	800760e <__gethex+0x13a>
 80075b0:	f1a0 0210 	sub.w	r2, r0, #16
 80075b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80075b8:	f7ff ff76 	bl	80074a8 <__hexdig_fun>
 80075bc:	f100 3cff 	add.w	ip, r0, #4294967295
 80075c0:	fa5f fc8c 	uxtb.w	ip, ip
 80075c4:	f1bc 0f18 	cmp.w	ip, #24
 80075c8:	d91d      	bls.n	8007606 <__gethex+0x132>
 80075ca:	f1bb 0f00 	cmp.w	fp, #0
 80075ce:	d000      	beq.n	80075d2 <__gethex+0xfe>
 80075d0:	4252      	negs	r2, r2
 80075d2:	4416      	add	r6, r2
 80075d4:	f8ca 1000 	str.w	r1, [sl]
 80075d8:	b1dc      	cbz	r4, 8007612 <__gethex+0x13e>
 80075da:	9b01      	ldr	r3, [sp, #4]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	bf14      	ite	ne
 80075e0:	f04f 0800 	movne.w	r8, #0
 80075e4:	f04f 0806 	moveq.w	r8, #6
 80075e8:	4640      	mov	r0, r8
 80075ea:	b005      	add	sp, #20
 80075ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075f0:	4645      	mov	r5, r8
 80075f2:	4626      	mov	r6, r4
 80075f4:	2401      	movs	r4, #1
 80075f6:	e7c7      	b.n	8007588 <__gethex+0xb4>
 80075f8:	f04f 0b00 	mov.w	fp, #0
 80075fc:	1ca9      	adds	r1, r5, #2
 80075fe:	e7d0      	b.n	80075a2 <__gethex+0xce>
 8007600:	f04f 0b01 	mov.w	fp, #1
 8007604:	e7fa      	b.n	80075fc <__gethex+0x128>
 8007606:	230a      	movs	r3, #10
 8007608:	fb03 0002 	mla	r0, r3, r2, r0
 800760c:	e7d0      	b.n	80075b0 <__gethex+0xdc>
 800760e:	4629      	mov	r1, r5
 8007610:	e7e0      	b.n	80075d4 <__gethex+0x100>
 8007612:	eba5 0308 	sub.w	r3, r5, r8
 8007616:	3b01      	subs	r3, #1
 8007618:	4621      	mov	r1, r4
 800761a:	2b07      	cmp	r3, #7
 800761c:	dc0a      	bgt.n	8007634 <__gethex+0x160>
 800761e:	4648      	mov	r0, r9
 8007620:	f000 fb0e 	bl	8007c40 <_Balloc>
 8007624:	4604      	mov	r4, r0
 8007626:	b940      	cbnz	r0, 800763a <__gethex+0x166>
 8007628:	4b61      	ldr	r3, [pc, #388]	; (80077b0 <__gethex+0x2dc>)
 800762a:	4602      	mov	r2, r0
 800762c:	21e4      	movs	r1, #228	; 0xe4
 800762e:	4861      	ldr	r0, [pc, #388]	; (80077b4 <__gethex+0x2e0>)
 8007630:	f7ff fe7e 	bl	8007330 <__assert_func>
 8007634:	3101      	adds	r1, #1
 8007636:	105b      	asrs	r3, r3, #1
 8007638:	e7ef      	b.n	800761a <__gethex+0x146>
 800763a:	f100 0a14 	add.w	sl, r0, #20
 800763e:	2300      	movs	r3, #0
 8007640:	495a      	ldr	r1, [pc, #360]	; (80077ac <__gethex+0x2d8>)
 8007642:	f8cd a004 	str.w	sl, [sp, #4]
 8007646:	469b      	mov	fp, r3
 8007648:	45a8      	cmp	r8, r5
 800764a:	d342      	bcc.n	80076d2 <__gethex+0x1fe>
 800764c:	9801      	ldr	r0, [sp, #4]
 800764e:	f840 bb04 	str.w	fp, [r0], #4
 8007652:	eba0 000a 	sub.w	r0, r0, sl
 8007656:	1080      	asrs	r0, r0, #2
 8007658:	6120      	str	r0, [r4, #16]
 800765a:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800765e:	4658      	mov	r0, fp
 8007660:	f000 fbe0 	bl	8007e24 <__hi0bits>
 8007664:	683d      	ldr	r5, [r7, #0]
 8007666:	eba8 0000 	sub.w	r0, r8, r0
 800766a:	42a8      	cmp	r0, r5
 800766c:	dd59      	ble.n	8007722 <__gethex+0x24e>
 800766e:	eba0 0805 	sub.w	r8, r0, r5
 8007672:	4641      	mov	r1, r8
 8007674:	4620      	mov	r0, r4
 8007676:	f000 ff6f 	bl	8008558 <__any_on>
 800767a:	4683      	mov	fp, r0
 800767c:	b1b8      	cbz	r0, 80076ae <__gethex+0x1da>
 800767e:	f108 33ff 	add.w	r3, r8, #4294967295
 8007682:	1159      	asrs	r1, r3, #5
 8007684:	f003 021f 	and.w	r2, r3, #31
 8007688:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800768c:	f04f 0b01 	mov.w	fp, #1
 8007690:	fa0b f202 	lsl.w	r2, fp, r2
 8007694:	420a      	tst	r2, r1
 8007696:	d00a      	beq.n	80076ae <__gethex+0x1da>
 8007698:	455b      	cmp	r3, fp
 800769a:	dd06      	ble.n	80076aa <__gethex+0x1d6>
 800769c:	f1a8 0102 	sub.w	r1, r8, #2
 80076a0:	4620      	mov	r0, r4
 80076a2:	f000 ff59 	bl	8008558 <__any_on>
 80076a6:	2800      	cmp	r0, #0
 80076a8:	d138      	bne.n	800771c <__gethex+0x248>
 80076aa:	f04f 0b02 	mov.w	fp, #2
 80076ae:	4641      	mov	r1, r8
 80076b0:	4620      	mov	r0, r4
 80076b2:	f7ff fea7 	bl	8007404 <rshift>
 80076b6:	4446      	add	r6, r8
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	42b3      	cmp	r3, r6
 80076bc:	da41      	bge.n	8007742 <__gethex+0x26e>
 80076be:	4621      	mov	r1, r4
 80076c0:	4648      	mov	r0, r9
 80076c2:	f000 fafd 	bl	8007cc0 <_Bfree>
 80076c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80076c8:	2300      	movs	r3, #0
 80076ca:	6013      	str	r3, [r2, #0]
 80076cc:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80076d0:	e78a      	b.n	80075e8 <__gethex+0x114>
 80076d2:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80076d6:	2a2e      	cmp	r2, #46	; 0x2e
 80076d8:	d014      	beq.n	8007704 <__gethex+0x230>
 80076da:	2b20      	cmp	r3, #32
 80076dc:	d106      	bne.n	80076ec <__gethex+0x218>
 80076de:	9b01      	ldr	r3, [sp, #4]
 80076e0:	f843 bb04 	str.w	fp, [r3], #4
 80076e4:	f04f 0b00 	mov.w	fp, #0
 80076e8:	9301      	str	r3, [sp, #4]
 80076ea:	465b      	mov	r3, fp
 80076ec:	7828      	ldrb	r0, [r5, #0]
 80076ee:	9303      	str	r3, [sp, #12]
 80076f0:	f7ff feda 	bl	80074a8 <__hexdig_fun>
 80076f4:	9b03      	ldr	r3, [sp, #12]
 80076f6:	f000 000f 	and.w	r0, r0, #15
 80076fa:	4098      	lsls	r0, r3
 80076fc:	ea4b 0b00 	orr.w	fp, fp, r0
 8007700:	3304      	adds	r3, #4
 8007702:	e7a1      	b.n	8007648 <__gethex+0x174>
 8007704:	45a8      	cmp	r8, r5
 8007706:	d8e8      	bhi.n	80076da <__gethex+0x206>
 8007708:	2201      	movs	r2, #1
 800770a:	4628      	mov	r0, r5
 800770c:	9303      	str	r3, [sp, #12]
 800770e:	f7ff fd14 	bl	800713a <strncmp>
 8007712:	4926      	ldr	r1, [pc, #152]	; (80077ac <__gethex+0x2d8>)
 8007714:	9b03      	ldr	r3, [sp, #12]
 8007716:	2800      	cmp	r0, #0
 8007718:	d1df      	bne.n	80076da <__gethex+0x206>
 800771a:	e795      	b.n	8007648 <__gethex+0x174>
 800771c:	f04f 0b03 	mov.w	fp, #3
 8007720:	e7c5      	b.n	80076ae <__gethex+0x1da>
 8007722:	da0b      	bge.n	800773c <__gethex+0x268>
 8007724:	eba5 0800 	sub.w	r8, r5, r0
 8007728:	4621      	mov	r1, r4
 800772a:	4642      	mov	r2, r8
 800772c:	4648      	mov	r0, r9
 800772e:	f000 fce1 	bl	80080f4 <__lshift>
 8007732:	eba6 0608 	sub.w	r6, r6, r8
 8007736:	4604      	mov	r4, r0
 8007738:	f100 0a14 	add.w	sl, r0, #20
 800773c:	f04f 0b00 	mov.w	fp, #0
 8007740:	e7ba      	b.n	80076b8 <__gethex+0x1e4>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	42b3      	cmp	r3, r6
 8007746:	dd73      	ble.n	8007830 <__gethex+0x35c>
 8007748:	1b9e      	subs	r6, r3, r6
 800774a:	42b5      	cmp	r5, r6
 800774c:	dc34      	bgt.n	80077b8 <__gethex+0x2e4>
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2b02      	cmp	r3, #2
 8007752:	d023      	beq.n	800779c <__gethex+0x2c8>
 8007754:	2b03      	cmp	r3, #3
 8007756:	d025      	beq.n	80077a4 <__gethex+0x2d0>
 8007758:	2b01      	cmp	r3, #1
 800775a:	d115      	bne.n	8007788 <__gethex+0x2b4>
 800775c:	42b5      	cmp	r5, r6
 800775e:	d113      	bne.n	8007788 <__gethex+0x2b4>
 8007760:	2d01      	cmp	r5, #1
 8007762:	d10b      	bne.n	800777c <__gethex+0x2a8>
 8007764:	9a02      	ldr	r2, [sp, #8]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6013      	str	r3, [r2, #0]
 800776a:	2301      	movs	r3, #1
 800776c:	6123      	str	r3, [r4, #16]
 800776e:	f8ca 3000 	str.w	r3, [sl]
 8007772:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007774:	f04f 0862 	mov.w	r8, #98	; 0x62
 8007778:	601c      	str	r4, [r3, #0]
 800777a:	e735      	b.n	80075e8 <__gethex+0x114>
 800777c:	1e69      	subs	r1, r5, #1
 800777e:	4620      	mov	r0, r4
 8007780:	f000 feea 	bl	8008558 <__any_on>
 8007784:	2800      	cmp	r0, #0
 8007786:	d1ed      	bne.n	8007764 <__gethex+0x290>
 8007788:	4621      	mov	r1, r4
 800778a:	4648      	mov	r0, r9
 800778c:	f000 fa98 	bl	8007cc0 <_Bfree>
 8007790:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007792:	2300      	movs	r3, #0
 8007794:	6013      	str	r3, [r2, #0]
 8007796:	f04f 0850 	mov.w	r8, #80	; 0x50
 800779a:	e725      	b.n	80075e8 <__gethex+0x114>
 800779c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d1f2      	bne.n	8007788 <__gethex+0x2b4>
 80077a2:	e7df      	b.n	8007764 <__gethex+0x290>
 80077a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d1dc      	bne.n	8007764 <__gethex+0x290>
 80077aa:	e7ed      	b.n	8007788 <__gethex+0x2b4>
 80077ac:	08009144 	.word	0x08009144
 80077b0:	0800925d 	.word	0x0800925d
 80077b4:	0800926e 	.word	0x0800926e
 80077b8:	f106 38ff 	add.w	r8, r6, #4294967295
 80077bc:	f1bb 0f00 	cmp.w	fp, #0
 80077c0:	d133      	bne.n	800782a <__gethex+0x356>
 80077c2:	f1b8 0f00 	cmp.w	r8, #0
 80077c6:	d004      	beq.n	80077d2 <__gethex+0x2fe>
 80077c8:	4641      	mov	r1, r8
 80077ca:	4620      	mov	r0, r4
 80077cc:	f000 fec4 	bl	8008558 <__any_on>
 80077d0:	4683      	mov	fp, r0
 80077d2:	ea4f 1268 	mov.w	r2, r8, asr #5
 80077d6:	2301      	movs	r3, #1
 80077d8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80077dc:	f008 081f 	and.w	r8, r8, #31
 80077e0:	fa03 f308 	lsl.w	r3, r3, r8
 80077e4:	4213      	tst	r3, r2
 80077e6:	4631      	mov	r1, r6
 80077e8:	4620      	mov	r0, r4
 80077ea:	bf18      	it	ne
 80077ec:	f04b 0b02 	orrne.w	fp, fp, #2
 80077f0:	1bad      	subs	r5, r5, r6
 80077f2:	f7ff fe07 	bl	8007404 <rshift>
 80077f6:	687e      	ldr	r6, [r7, #4]
 80077f8:	f04f 0802 	mov.w	r8, #2
 80077fc:	f1bb 0f00 	cmp.w	fp, #0
 8007800:	d04a      	beq.n	8007898 <__gethex+0x3c4>
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2b02      	cmp	r3, #2
 8007806:	d016      	beq.n	8007836 <__gethex+0x362>
 8007808:	2b03      	cmp	r3, #3
 800780a:	d018      	beq.n	800783e <__gethex+0x36a>
 800780c:	2b01      	cmp	r3, #1
 800780e:	d109      	bne.n	8007824 <__gethex+0x350>
 8007810:	f01b 0f02 	tst.w	fp, #2
 8007814:	d006      	beq.n	8007824 <__gethex+0x350>
 8007816:	f8da 3000 	ldr.w	r3, [sl]
 800781a:	ea4b 0b03 	orr.w	fp, fp, r3
 800781e:	f01b 0f01 	tst.w	fp, #1
 8007822:	d10f      	bne.n	8007844 <__gethex+0x370>
 8007824:	f048 0810 	orr.w	r8, r8, #16
 8007828:	e036      	b.n	8007898 <__gethex+0x3c4>
 800782a:	f04f 0b01 	mov.w	fp, #1
 800782e:	e7d0      	b.n	80077d2 <__gethex+0x2fe>
 8007830:	f04f 0801 	mov.w	r8, #1
 8007834:	e7e2      	b.n	80077fc <__gethex+0x328>
 8007836:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007838:	f1c3 0301 	rsb	r3, r3, #1
 800783c:	930f      	str	r3, [sp, #60]	; 0x3c
 800783e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007840:	2b00      	cmp	r3, #0
 8007842:	d0ef      	beq.n	8007824 <__gethex+0x350>
 8007844:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007848:	f104 0214 	add.w	r2, r4, #20
 800784c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007850:	9301      	str	r3, [sp, #4]
 8007852:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8007856:	2300      	movs	r3, #0
 8007858:	4694      	mov	ip, r2
 800785a:	f852 1b04 	ldr.w	r1, [r2], #4
 800785e:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007862:	d01e      	beq.n	80078a2 <__gethex+0x3ce>
 8007864:	3101      	adds	r1, #1
 8007866:	f8cc 1000 	str.w	r1, [ip]
 800786a:	f1b8 0f02 	cmp.w	r8, #2
 800786e:	f104 0214 	add.w	r2, r4, #20
 8007872:	d13d      	bne.n	80078f0 <__gethex+0x41c>
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	3b01      	subs	r3, #1
 8007878:	42ab      	cmp	r3, r5
 800787a:	d10b      	bne.n	8007894 <__gethex+0x3c0>
 800787c:	1169      	asrs	r1, r5, #5
 800787e:	2301      	movs	r3, #1
 8007880:	f005 051f 	and.w	r5, r5, #31
 8007884:	fa03 f505 	lsl.w	r5, r3, r5
 8007888:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800788c:	421d      	tst	r5, r3
 800788e:	bf18      	it	ne
 8007890:	f04f 0801 	movne.w	r8, #1
 8007894:	f048 0820 	orr.w	r8, r8, #32
 8007898:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800789a:	601c      	str	r4, [r3, #0]
 800789c:	9b02      	ldr	r3, [sp, #8]
 800789e:	601e      	str	r6, [r3, #0]
 80078a0:	e6a2      	b.n	80075e8 <__gethex+0x114>
 80078a2:	4290      	cmp	r0, r2
 80078a4:	f842 3c04 	str.w	r3, [r2, #-4]
 80078a8:	d8d6      	bhi.n	8007858 <__gethex+0x384>
 80078aa:	68a2      	ldr	r2, [r4, #8]
 80078ac:	4593      	cmp	fp, r2
 80078ae:	db17      	blt.n	80078e0 <__gethex+0x40c>
 80078b0:	6861      	ldr	r1, [r4, #4]
 80078b2:	4648      	mov	r0, r9
 80078b4:	3101      	adds	r1, #1
 80078b6:	f000 f9c3 	bl	8007c40 <_Balloc>
 80078ba:	4682      	mov	sl, r0
 80078bc:	b918      	cbnz	r0, 80078c6 <__gethex+0x3f2>
 80078be:	4b1b      	ldr	r3, [pc, #108]	; (800792c <__gethex+0x458>)
 80078c0:	4602      	mov	r2, r0
 80078c2:	2184      	movs	r1, #132	; 0x84
 80078c4:	e6b3      	b.n	800762e <__gethex+0x15a>
 80078c6:	6922      	ldr	r2, [r4, #16]
 80078c8:	3202      	adds	r2, #2
 80078ca:	f104 010c 	add.w	r1, r4, #12
 80078ce:	0092      	lsls	r2, r2, #2
 80078d0:	300c      	adds	r0, #12
 80078d2:	f7ff fd14 	bl	80072fe <memcpy>
 80078d6:	4621      	mov	r1, r4
 80078d8:	4648      	mov	r0, r9
 80078da:	f000 f9f1 	bl	8007cc0 <_Bfree>
 80078de:	4654      	mov	r4, sl
 80078e0:	6922      	ldr	r2, [r4, #16]
 80078e2:	1c51      	adds	r1, r2, #1
 80078e4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80078e8:	6121      	str	r1, [r4, #16]
 80078ea:	2101      	movs	r1, #1
 80078ec:	6151      	str	r1, [r2, #20]
 80078ee:	e7bc      	b.n	800786a <__gethex+0x396>
 80078f0:	6921      	ldr	r1, [r4, #16]
 80078f2:	4559      	cmp	r1, fp
 80078f4:	dd0b      	ble.n	800790e <__gethex+0x43a>
 80078f6:	2101      	movs	r1, #1
 80078f8:	4620      	mov	r0, r4
 80078fa:	f7ff fd83 	bl	8007404 <rshift>
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	3601      	adds	r6, #1
 8007902:	42b3      	cmp	r3, r6
 8007904:	f6ff aedb 	blt.w	80076be <__gethex+0x1ea>
 8007908:	f04f 0801 	mov.w	r8, #1
 800790c:	e7c2      	b.n	8007894 <__gethex+0x3c0>
 800790e:	f015 051f 	ands.w	r5, r5, #31
 8007912:	d0f9      	beq.n	8007908 <__gethex+0x434>
 8007914:	9b01      	ldr	r3, [sp, #4]
 8007916:	441a      	add	r2, r3
 8007918:	f1c5 0520 	rsb	r5, r5, #32
 800791c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007920:	f000 fa80 	bl	8007e24 <__hi0bits>
 8007924:	42a8      	cmp	r0, r5
 8007926:	dbe6      	blt.n	80078f6 <__gethex+0x422>
 8007928:	e7ee      	b.n	8007908 <__gethex+0x434>
 800792a:	bf00      	nop
 800792c:	0800925d 	.word	0x0800925d

08007930 <L_shift>:
 8007930:	f1c2 0208 	rsb	r2, r2, #8
 8007934:	0092      	lsls	r2, r2, #2
 8007936:	b570      	push	{r4, r5, r6, lr}
 8007938:	f1c2 0620 	rsb	r6, r2, #32
 800793c:	6843      	ldr	r3, [r0, #4]
 800793e:	6804      	ldr	r4, [r0, #0]
 8007940:	fa03 f506 	lsl.w	r5, r3, r6
 8007944:	432c      	orrs	r4, r5
 8007946:	40d3      	lsrs	r3, r2
 8007948:	6004      	str	r4, [r0, #0]
 800794a:	f840 3f04 	str.w	r3, [r0, #4]!
 800794e:	4288      	cmp	r0, r1
 8007950:	d3f4      	bcc.n	800793c <L_shift+0xc>
 8007952:	bd70      	pop	{r4, r5, r6, pc}

08007954 <__match>:
 8007954:	b530      	push	{r4, r5, lr}
 8007956:	6803      	ldr	r3, [r0, #0]
 8007958:	3301      	adds	r3, #1
 800795a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800795e:	b914      	cbnz	r4, 8007966 <__match+0x12>
 8007960:	6003      	str	r3, [r0, #0]
 8007962:	2001      	movs	r0, #1
 8007964:	bd30      	pop	{r4, r5, pc}
 8007966:	f813 2b01 	ldrb.w	r2, [r3], #1
 800796a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800796e:	2d19      	cmp	r5, #25
 8007970:	bf98      	it	ls
 8007972:	3220      	addls	r2, #32
 8007974:	42a2      	cmp	r2, r4
 8007976:	d0f0      	beq.n	800795a <__match+0x6>
 8007978:	2000      	movs	r0, #0
 800797a:	e7f3      	b.n	8007964 <__match+0x10>

0800797c <__hexnan>:
 800797c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007980:	680b      	ldr	r3, [r1, #0]
 8007982:	6801      	ldr	r1, [r0, #0]
 8007984:	115e      	asrs	r6, r3, #5
 8007986:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800798a:	f013 031f 	ands.w	r3, r3, #31
 800798e:	b087      	sub	sp, #28
 8007990:	bf18      	it	ne
 8007992:	3604      	addne	r6, #4
 8007994:	2500      	movs	r5, #0
 8007996:	1f37      	subs	r7, r6, #4
 8007998:	4682      	mov	sl, r0
 800799a:	4690      	mov	r8, r2
 800799c:	9301      	str	r3, [sp, #4]
 800799e:	f846 5c04 	str.w	r5, [r6, #-4]
 80079a2:	46b9      	mov	r9, r7
 80079a4:	463c      	mov	r4, r7
 80079a6:	9502      	str	r5, [sp, #8]
 80079a8:	46ab      	mov	fp, r5
 80079aa:	784a      	ldrb	r2, [r1, #1]
 80079ac:	1c4b      	adds	r3, r1, #1
 80079ae:	9303      	str	r3, [sp, #12]
 80079b0:	b342      	cbz	r2, 8007a04 <__hexnan+0x88>
 80079b2:	4610      	mov	r0, r2
 80079b4:	9105      	str	r1, [sp, #20]
 80079b6:	9204      	str	r2, [sp, #16]
 80079b8:	f7ff fd76 	bl	80074a8 <__hexdig_fun>
 80079bc:	2800      	cmp	r0, #0
 80079be:	d14f      	bne.n	8007a60 <__hexnan+0xe4>
 80079c0:	9a04      	ldr	r2, [sp, #16]
 80079c2:	9905      	ldr	r1, [sp, #20]
 80079c4:	2a20      	cmp	r2, #32
 80079c6:	d818      	bhi.n	80079fa <__hexnan+0x7e>
 80079c8:	9b02      	ldr	r3, [sp, #8]
 80079ca:	459b      	cmp	fp, r3
 80079cc:	dd13      	ble.n	80079f6 <__hexnan+0x7a>
 80079ce:	454c      	cmp	r4, r9
 80079d0:	d206      	bcs.n	80079e0 <__hexnan+0x64>
 80079d2:	2d07      	cmp	r5, #7
 80079d4:	dc04      	bgt.n	80079e0 <__hexnan+0x64>
 80079d6:	462a      	mov	r2, r5
 80079d8:	4649      	mov	r1, r9
 80079da:	4620      	mov	r0, r4
 80079dc:	f7ff ffa8 	bl	8007930 <L_shift>
 80079e0:	4544      	cmp	r4, r8
 80079e2:	d950      	bls.n	8007a86 <__hexnan+0x10a>
 80079e4:	2300      	movs	r3, #0
 80079e6:	f1a4 0904 	sub.w	r9, r4, #4
 80079ea:	f844 3c04 	str.w	r3, [r4, #-4]
 80079ee:	f8cd b008 	str.w	fp, [sp, #8]
 80079f2:	464c      	mov	r4, r9
 80079f4:	461d      	mov	r5, r3
 80079f6:	9903      	ldr	r1, [sp, #12]
 80079f8:	e7d7      	b.n	80079aa <__hexnan+0x2e>
 80079fa:	2a29      	cmp	r2, #41	; 0x29
 80079fc:	d155      	bne.n	8007aaa <__hexnan+0x12e>
 80079fe:	3102      	adds	r1, #2
 8007a00:	f8ca 1000 	str.w	r1, [sl]
 8007a04:	f1bb 0f00 	cmp.w	fp, #0
 8007a08:	d04f      	beq.n	8007aaa <__hexnan+0x12e>
 8007a0a:	454c      	cmp	r4, r9
 8007a0c:	d206      	bcs.n	8007a1c <__hexnan+0xa0>
 8007a0e:	2d07      	cmp	r5, #7
 8007a10:	dc04      	bgt.n	8007a1c <__hexnan+0xa0>
 8007a12:	462a      	mov	r2, r5
 8007a14:	4649      	mov	r1, r9
 8007a16:	4620      	mov	r0, r4
 8007a18:	f7ff ff8a 	bl	8007930 <L_shift>
 8007a1c:	4544      	cmp	r4, r8
 8007a1e:	d934      	bls.n	8007a8a <__hexnan+0x10e>
 8007a20:	f1a8 0204 	sub.w	r2, r8, #4
 8007a24:	4623      	mov	r3, r4
 8007a26:	f853 1b04 	ldr.w	r1, [r3], #4
 8007a2a:	f842 1f04 	str.w	r1, [r2, #4]!
 8007a2e:	429f      	cmp	r7, r3
 8007a30:	d2f9      	bcs.n	8007a26 <__hexnan+0xaa>
 8007a32:	1b3b      	subs	r3, r7, r4
 8007a34:	f023 0303 	bic.w	r3, r3, #3
 8007a38:	3304      	adds	r3, #4
 8007a3a:	3e03      	subs	r6, #3
 8007a3c:	3401      	adds	r4, #1
 8007a3e:	42a6      	cmp	r6, r4
 8007a40:	bf38      	it	cc
 8007a42:	2304      	movcc	r3, #4
 8007a44:	4443      	add	r3, r8
 8007a46:	2200      	movs	r2, #0
 8007a48:	f843 2b04 	str.w	r2, [r3], #4
 8007a4c:	429f      	cmp	r7, r3
 8007a4e:	d2fb      	bcs.n	8007a48 <__hexnan+0xcc>
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	b91b      	cbnz	r3, 8007a5c <__hexnan+0xe0>
 8007a54:	4547      	cmp	r7, r8
 8007a56:	d126      	bne.n	8007aa6 <__hexnan+0x12a>
 8007a58:	2301      	movs	r3, #1
 8007a5a:	603b      	str	r3, [r7, #0]
 8007a5c:	2005      	movs	r0, #5
 8007a5e:	e025      	b.n	8007aac <__hexnan+0x130>
 8007a60:	3501      	adds	r5, #1
 8007a62:	2d08      	cmp	r5, #8
 8007a64:	f10b 0b01 	add.w	fp, fp, #1
 8007a68:	dd06      	ble.n	8007a78 <__hexnan+0xfc>
 8007a6a:	4544      	cmp	r4, r8
 8007a6c:	d9c3      	bls.n	80079f6 <__hexnan+0x7a>
 8007a6e:	2300      	movs	r3, #0
 8007a70:	f844 3c04 	str.w	r3, [r4, #-4]
 8007a74:	2501      	movs	r5, #1
 8007a76:	3c04      	subs	r4, #4
 8007a78:	6822      	ldr	r2, [r4, #0]
 8007a7a:	f000 000f 	and.w	r0, r0, #15
 8007a7e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007a82:	6020      	str	r0, [r4, #0]
 8007a84:	e7b7      	b.n	80079f6 <__hexnan+0x7a>
 8007a86:	2508      	movs	r5, #8
 8007a88:	e7b5      	b.n	80079f6 <__hexnan+0x7a>
 8007a8a:	9b01      	ldr	r3, [sp, #4]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d0df      	beq.n	8007a50 <__hexnan+0xd4>
 8007a90:	f1c3 0320 	rsb	r3, r3, #32
 8007a94:	f04f 32ff 	mov.w	r2, #4294967295
 8007a98:	40da      	lsrs	r2, r3
 8007a9a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007a9e:	4013      	ands	r3, r2
 8007aa0:	f846 3c04 	str.w	r3, [r6, #-4]
 8007aa4:	e7d4      	b.n	8007a50 <__hexnan+0xd4>
 8007aa6:	3f04      	subs	r7, #4
 8007aa8:	e7d2      	b.n	8007a50 <__hexnan+0xd4>
 8007aaa:	2004      	movs	r0, #4
 8007aac:	b007      	add	sp, #28
 8007aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08007ab4 <malloc>:
 8007ab4:	4b02      	ldr	r3, [pc, #8]	; (8007ac0 <malloc+0xc>)
 8007ab6:	4601      	mov	r1, r0
 8007ab8:	6818      	ldr	r0, [r3, #0]
 8007aba:	f000 b823 	b.w	8007b04 <_malloc_r>
 8007abe:	bf00      	nop
 8007ac0:	200001dc 	.word	0x200001dc

08007ac4 <sbrk_aligned>:
 8007ac4:	b570      	push	{r4, r5, r6, lr}
 8007ac6:	4e0e      	ldr	r6, [pc, #56]	; (8007b00 <sbrk_aligned+0x3c>)
 8007ac8:	460c      	mov	r4, r1
 8007aca:	6831      	ldr	r1, [r6, #0]
 8007acc:	4605      	mov	r5, r0
 8007ace:	b911      	cbnz	r1, 8007ad6 <sbrk_aligned+0x12>
 8007ad0:	f000 fe30 	bl	8008734 <_sbrk_r>
 8007ad4:	6030      	str	r0, [r6, #0]
 8007ad6:	4621      	mov	r1, r4
 8007ad8:	4628      	mov	r0, r5
 8007ada:	f000 fe2b 	bl	8008734 <_sbrk_r>
 8007ade:	1c43      	adds	r3, r0, #1
 8007ae0:	d00a      	beq.n	8007af8 <sbrk_aligned+0x34>
 8007ae2:	1cc4      	adds	r4, r0, #3
 8007ae4:	f024 0403 	bic.w	r4, r4, #3
 8007ae8:	42a0      	cmp	r0, r4
 8007aea:	d007      	beq.n	8007afc <sbrk_aligned+0x38>
 8007aec:	1a21      	subs	r1, r4, r0
 8007aee:	4628      	mov	r0, r5
 8007af0:	f000 fe20 	bl	8008734 <_sbrk_r>
 8007af4:	3001      	adds	r0, #1
 8007af6:	d101      	bne.n	8007afc <sbrk_aligned+0x38>
 8007af8:	f04f 34ff 	mov.w	r4, #4294967295
 8007afc:	4620      	mov	r0, r4
 8007afe:	bd70      	pop	{r4, r5, r6, pc}
 8007b00:	20000534 	.word	0x20000534

08007b04 <_malloc_r>:
 8007b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b08:	1ccd      	adds	r5, r1, #3
 8007b0a:	f025 0503 	bic.w	r5, r5, #3
 8007b0e:	3508      	adds	r5, #8
 8007b10:	2d0c      	cmp	r5, #12
 8007b12:	bf38      	it	cc
 8007b14:	250c      	movcc	r5, #12
 8007b16:	2d00      	cmp	r5, #0
 8007b18:	4607      	mov	r7, r0
 8007b1a:	db01      	blt.n	8007b20 <_malloc_r+0x1c>
 8007b1c:	42a9      	cmp	r1, r5
 8007b1e:	d905      	bls.n	8007b2c <_malloc_r+0x28>
 8007b20:	230c      	movs	r3, #12
 8007b22:	603b      	str	r3, [r7, #0]
 8007b24:	2600      	movs	r6, #0
 8007b26:	4630      	mov	r0, r6
 8007b28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b2c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007c00 <_malloc_r+0xfc>
 8007b30:	f000 f87a 	bl	8007c28 <__malloc_lock>
 8007b34:	f8d8 3000 	ldr.w	r3, [r8]
 8007b38:	461c      	mov	r4, r3
 8007b3a:	bb5c      	cbnz	r4, 8007b94 <_malloc_r+0x90>
 8007b3c:	4629      	mov	r1, r5
 8007b3e:	4638      	mov	r0, r7
 8007b40:	f7ff ffc0 	bl	8007ac4 <sbrk_aligned>
 8007b44:	1c43      	adds	r3, r0, #1
 8007b46:	4604      	mov	r4, r0
 8007b48:	d155      	bne.n	8007bf6 <_malloc_r+0xf2>
 8007b4a:	f8d8 4000 	ldr.w	r4, [r8]
 8007b4e:	4626      	mov	r6, r4
 8007b50:	2e00      	cmp	r6, #0
 8007b52:	d145      	bne.n	8007be0 <_malloc_r+0xdc>
 8007b54:	2c00      	cmp	r4, #0
 8007b56:	d048      	beq.n	8007bea <_malloc_r+0xe6>
 8007b58:	6823      	ldr	r3, [r4, #0]
 8007b5a:	4631      	mov	r1, r6
 8007b5c:	4638      	mov	r0, r7
 8007b5e:	eb04 0903 	add.w	r9, r4, r3
 8007b62:	f000 fde7 	bl	8008734 <_sbrk_r>
 8007b66:	4581      	cmp	r9, r0
 8007b68:	d13f      	bne.n	8007bea <_malloc_r+0xe6>
 8007b6a:	6821      	ldr	r1, [r4, #0]
 8007b6c:	1a6d      	subs	r5, r5, r1
 8007b6e:	4629      	mov	r1, r5
 8007b70:	4638      	mov	r0, r7
 8007b72:	f7ff ffa7 	bl	8007ac4 <sbrk_aligned>
 8007b76:	3001      	adds	r0, #1
 8007b78:	d037      	beq.n	8007bea <_malloc_r+0xe6>
 8007b7a:	6823      	ldr	r3, [r4, #0]
 8007b7c:	442b      	add	r3, r5
 8007b7e:	6023      	str	r3, [r4, #0]
 8007b80:	f8d8 3000 	ldr.w	r3, [r8]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d038      	beq.n	8007bfa <_malloc_r+0xf6>
 8007b88:	685a      	ldr	r2, [r3, #4]
 8007b8a:	42a2      	cmp	r2, r4
 8007b8c:	d12b      	bne.n	8007be6 <_malloc_r+0xe2>
 8007b8e:	2200      	movs	r2, #0
 8007b90:	605a      	str	r2, [r3, #4]
 8007b92:	e00f      	b.n	8007bb4 <_malloc_r+0xb0>
 8007b94:	6822      	ldr	r2, [r4, #0]
 8007b96:	1b52      	subs	r2, r2, r5
 8007b98:	d41f      	bmi.n	8007bda <_malloc_r+0xd6>
 8007b9a:	2a0b      	cmp	r2, #11
 8007b9c:	d917      	bls.n	8007bce <_malloc_r+0xca>
 8007b9e:	1961      	adds	r1, r4, r5
 8007ba0:	42a3      	cmp	r3, r4
 8007ba2:	6025      	str	r5, [r4, #0]
 8007ba4:	bf18      	it	ne
 8007ba6:	6059      	strne	r1, [r3, #4]
 8007ba8:	6863      	ldr	r3, [r4, #4]
 8007baa:	bf08      	it	eq
 8007bac:	f8c8 1000 	streq.w	r1, [r8]
 8007bb0:	5162      	str	r2, [r4, r5]
 8007bb2:	604b      	str	r3, [r1, #4]
 8007bb4:	4638      	mov	r0, r7
 8007bb6:	f104 060b 	add.w	r6, r4, #11
 8007bba:	f000 f83b 	bl	8007c34 <__malloc_unlock>
 8007bbe:	f026 0607 	bic.w	r6, r6, #7
 8007bc2:	1d23      	adds	r3, r4, #4
 8007bc4:	1af2      	subs	r2, r6, r3
 8007bc6:	d0ae      	beq.n	8007b26 <_malloc_r+0x22>
 8007bc8:	1b9b      	subs	r3, r3, r6
 8007bca:	50a3      	str	r3, [r4, r2]
 8007bcc:	e7ab      	b.n	8007b26 <_malloc_r+0x22>
 8007bce:	42a3      	cmp	r3, r4
 8007bd0:	6862      	ldr	r2, [r4, #4]
 8007bd2:	d1dd      	bne.n	8007b90 <_malloc_r+0x8c>
 8007bd4:	f8c8 2000 	str.w	r2, [r8]
 8007bd8:	e7ec      	b.n	8007bb4 <_malloc_r+0xb0>
 8007bda:	4623      	mov	r3, r4
 8007bdc:	6864      	ldr	r4, [r4, #4]
 8007bde:	e7ac      	b.n	8007b3a <_malloc_r+0x36>
 8007be0:	4634      	mov	r4, r6
 8007be2:	6876      	ldr	r6, [r6, #4]
 8007be4:	e7b4      	b.n	8007b50 <_malloc_r+0x4c>
 8007be6:	4613      	mov	r3, r2
 8007be8:	e7cc      	b.n	8007b84 <_malloc_r+0x80>
 8007bea:	230c      	movs	r3, #12
 8007bec:	603b      	str	r3, [r7, #0]
 8007bee:	4638      	mov	r0, r7
 8007bf0:	f000 f820 	bl	8007c34 <__malloc_unlock>
 8007bf4:	e797      	b.n	8007b26 <_malloc_r+0x22>
 8007bf6:	6025      	str	r5, [r4, #0]
 8007bf8:	e7dc      	b.n	8007bb4 <_malloc_r+0xb0>
 8007bfa:	605b      	str	r3, [r3, #4]
 8007bfc:	deff      	udf	#255	; 0xff
 8007bfe:	bf00      	nop
 8007c00:	20000530 	.word	0x20000530

08007c04 <__ascii_mbtowc>:
 8007c04:	b082      	sub	sp, #8
 8007c06:	b901      	cbnz	r1, 8007c0a <__ascii_mbtowc+0x6>
 8007c08:	a901      	add	r1, sp, #4
 8007c0a:	b142      	cbz	r2, 8007c1e <__ascii_mbtowc+0x1a>
 8007c0c:	b14b      	cbz	r3, 8007c22 <__ascii_mbtowc+0x1e>
 8007c0e:	7813      	ldrb	r3, [r2, #0]
 8007c10:	600b      	str	r3, [r1, #0]
 8007c12:	7812      	ldrb	r2, [r2, #0]
 8007c14:	1e10      	subs	r0, r2, #0
 8007c16:	bf18      	it	ne
 8007c18:	2001      	movne	r0, #1
 8007c1a:	b002      	add	sp, #8
 8007c1c:	4770      	bx	lr
 8007c1e:	4610      	mov	r0, r2
 8007c20:	e7fb      	b.n	8007c1a <__ascii_mbtowc+0x16>
 8007c22:	f06f 0001 	mvn.w	r0, #1
 8007c26:	e7f8      	b.n	8007c1a <__ascii_mbtowc+0x16>

08007c28 <__malloc_lock>:
 8007c28:	4801      	ldr	r0, [pc, #4]	; (8007c30 <__malloc_lock+0x8>)
 8007c2a:	f7ff bb66 	b.w	80072fa <__retarget_lock_acquire_recursive>
 8007c2e:	bf00      	nop
 8007c30:	2000052c 	.word	0x2000052c

08007c34 <__malloc_unlock>:
 8007c34:	4801      	ldr	r0, [pc, #4]	; (8007c3c <__malloc_unlock+0x8>)
 8007c36:	f7ff bb61 	b.w	80072fc <__retarget_lock_release_recursive>
 8007c3a:	bf00      	nop
 8007c3c:	2000052c 	.word	0x2000052c

08007c40 <_Balloc>:
 8007c40:	b570      	push	{r4, r5, r6, lr}
 8007c42:	69c6      	ldr	r6, [r0, #28]
 8007c44:	4604      	mov	r4, r0
 8007c46:	460d      	mov	r5, r1
 8007c48:	b976      	cbnz	r6, 8007c68 <_Balloc+0x28>
 8007c4a:	2010      	movs	r0, #16
 8007c4c:	f7ff ff32 	bl	8007ab4 <malloc>
 8007c50:	4602      	mov	r2, r0
 8007c52:	61e0      	str	r0, [r4, #28]
 8007c54:	b920      	cbnz	r0, 8007c60 <_Balloc+0x20>
 8007c56:	4b18      	ldr	r3, [pc, #96]	; (8007cb8 <_Balloc+0x78>)
 8007c58:	4818      	ldr	r0, [pc, #96]	; (8007cbc <_Balloc+0x7c>)
 8007c5a:	216b      	movs	r1, #107	; 0x6b
 8007c5c:	f7ff fb68 	bl	8007330 <__assert_func>
 8007c60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c64:	6006      	str	r6, [r0, #0]
 8007c66:	60c6      	str	r6, [r0, #12]
 8007c68:	69e6      	ldr	r6, [r4, #28]
 8007c6a:	68f3      	ldr	r3, [r6, #12]
 8007c6c:	b183      	cbz	r3, 8007c90 <_Balloc+0x50>
 8007c6e:	69e3      	ldr	r3, [r4, #28]
 8007c70:	68db      	ldr	r3, [r3, #12]
 8007c72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007c76:	b9b8      	cbnz	r0, 8007ca8 <_Balloc+0x68>
 8007c78:	2101      	movs	r1, #1
 8007c7a:	fa01 f605 	lsl.w	r6, r1, r5
 8007c7e:	1d72      	adds	r2, r6, #5
 8007c80:	0092      	lsls	r2, r2, #2
 8007c82:	4620      	mov	r0, r4
 8007c84:	f000 fd6d 	bl	8008762 <_calloc_r>
 8007c88:	b160      	cbz	r0, 8007ca4 <_Balloc+0x64>
 8007c8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007c8e:	e00e      	b.n	8007cae <_Balloc+0x6e>
 8007c90:	2221      	movs	r2, #33	; 0x21
 8007c92:	2104      	movs	r1, #4
 8007c94:	4620      	mov	r0, r4
 8007c96:	f000 fd64 	bl	8008762 <_calloc_r>
 8007c9a:	69e3      	ldr	r3, [r4, #28]
 8007c9c:	60f0      	str	r0, [r6, #12]
 8007c9e:	68db      	ldr	r3, [r3, #12]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d1e4      	bne.n	8007c6e <_Balloc+0x2e>
 8007ca4:	2000      	movs	r0, #0
 8007ca6:	bd70      	pop	{r4, r5, r6, pc}
 8007ca8:	6802      	ldr	r2, [r0, #0]
 8007caa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007cae:	2300      	movs	r3, #0
 8007cb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007cb4:	e7f7      	b.n	8007ca6 <_Balloc+0x66>
 8007cb6:	bf00      	nop
 8007cb8:	080091a8 	.word	0x080091a8
 8007cbc:	080092ce 	.word	0x080092ce

08007cc0 <_Bfree>:
 8007cc0:	b570      	push	{r4, r5, r6, lr}
 8007cc2:	69c6      	ldr	r6, [r0, #28]
 8007cc4:	4605      	mov	r5, r0
 8007cc6:	460c      	mov	r4, r1
 8007cc8:	b976      	cbnz	r6, 8007ce8 <_Bfree+0x28>
 8007cca:	2010      	movs	r0, #16
 8007ccc:	f7ff fef2 	bl	8007ab4 <malloc>
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	61e8      	str	r0, [r5, #28]
 8007cd4:	b920      	cbnz	r0, 8007ce0 <_Bfree+0x20>
 8007cd6:	4b09      	ldr	r3, [pc, #36]	; (8007cfc <_Bfree+0x3c>)
 8007cd8:	4809      	ldr	r0, [pc, #36]	; (8007d00 <_Bfree+0x40>)
 8007cda:	218f      	movs	r1, #143	; 0x8f
 8007cdc:	f7ff fb28 	bl	8007330 <__assert_func>
 8007ce0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ce4:	6006      	str	r6, [r0, #0]
 8007ce6:	60c6      	str	r6, [r0, #12]
 8007ce8:	b13c      	cbz	r4, 8007cfa <_Bfree+0x3a>
 8007cea:	69eb      	ldr	r3, [r5, #28]
 8007cec:	6862      	ldr	r2, [r4, #4]
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007cf4:	6021      	str	r1, [r4, #0]
 8007cf6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007cfa:	bd70      	pop	{r4, r5, r6, pc}
 8007cfc:	080091a8 	.word	0x080091a8
 8007d00:	080092ce 	.word	0x080092ce

08007d04 <__multadd>:
 8007d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d08:	690d      	ldr	r5, [r1, #16]
 8007d0a:	4607      	mov	r7, r0
 8007d0c:	460c      	mov	r4, r1
 8007d0e:	461e      	mov	r6, r3
 8007d10:	f101 0c14 	add.w	ip, r1, #20
 8007d14:	2000      	movs	r0, #0
 8007d16:	f8dc 3000 	ldr.w	r3, [ip]
 8007d1a:	b299      	uxth	r1, r3
 8007d1c:	fb02 6101 	mla	r1, r2, r1, r6
 8007d20:	0c1e      	lsrs	r6, r3, #16
 8007d22:	0c0b      	lsrs	r3, r1, #16
 8007d24:	fb02 3306 	mla	r3, r2, r6, r3
 8007d28:	b289      	uxth	r1, r1
 8007d2a:	3001      	adds	r0, #1
 8007d2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d30:	4285      	cmp	r5, r0
 8007d32:	f84c 1b04 	str.w	r1, [ip], #4
 8007d36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d3a:	dcec      	bgt.n	8007d16 <__multadd+0x12>
 8007d3c:	b30e      	cbz	r6, 8007d82 <__multadd+0x7e>
 8007d3e:	68a3      	ldr	r3, [r4, #8]
 8007d40:	42ab      	cmp	r3, r5
 8007d42:	dc19      	bgt.n	8007d78 <__multadd+0x74>
 8007d44:	6861      	ldr	r1, [r4, #4]
 8007d46:	4638      	mov	r0, r7
 8007d48:	3101      	adds	r1, #1
 8007d4a:	f7ff ff79 	bl	8007c40 <_Balloc>
 8007d4e:	4680      	mov	r8, r0
 8007d50:	b928      	cbnz	r0, 8007d5e <__multadd+0x5a>
 8007d52:	4602      	mov	r2, r0
 8007d54:	4b0c      	ldr	r3, [pc, #48]	; (8007d88 <__multadd+0x84>)
 8007d56:	480d      	ldr	r0, [pc, #52]	; (8007d8c <__multadd+0x88>)
 8007d58:	21ba      	movs	r1, #186	; 0xba
 8007d5a:	f7ff fae9 	bl	8007330 <__assert_func>
 8007d5e:	6922      	ldr	r2, [r4, #16]
 8007d60:	3202      	adds	r2, #2
 8007d62:	f104 010c 	add.w	r1, r4, #12
 8007d66:	0092      	lsls	r2, r2, #2
 8007d68:	300c      	adds	r0, #12
 8007d6a:	f7ff fac8 	bl	80072fe <memcpy>
 8007d6e:	4621      	mov	r1, r4
 8007d70:	4638      	mov	r0, r7
 8007d72:	f7ff ffa5 	bl	8007cc0 <_Bfree>
 8007d76:	4644      	mov	r4, r8
 8007d78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d7c:	3501      	adds	r5, #1
 8007d7e:	615e      	str	r6, [r3, #20]
 8007d80:	6125      	str	r5, [r4, #16]
 8007d82:	4620      	mov	r0, r4
 8007d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d88:	0800925d 	.word	0x0800925d
 8007d8c:	080092ce 	.word	0x080092ce

08007d90 <__s2b>:
 8007d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d94:	460c      	mov	r4, r1
 8007d96:	4615      	mov	r5, r2
 8007d98:	461f      	mov	r7, r3
 8007d9a:	2209      	movs	r2, #9
 8007d9c:	3308      	adds	r3, #8
 8007d9e:	4606      	mov	r6, r0
 8007da0:	fb93 f3f2 	sdiv	r3, r3, r2
 8007da4:	2100      	movs	r1, #0
 8007da6:	2201      	movs	r2, #1
 8007da8:	429a      	cmp	r2, r3
 8007daa:	db09      	blt.n	8007dc0 <__s2b+0x30>
 8007dac:	4630      	mov	r0, r6
 8007dae:	f7ff ff47 	bl	8007c40 <_Balloc>
 8007db2:	b940      	cbnz	r0, 8007dc6 <__s2b+0x36>
 8007db4:	4602      	mov	r2, r0
 8007db6:	4b19      	ldr	r3, [pc, #100]	; (8007e1c <__s2b+0x8c>)
 8007db8:	4819      	ldr	r0, [pc, #100]	; (8007e20 <__s2b+0x90>)
 8007dba:	21d3      	movs	r1, #211	; 0xd3
 8007dbc:	f7ff fab8 	bl	8007330 <__assert_func>
 8007dc0:	0052      	lsls	r2, r2, #1
 8007dc2:	3101      	adds	r1, #1
 8007dc4:	e7f0      	b.n	8007da8 <__s2b+0x18>
 8007dc6:	9b08      	ldr	r3, [sp, #32]
 8007dc8:	6143      	str	r3, [r0, #20]
 8007dca:	2d09      	cmp	r5, #9
 8007dcc:	f04f 0301 	mov.w	r3, #1
 8007dd0:	6103      	str	r3, [r0, #16]
 8007dd2:	dd16      	ble.n	8007e02 <__s2b+0x72>
 8007dd4:	f104 0909 	add.w	r9, r4, #9
 8007dd8:	46c8      	mov	r8, r9
 8007dda:	442c      	add	r4, r5
 8007ddc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007de0:	4601      	mov	r1, r0
 8007de2:	3b30      	subs	r3, #48	; 0x30
 8007de4:	220a      	movs	r2, #10
 8007de6:	4630      	mov	r0, r6
 8007de8:	f7ff ff8c 	bl	8007d04 <__multadd>
 8007dec:	45a0      	cmp	r8, r4
 8007dee:	d1f5      	bne.n	8007ddc <__s2b+0x4c>
 8007df0:	f1a5 0408 	sub.w	r4, r5, #8
 8007df4:	444c      	add	r4, r9
 8007df6:	1b2d      	subs	r5, r5, r4
 8007df8:	1963      	adds	r3, r4, r5
 8007dfa:	42bb      	cmp	r3, r7
 8007dfc:	db04      	blt.n	8007e08 <__s2b+0x78>
 8007dfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e02:	340a      	adds	r4, #10
 8007e04:	2509      	movs	r5, #9
 8007e06:	e7f6      	b.n	8007df6 <__s2b+0x66>
 8007e08:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007e0c:	4601      	mov	r1, r0
 8007e0e:	3b30      	subs	r3, #48	; 0x30
 8007e10:	220a      	movs	r2, #10
 8007e12:	4630      	mov	r0, r6
 8007e14:	f7ff ff76 	bl	8007d04 <__multadd>
 8007e18:	e7ee      	b.n	8007df8 <__s2b+0x68>
 8007e1a:	bf00      	nop
 8007e1c:	0800925d 	.word	0x0800925d
 8007e20:	080092ce 	.word	0x080092ce

08007e24 <__hi0bits>:
 8007e24:	0c03      	lsrs	r3, r0, #16
 8007e26:	041b      	lsls	r3, r3, #16
 8007e28:	b9d3      	cbnz	r3, 8007e60 <__hi0bits+0x3c>
 8007e2a:	0400      	lsls	r0, r0, #16
 8007e2c:	2310      	movs	r3, #16
 8007e2e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007e32:	bf04      	itt	eq
 8007e34:	0200      	lsleq	r0, r0, #8
 8007e36:	3308      	addeq	r3, #8
 8007e38:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007e3c:	bf04      	itt	eq
 8007e3e:	0100      	lsleq	r0, r0, #4
 8007e40:	3304      	addeq	r3, #4
 8007e42:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007e46:	bf04      	itt	eq
 8007e48:	0080      	lsleq	r0, r0, #2
 8007e4a:	3302      	addeq	r3, #2
 8007e4c:	2800      	cmp	r0, #0
 8007e4e:	db05      	blt.n	8007e5c <__hi0bits+0x38>
 8007e50:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007e54:	f103 0301 	add.w	r3, r3, #1
 8007e58:	bf08      	it	eq
 8007e5a:	2320      	moveq	r3, #32
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	4770      	bx	lr
 8007e60:	2300      	movs	r3, #0
 8007e62:	e7e4      	b.n	8007e2e <__hi0bits+0xa>

08007e64 <__lo0bits>:
 8007e64:	6803      	ldr	r3, [r0, #0]
 8007e66:	f013 0207 	ands.w	r2, r3, #7
 8007e6a:	d00c      	beq.n	8007e86 <__lo0bits+0x22>
 8007e6c:	07d9      	lsls	r1, r3, #31
 8007e6e:	d422      	bmi.n	8007eb6 <__lo0bits+0x52>
 8007e70:	079a      	lsls	r2, r3, #30
 8007e72:	bf49      	itett	mi
 8007e74:	085b      	lsrmi	r3, r3, #1
 8007e76:	089b      	lsrpl	r3, r3, #2
 8007e78:	6003      	strmi	r3, [r0, #0]
 8007e7a:	2201      	movmi	r2, #1
 8007e7c:	bf5c      	itt	pl
 8007e7e:	6003      	strpl	r3, [r0, #0]
 8007e80:	2202      	movpl	r2, #2
 8007e82:	4610      	mov	r0, r2
 8007e84:	4770      	bx	lr
 8007e86:	b299      	uxth	r1, r3
 8007e88:	b909      	cbnz	r1, 8007e8e <__lo0bits+0x2a>
 8007e8a:	0c1b      	lsrs	r3, r3, #16
 8007e8c:	2210      	movs	r2, #16
 8007e8e:	b2d9      	uxtb	r1, r3
 8007e90:	b909      	cbnz	r1, 8007e96 <__lo0bits+0x32>
 8007e92:	3208      	adds	r2, #8
 8007e94:	0a1b      	lsrs	r3, r3, #8
 8007e96:	0719      	lsls	r1, r3, #28
 8007e98:	bf04      	itt	eq
 8007e9a:	091b      	lsreq	r3, r3, #4
 8007e9c:	3204      	addeq	r2, #4
 8007e9e:	0799      	lsls	r1, r3, #30
 8007ea0:	bf04      	itt	eq
 8007ea2:	089b      	lsreq	r3, r3, #2
 8007ea4:	3202      	addeq	r2, #2
 8007ea6:	07d9      	lsls	r1, r3, #31
 8007ea8:	d403      	bmi.n	8007eb2 <__lo0bits+0x4e>
 8007eaa:	085b      	lsrs	r3, r3, #1
 8007eac:	f102 0201 	add.w	r2, r2, #1
 8007eb0:	d003      	beq.n	8007eba <__lo0bits+0x56>
 8007eb2:	6003      	str	r3, [r0, #0]
 8007eb4:	e7e5      	b.n	8007e82 <__lo0bits+0x1e>
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	e7e3      	b.n	8007e82 <__lo0bits+0x1e>
 8007eba:	2220      	movs	r2, #32
 8007ebc:	e7e1      	b.n	8007e82 <__lo0bits+0x1e>
	...

08007ec0 <__i2b>:
 8007ec0:	b510      	push	{r4, lr}
 8007ec2:	460c      	mov	r4, r1
 8007ec4:	2101      	movs	r1, #1
 8007ec6:	f7ff febb 	bl	8007c40 <_Balloc>
 8007eca:	4602      	mov	r2, r0
 8007ecc:	b928      	cbnz	r0, 8007eda <__i2b+0x1a>
 8007ece:	4b05      	ldr	r3, [pc, #20]	; (8007ee4 <__i2b+0x24>)
 8007ed0:	4805      	ldr	r0, [pc, #20]	; (8007ee8 <__i2b+0x28>)
 8007ed2:	f240 1145 	movw	r1, #325	; 0x145
 8007ed6:	f7ff fa2b 	bl	8007330 <__assert_func>
 8007eda:	2301      	movs	r3, #1
 8007edc:	6144      	str	r4, [r0, #20]
 8007ede:	6103      	str	r3, [r0, #16]
 8007ee0:	bd10      	pop	{r4, pc}
 8007ee2:	bf00      	nop
 8007ee4:	0800925d 	.word	0x0800925d
 8007ee8:	080092ce 	.word	0x080092ce

08007eec <__multiply>:
 8007eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ef0:	4691      	mov	r9, r2
 8007ef2:	690a      	ldr	r2, [r1, #16]
 8007ef4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	bfb8      	it	lt
 8007efc:	460b      	movlt	r3, r1
 8007efe:	460c      	mov	r4, r1
 8007f00:	bfbc      	itt	lt
 8007f02:	464c      	movlt	r4, r9
 8007f04:	4699      	movlt	r9, r3
 8007f06:	6927      	ldr	r7, [r4, #16]
 8007f08:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007f0c:	68a3      	ldr	r3, [r4, #8]
 8007f0e:	6861      	ldr	r1, [r4, #4]
 8007f10:	eb07 060a 	add.w	r6, r7, sl
 8007f14:	42b3      	cmp	r3, r6
 8007f16:	b085      	sub	sp, #20
 8007f18:	bfb8      	it	lt
 8007f1a:	3101      	addlt	r1, #1
 8007f1c:	f7ff fe90 	bl	8007c40 <_Balloc>
 8007f20:	b930      	cbnz	r0, 8007f30 <__multiply+0x44>
 8007f22:	4602      	mov	r2, r0
 8007f24:	4b44      	ldr	r3, [pc, #272]	; (8008038 <__multiply+0x14c>)
 8007f26:	4845      	ldr	r0, [pc, #276]	; (800803c <__multiply+0x150>)
 8007f28:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007f2c:	f7ff fa00 	bl	8007330 <__assert_func>
 8007f30:	f100 0514 	add.w	r5, r0, #20
 8007f34:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007f38:	462b      	mov	r3, r5
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	4543      	cmp	r3, r8
 8007f3e:	d321      	bcc.n	8007f84 <__multiply+0x98>
 8007f40:	f104 0314 	add.w	r3, r4, #20
 8007f44:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007f48:	f109 0314 	add.w	r3, r9, #20
 8007f4c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007f50:	9202      	str	r2, [sp, #8]
 8007f52:	1b3a      	subs	r2, r7, r4
 8007f54:	3a15      	subs	r2, #21
 8007f56:	f022 0203 	bic.w	r2, r2, #3
 8007f5a:	3204      	adds	r2, #4
 8007f5c:	f104 0115 	add.w	r1, r4, #21
 8007f60:	428f      	cmp	r7, r1
 8007f62:	bf38      	it	cc
 8007f64:	2204      	movcc	r2, #4
 8007f66:	9201      	str	r2, [sp, #4]
 8007f68:	9a02      	ldr	r2, [sp, #8]
 8007f6a:	9303      	str	r3, [sp, #12]
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	d80c      	bhi.n	8007f8a <__multiply+0x9e>
 8007f70:	2e00      	cmp	r6, #0
 8007f72:	dd03      	ble.n	8007f7c <__multiply+0x90>
 8007f74:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d05b      	beq.n	8008034 <__multiply+0x148>
 8007f7c:	6106      	str	r6, [r0, #16]
 8007f7e:	b005      	add	sp, #20
 8007f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f84:	f843 2b04 	str.w	r2, [r3], #4
 8007f88:	e7d8      	b.n	8007f3c <__multiply+0x50>
 8007f8a:	f8b3 a000 	ldrh.w	sl, [r3]
 8007f8e:	f1ba 0f00 	cmp.w	sl, #0
 8007f92:	d024      	beq.n	8007fde <__multiply+0xf2>
 8007f94:	f104 0e14 	add.w	lr, r4, #20
 8007f98:	46a9      	mov	r9, r5
 8007f9a:	f04f 0c00 	mov.w	ip, #0
 8007f9e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007fa2:	f8d9 1000 	ldr.w	r1, [r9]
 8007fa6:	fa1f fb82 	uxth.w	fp, r2
 8007faa:	b289      	uxth	r1, r1
 8007fac:	fb0a 110b 	mla	r1, sl, fp, r1
 8007fb0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007fb4:	f8d9 2000 	ldr.w	r2, [r9]
 8007fb8:	4461      	add	r1, ip
 8007fba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007fbe:	fb0a c20b 	mla	r2, sl, fp, ip
 8007fc2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007fc6:	b289      	uxth	r1, r1
 8007fc8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007fcc:	4577      	cmp	r7, lr
 8007fce:	f849 1b04 	str.w	r1, [r9], #4
 8007fd2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007fd6:	d8e2      	bhi.n	8007f9e <__multiply+0xb2>
 8007fd8:	9a01      	ldr	r2, [sp, #4]
 8007fda:	f845 c002 	str.w	ip, [r5, r2]
 8007fde:	9a03      	ldr	r2, [sp, #12]
 8007fe0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007fe4:	3304      	adds	r3, #4
 8007fe6:	f1b9 0f00 	cmp.w	r9, #0
 8007fea:	d021      	beq.n	8008030 <__multiply+0x144>
 8007fec:	6829      	ldr	r1, [r5, #0]
 8007fee:	f104 0c14 	add.w	ip, r4, #20
 8007ff2:	46ae      	mov	lr, r5
 8007ff4:	f04f 0a00 	mov.w	sl, #0
 8007ff8:	f8bc b000 	ldrh.w	fp, [ip]
 8007ffc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008000:	fb09 220b 	mla	r2, r9, fp, r2
 8008004:	4452      	add	r2, sl
 8008006:	b289      	uxth	r1, r1
 8008008:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800800c:	f84e 1b04 	str.w	r1, [lr], #4
 8008010:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008014:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008018:	f8be 1000 	ldrh.w	r1, [lr]
 800801c:	fb09 110a 	mla	r1, r9, sl, r1
 8008020:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008024:	4567      	cmp	r7, ip
 8008026:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800802a:	d8e5      	bhi.n	8007ff8 <__multiply+0x10c>
 800802c:	9a01      	ldr	r2, [sp, #4]
 800802e:	50a9      	str	r1, [r5, r2]
 8008030:	3504      	adds	r5, #4
 8008032:	e799      	b.n	8007f68 <__multiply+0x7c>
 8008034:	3e01      	subs	r6, #1
 8008036:	e79b      	b.n	8007f70 <__multiply+0x84>
 8008038:	0800925d 	.word	0x0800925d
 800803c:	080092ce 	.word	0x080092ce

08008040 <__pow5mult>:
 8008040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008044:	4615      	mov	r5, r2
 8008046:	f012 0203 	ands.w	r2, r2, #3
 800804a:	4606      	mov	r6, r0
 800804c:	460f      	mov	r7, r1
 800804e:	d007      	beq.n	8008060 <__pow5mult+0x20>
 8008050:	4c25      	ldr	r4, [pc, #148]	; (80080e8 <__pow5mult+0xa8>)
 8008052:	3a01      	subs	r2, #1
 8008054:	2300      	movs	r3, #0
 8008056:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800805a:	f7ff fe53 	bl	8007d04 <__multadd>
 800805e:	4607      	mov	r7, r0
 8008060:	10ad      	asrs	r5, r5, #2
 8008062:	d03d      	beq.n	80080e0 <__pow5mult+0xa0>
 8008064:	69f4      	ldr	r4, [r6, #28]
 8008066:	b97c      	cbnz	r4, 8008088 <__pow5mult+0x48>
 8008068:	2010      	movs	r0, #16
 800806a:	f7ff fd23 	bl	8007ab4 <malloc>
 800806e:	4602      	mov	r2, r0
 8008070:	61f0      	str	r0, [r6, #28]
 8008072:	b928      	cbnz	r0, 8008080 <__pow5mult+0x40>
 8008074:	4b1d      	ldr	r3, [pc, #116]	; (80080ec <__pow5mult+0xac>)
 8008076:	481e      	ldr	r0, [pc, #120]	; (80080f0 <__pow5mult+0xb0>)
 8008078:	f240 11b3 	movw	r1, #435	; 0x1b3
 800807c:	f7ff f958 	bl	8007330 <__assert_func>
 8008080:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008084:	6004      	str	r4, [r0, #0]
 8008086:	60c4      	str	r4, [r0, #12]
 8008088:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800808c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008090:	b94c      	cbnz	r4, 80080a6 <__pow5mult+0x66>
 8008092:	f240 2171 	movw	r1, #625	; 0x271
 8008096:	4630      	mov	r0, r6
 8008098:	f7ff ff12 	bl	8007ec0 <__i2b>
 800809c:	2300      	movs	r3, #0
 800809e:	f8c8 0008 	str.w	r0, [r8, #8]
 80080a2:	4604      	mov	r4, r0
 80080a4:	6003      	str	r3, [r0, #0]
 80080a6:	f04f 0900 	mov.w	r9, #0
 80080aa:	07eb      	lsls	r3, r5, #31
 80080ac:	d50a      	bpl.n	80080c4 <__pow5mult+0x84>
 80080ae:	4639      	mov	r1, r7
 80080b0:	4622      	mov	r2, r4
 80080b2:	4630      	mov	r0, r6
 80080b4:	f7ff ff1a 	bl	8007eec <__multiply>
 80080b8:	4639      	mov	r1, r7
 80080ba:	4680      	mov	r8, r0
 80080bc:	4630      	mov	r0, r6
 80080be:	f7ff fdff 	bl	8007cc0 <_Bfree>
 80080c2:	4647      	mov	r7, r8
 80080c4:	106d      	asrs	r5, r5, #1
 80080c6:	d00b      	beq.n	80080e0 <__pow5mult+0xa0>
 80080c8:	6820      	ldr	r0, [r4, #0]
 80080ca:	b938      	cbnz	r0, 80080dc <__pow5mult+0x9c>
 80080cc:	4622      	mov	r2, r4
 80080ce:	4621      	mov	r1, r4
 80080d0:	4630      	mov	r0, r6
 80080d2:	f7ff ff0b 	bl	8007eec <__multiply>
 80080d6:	6020      	str	r0, [r4, #0]
 80080d8:	f8c0 9000 	str.w	r9, [r0]
 80080dc:	4604      	mov	r4, r0
 80080de:	e7e4      	b.n	80080aa <__pow5mult+0x6a>
 80080e0:	4638      	mov	r0, r7
 80080e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080e6:	bf00      	nop
 80080e8:	08009418 	.word	0x08009418
 80080ec:	080091a8 	.word	0x080091a8
 80080f0:	080092ce 	.word	0x080092ce

080080f4 <__lshift>:
 80080f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080f8:	460c      	mov	r4, r1
 80080fa:	6849      	ldr	r1, [r1, #4]
 80080fc:	6923      	ldr	r3, [r4, #16]
 80080fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008102:	68a3      	ldr	r3, [r4, #8]
 8008104:	4607      	mov	r7, r0
 8008106:	4691      	mov	r9, r2
 8008108:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800810c:	f108 0601 	add.w	r6, r8, #1
 8008110:	42b3      	cmp	r3, r6
 8008112:	db0b      	blt.n	800812c <__lshift+0x38>
 8008114:	4638      	mov	r0, r7
 8008116:	f7ff fd93 	bl	8007c40 <_Balloc>
 800811a:	4605      	mov	r5, r0
 800811c:	b948      	cbnz	r0, 8008132 <__lshift+0x3e>
 800811e:	4602      	mov	r2, r0
 8008120:	4b28      	ldr	r3, [pc, #160]	; (80081c4 <__lshift+0xd0>)
 8008122:	4829      	ldr	r0, [pc, #164]	; (80081c8 <__lshift+0xd4>)
 8008124:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008128:	f7ff f902 	bl	8007330 <__assert_func>
 800812c:	3101      	adds	r1, #1
 800812e:	005b      	lsls	r3, r3, #1
 8008130:	e7ee      	b.n	8008110 <__lshift+0x1c>
 8008132:	2300      	movs	r3, #0
 8008134:	f100 0114 	add.w	r1, r0, #20
 8008138:	f100 0210 	add.w	r2, r0, #16
 800813c:	4618      	mov	r0, r3
 800813e:	4553      	cmp	r3, sl
 8008140:	db33      	blt.n	80081aa <__lshift+0xb6>
 8008142:	6920      	ldr	r0, [r4, #16]
 8008144:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008148:	f104 0314 	add.w	r3, r4, #20
 800814c:	f019 091f 	ands.w	r9, r9, #31
 8008150:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008154:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008158:	d02b      	beq.n	80081b2 <__lshift+0xbe>
 800815a:	f1c9 0e20 	rsb	lr, r9, #32
 800815e:	468a      	mov	sl, r1
 8008160:	2200      	movs	r2, #0
 8008162:	6818      	ldr	r0, [r3, #0]
 8008164:	fa00 f009 	lsl.w	r0, r0, r9
 8008168:	4310      	orrs	r0, r2
 800816a:	f84a 0b04 	str.w	r0, [sl], #4
 800816e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008172:	459c      	cmp	ip, r3
 8008174:	fa22 f20e 	lsr.w	r2, r2, lr
 8008178:	d8f3      	bhi.n	8008162 <__lshift+0x6e>
 800817a:	ebac 0304 	sub.w	r3, ip, r4
 800817e:	3b15      	subs	r3, #21
 8008180:	f023 0303 	bic.w	r3, r3, #3
 8008184:	3304      	adds	r3, #4
 8008186:	f104 0015 	add.w	r0, r4, #21
 800818a:	4584      	cmp	ip, r0
 800818c:	bf38      	it	cc
 800818e:	2304      	movcc	r3, #4
 8008190:	50ca      	str	r2, [r1, r3]
 8008192:	b10a      	cbz	r2, 8008198 <__lshift+0xa4>
 8008194:	f108 0602 	add.w	r6, r8, #2
 8008198:	3e01      	subs	r6, #1
 800819a:	4638      	mov	r0, r7
 800819c:	612e      	str	r6, [r5, #16]
 800819e:	4621      	mov	r1, r4
 80081a0:	f7ff fd8e 	bl	8007cc0 <_Bfree>
 80081a4:	4628      	mov	r0, r5
 80081a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80081ae:	3301      	adds	r3, #1
 80081b0:	e7c5      	b.n	800813e <__lshift+0x4a>
 80081b2:	3904      	subs	r1, #4
 80081b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80081b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80081bc:	459c      	cmp	ip, r3
 80081be:	d8f9      	bhi.n	80081b4 <__lshift+0xc0>
 80081c0:	e7ea      	b.n	8008198 <__lshift+0xa4>
 80081c2:	bf00      	nop
 80081c4:	0800925d 	.word	0x0800925d
 80081c8:	080092ce 	.word	0x080092ce

080081cc <__mcmp>:
 80081cc:	b530      	push	{r4, r5, lr}
 80081ce:	6902      	ldr	r2, [r0, #16]
 80081d0:	690c      	ldr	r4, [r1, #16]
 80081d2:	1b12      	subs	r2, r2, r4
 80081d4:	d10e      	bne.n	80081f4 <__mcmp+0x28>
 80081d6:	f100 0314 	add.w	r3, r0, #20
 80081da:	3114      	adds	r1, #20
 80081dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80081e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80081e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80081e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80081ec:	42a5      	cmp	r5, r4
 80081ee:	d003      	beq.n	80081f8 <__mcmp+0x2c>
 80081f0:	d305      	bcc.n	80081fe <__mcmp+0x32>
 80081f2:	2201      	movs	r2, #1
 80081f4:	4610      	mov	r0, r2
 80081f6:	bd30      	pop	{r4, r5, pc}
 80081f8:	4283      	cmp	r3, r0
 80081fa:	d3f3      	bcc.n	80081e4 <__mcmp+0x18>
 80081fc:	e7fa      	b.n	80081f4 <__mcmp+0x28>
 80081fe:	f04f 32ff 	mov.w	r2, #4294967295
 8008202:	e7f7      	b.n	80081f4 <__mcmp+0x28>

08008204 <__mdiff>:
 8008204:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008208:	460c      	mov	r4, r1
 800820a:	4606      	mov	r6, r0
 800820c:	4611      	mov	r1, r2
 800820e:	4620      	mov	r0, r4
 8008210:	4690      	mov	r8, r2
 8008212:	f7ff ffdb 	bl	80081cc <__mcmp>
 8008216:	1e05      	subs	r5, r0, #0
 8008218:	d110      	bne.n	800823c <__mdiff+0x38>
 800821a:	4629      	mov	r1, r5
 800821c:	4630      	mov	r0, r6
 800821e:	f7ff fd0f 	bl	8007c40 <_Balloc>
 8008222:	b930      	cbnz	r0, 8008232 <__mdiff+0x2e>
 8008224:	4b3a      	ldr	r3, [pc, #232]	; (8008310 <__mdiff+0x10c>)
 8008226:	4602      	mov	r2, r0
 8008228:	f240 2137 	movw	r1, #567	; 0x237
 800822c:	4839      	ldr	r0, [pc, #228]	; (8008314 <__mdiff+0x110>)
 800822e:	f7ff f87f 	bl	8007330 <__assert_func>
 8008232:	2301      	movs	r3, #1
 8008234:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008238:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800823c:	bfa4      	itt	ge
 800823e:	4643      	movge	r3, r8
 8008240:	46a0      	movge	r8, r4
 8008242:	4630      	mov	r0, r6
 8008244:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008248:	bfa6      	itte	ge
 800824a:	461c      	movge	r4, r3
 800824c:	2500      	movge	r5, #0
 800824e:	2501      	movlt	r5, #1
 8008250:	f7ff fcf6 	bl	8007c40 <_Balloc>
 8008254:	b920      	cbnz	r0, 8008260 <__mdiff+0x5c>
 8008256:	4b2e      	ldr	r3, [pc, #184]	; (8008310 <__mdiff+0x10c>)
 8008258:	4602      	mov	r2, r0
 800825a:	f240 2145 	movw	r1, #581	; 0x245
 800825e:	e7e5      	b.n	800822c <__mdiff+0x28>
 8008260:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008264:	6926      	ldr	r6, [r4, #16]
 8008266:	60c5      	str	r5, [r0, #12]
 8008268:	f104 0914 	add.w	r9, r4, #20
 800826c:	f108 0514 	add.w	r5, r8, #20
 8008270:	f100 0e14 	add.w	lr, r0, #20
 8008274:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008278:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800827c:	f108 0210 	add.w	r2, r8, #16
 8008280:	46f2      	mov	sl, lr
 8008282:	2100      	movs	r1, #0
 8008284:	f859 3b04 	ldr.w	r3, [r9], #4
 8008288:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800828c:	fa11 f88b 	uxtah	r8, r1, fp
 8008290:	b299      	uxth	r1, r3
 8008292:	0c1b      	lsrs	r3, r3, #16
 8008294:	eba8 0801 	sub.w	r8, r8, r1
 8008298:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800829c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80082a0:	fa1f f888 	uxth.w	r8, r8
 80082a4:	1419      	asrs	r1, r3, #16
 80082a6:	454e      	cmp	r6, r9
 80082a8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80082ac:	f84a 3b04 	str.w	r3, [sl], #4
 80082b0:	d8e8      	bhi.n	8008284 <__mdiff+0x80>
 80082b2:	1b33      	subs	r3, r6, r4
 80082b4:	3b15      	subs	r3, #21
 80082b6:	f023 0303 	bic.w	r3, r3, #3
 80082ba:	3304      	adds	r3, #4
 80082bc:	3415      	adds	r4, #21
 80082be:	42a6      	cmp	r6, r4
 80082c0:	bf38      	it	cc
 80082c2:	2304      	movcc	r3, #4
 80082c4:	441d      	add	r5, r3
 80082c6:	4473      	add	r3, lr
 80082c8:	469e      	mov	lr, r3
 80082ca:	462e      	mov	r6, r5
 80082cc:	4566      	cmp	r6, ip
 80082ce:	d30e      	bcc.n	80082ee <__mdiff+0xea>
 80082d0:	f10c 0203 	add.w	r2, ip, #3
 80082d4:	1b52      	subs	r2, r2, r5
 80082d6:	f022 0203 	bic.w	r2, r2, #3
 80082da:	3d03      	subs	r5, #3
 80082dc:	45ac      	cmp	ip, r5
 80082de:	bf38      	it	cc
 80082e0:	2200      	movcc	r2, #0
 80082e2:	4413      	add	r3, r2
 80082e4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80082e8:	b17a      	cbz	r2, 800830a <__mdiff+0x106>
 80082ea:	6107      	str	r7, [r0, #16]
 80082ec:	e7a4      	b.n	8008238 <__mdiff+0x34>
 80082ee:	f856 8b04 	ldr.w	r8, [r6], #4
 80082f2:	fa11 f288 	uxtah	r2, r1, r8
 80082f6:	1414      	asrs	r4, r2, #16
 80082f8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80082fc:	b292      	uxth	r2, r2
 80082fe:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008302:	f84e 2b04 	str.w	r2, [lr], #4
 8008306:	1421      	asrs	r1, r4, #16
 8008308:	e7e0      	b.n	80082cc <__mdiff+0xc8>
 800830a:	3f01      	subs	r7, #1
 800830c:	e7ea      	b.n	80082e4 <__mdiff+0xe0>
 800830e:	bf00      	nop
 8008310:	0800925d 	.word	0x0800925d
 8008314:	080092ce 	.word	0x080092ce

08008318 <__ulp>:
 8008318:	b082      	sub	sp, #8
 800831a:	ed8d 0b00 	vstr	d0, [sp]
 800831e:	9a01      	ldr	r2, [sp, #4]
 8008320:	4b0f      	ldr	r3, [pc, #60]	; (8008360 <__ulp+0x48>)
 8008322:	4013      	ands	r3, r2
 8008324:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008328:	2b00      	cmp	r3, #0
 800832a:	dc08      	bgt.n	800833e <__ulp+0x26>
 800832c:	425b      	negs	r3, r3
 800832e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008332:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008336:	da04      	bge.n	8008342 <__ulp+0x2a>
 8008338:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800833c:	4113      	asrs	r3, r2
 800833e:	2200      	movs	r2, #0
 8008340:	e008      	b.n	8008354 <__ulp+0x3c>
 8008342:	f1a2 0314 	sub.w	r3, r2, #20
 8008346:	2b1e      	cmp	r3, #30
 8008348:	bfda      	itte	le
 800834a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800834e:	40da      	lsrle	r2, r3
 8008350:	2201      	movgt	r2, #1
 8008352:	2300      	movs	r3, #0
 8008354:	4619      	mov	r1, r3
 8008356:	4610      	mov	r0, r2
 8008358:	ec41 0b10 	vmov	d0, r0, r1
 800835c:	b002      	add	sp, #8
 800835e:	4770      	bx	lr
 8008360:	7ff00000 	.word	0x7ff00000

08008364 <__b2d>:
 8008364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008368:	6906      	ldr	r6, [r0, #16]
 800836a:	f100 0814 	add.w	r8, r0, #20
 800836e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008372:	1f37      	subs	r7, r6, #4
 8008374:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008378:	4610      	mov	r0, r2
 800837a:	f7ff fd53 	bl	8007e24 <__hi0bits>
 800837e:	f1c0 0320 	rsb	r3, r0, #32
 8008382:	280a      	cmp	r0, #10
 8008384:	600b      	str	r3, [r1, #0]
 8008386:	491b      	ldr	r1, [pc, #108]	; (80083f4 <__b2d+0x90>)
 8008388:	dc15      	bgt.n	80083b6 <__b2d+0x52>
 800838a:	f1c0 0c0b 	rsb	ip, r0, #11
 800838e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008392:	45b8      	cmp	r8, r7
 8008394:	ea43 0501 	orr.w	r5, r3, r1
 8008398:	bf34      	ite	cc
 800839a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800839e:	2300      	movcs	r3, #0
 80083a0:	3015      	adds	r0, #21
 80083a2:	fa02 f000 	lsl.w	r0, r2, r0
 80083a6:	fa23 f30c 	lsr.w	r3, r3, ip
 80083aa:	4303      	orrs	r3, r0
 80083ac:	461c      	mov	r4, r3
 80083ae:	ec45 4b10 	vmov	d0, r4, r5
 80083b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083b6:	45b8      	cmp	r8, r7
 80083b8:	bf3a      	itte	cc
 80083ba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80083be:	f1a6 0708 	subcc.w	r7, r6, #8
 80083c2:	2300      	movcs	r3, #0
 80083c4:	380b      	subs	r0, #11
 80083c6:	d012      	beq.n	80083ee <__b2d+0x8a>
 80083c8:	f1c0 0120 	rsb	r1, r0, #32
 80083cc:	fa23 f401 	lsr.w	r4, r3, r1
 80083d0:	4082      	lsls	r2, r0
 80083d2:	4322      	orrs	r2, r4
 80083d4:	4547      	cmp	r7, r8
 80083d6:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80083da:	bf8c      	ite	hi
 80083dc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80083e0:	2200      	movls	r2, #0
 80083e2:	4083      	lsls	r3, r0
 80083e4:	40ca      	lsrs	r2, r1
 80083e6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80083ea:	4313      	orrs	r3, r2
 80083ec:	e7de      	b.n	80083ac <__b2d+0x48>
 80083ee:	ea42 0501 	orr.w	r5, r2, r1
 80083f2:	e7db      	b.n	80083ac <__b2d+0x48>
 80083f4:	3ff00000 	.word	0x3ff00000

080083f8 <__d2b>:
 80083f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80083fc:	460f      	mov	r7, r1
 80083fe:	2101      	movs	r1, #1
 8008400:	ec59 8b10 	vmov	r8, r9, d0
 8008404:	4616      	mov	r6, r2
 8008406:	f7ff fc1b 	bl	8007c40 <_Balloc>
 800840a:	4604      	mov	r4, r0
 800840c:	b930      	cbnz	r0, 800841c <__d2b+0x24>
 800840e:	4602      	mov	r2, r0
 8008410:	4b24      	ldr	r3, [pc, #144]	; (80084a4 <__d2b+0xac>)
 8008412:	4825      	ldr	r0, [pc, #148]	; (80084a8 <__d2b+0xb0>)
 8008414:	f240 310f 	movw	r1, #783	; 0x30f
 8008418:	f7fe ff8a 	bl	8007330 <__assert_func>
 800841c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008420:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008424:	bb2d      	cbnz	r5, 8008472 <__d2b+0x7a>
 8008426:	9301      	str	r3, [sp, #4]
 8008428:	f1b8 0300 	subs.w	r3, r8, #0
 800842c:	d026      	beq.n	800847c <__d2b+0x84>
 800842e:	4668      	mov	r0, sp
 8008430:	9300      	str	r3, [sp, #0]
 8008432:	f7ff fd17 	bl	8007e64 <__lo0bits>
 8008436:	e9dd 1200 	ldrd	r1, r2, [sp]
 800843a:	b1e8      	cbz	r0, 8008478 <__d2b+0x80>
 800843c:	f1c0 0320 	rsb	r3, r0, #32
 8008440:	fa02 f303 	lsl.w	r3, r2, r3
 8008444:	430b      	orrs	r3, r1
 8008446:	40c2      	lsrs	r2, r0
 8008448:	6163      	str	r3, [r4, #20]
 800844a:	9201      	str	r2, [sp, #4]
 800844c:	9b01      	ldr	r3, [sp, #4]
 800844e:	61a3      	str	r3, [r4, #24]
 8008450:	2b00      	cmp	r3, #0
 8008452:	bf14      	ite	ne
 8008454:	2202      	movne	r2, #2
 8008456:	2201      	moveq	r2, #1
 8008458:	6122      	str	r2, [r4, #16]
 800845a:	b1bd      	cbz	r5, 800848c <__d2b+0x94>
 800845c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008460:	4405      	add	r5, r0
 8008462:	603d      	str	r5, [r7, #0]
 8008464:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008468:	6030      	str	r0, [r6, #0]
 800846a:	4620      	mov	r0, r4
 800846c:	b003      	add	sp, #12
 800846e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008472:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008476:	e7d6      	b.n	8008426 <__d2b+0x2e>
 8008478:	6161      	str	r1, [r4, #20]
 800847a:	e7e7      	b.n	800844c <__d2b+0x54>
 800847c:	a801      	add	r0, sp, #4
 800847e:	f7ff fcf1 	bl	8007e64 <__lo0bits>
 8008482:	9b01      	ldr	r3, [sp, #4]
 8008484:	6163      	str	r3, [r4, #20]
 8008486:	3020      	adds	r0, #32
 8008488:	2201      	movs	r2, #1
 800848a:	e7e5      	b.n	8008458 <__d2b+0x60>
 800848c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008490:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008494:	6038      	str	r0, [r7, #0]
 8008496:	6918      	ldr	r0, [r3, #16]
 8008498:	f7ff fcc4 	bl	8007e24 <__hi0bits>
 800849c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80084a0:	e7e2      	b.n	8008468 <__d2b+0x70>
 80084a2:	bf00      	nop
 80084a4:	0800925d 	.word	0x0800925d
 80084a8:	080092ce 	.word	0x080092ce

080084ac <__ratio>:
 80084ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b0:	4688      	mov	r8, r1
 80084b2:	4669      	mov	r1, sp
 80084b4:	4681      	mov	r9, r0
 80084b6:	f7ff ff55 	bl	8008364 <__b2d>
 80084ba:	a901      	add	r1, sp, #4
 80084bc:	4640      	mov	r0, r8
 80084be:	ec55 4b10 	vmov	r4, r5, d0
 80084c2:	f7ff ff4f 	bl	8008364 <__b2d>
 80084c6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80084ca:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80084ce:	eba3 0c02 	sub.w	ip, r3, r2
 80084d2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80084d6:	1a9b      	subs	r3, r3, r2
 80084d8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80084dc:	ec51 0b10 	vmov	r0, r1, d0
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	bfd6      	itet	le
 80084e4:	460a      	movle	r2, r1
 80084e6:	462a      	movgt	r2, r5
 80084e8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80084ec:	468b      	mov	fp, r1
 80084ee:	462f      	mov	r7, r5
 80084f0:	bfd4      	ite	le
 80084f2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80084f6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80084fa:	4620      	mov	r0, r4
 80084fc:	ee10 2a10 	vmov	r2, s0
 8008500:	465b      	mov	r3, fp
 8008502:	4639      	mov	r1, r7
 8008504:	f7f8 f9ba 	bl	800087c <__aeabi_ddiv>
 8008508:	ec41 0b10 	vmov	d0, r0, r1
 800850c:	b003      	add	sp, #12
 800850e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008512 <__copybits>:
 8008512:	3901      	subs	r1, #1
 8008514:	b570      	push	{r4, r5, r6, lr}
 8008516:	1149      	asrs	r1, r1, #5
 8008518:	6914      	ldr	r4, [r2, #16]
 800851a:	3101      	adds	r1, #1
 800851c:	f102 0314 	add.w	r3, r2, #20
 8008520:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008524:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008528:	1f05      	subs	r5, r0, #4
 800852a:	42a3      	cmp	r3, r4
 800852c:	d30c      	bcc.n	8008548 <__copybits+0x36>
 800852e:	1aa3      	subs	r3, r4, r2
 8008530:	3b11      	subs	r3, #17
 8008532:	f023 0303 	bic.w	r3, r3, #3
 8008536:	3211      	adds	r2, #17
 8008538:	42a2      	cmp	r2, r4
 800853a:	bf88      	it	hi
 800853c:	2300      	movhi	r3, #0
 800853e:	4418      	add	r0, r3
 8008540:	2300      	movs	r3, #0
 8008542:	4288      	cmp	r0, r1
 8008544:	d305      	bcc.n	8008552 <__copybits+0x40>
 8008546:	bd70      	pop	{r4, r5, r6, pc}
 8008548:	f853 6b04 	ldr.w	r6, [r3], #4
 800854c:	f845 6f04 	str.w	r6, [r5, #4]!
 8008550:	e7eb      	b.n	800852a <__copybits+0x18>
 8008552:	f840 3b04 	str.w	r3, [r0], #4
 8008556:	e7f4      	b.n	8008542 <__copybits+0x30>

08008558 <__any_on>:
 8008558:	f100 0214 	add.w	r2, r0, #20
 800855c:	6900      	ldr	r0, [r0, #16]
 800855e:	114b      	asrs	r3, r1, #5
 8008560:	4298      	cmp	r0, r3
 8008562:	b510      	push	{r4, lr}
 8008564:	db11      	blt.n	800858a <__any_on+0x32>
 8008566:	dd0a      	ble.n	800857e <__any_on+0x26>
 8008568:	f011 011f 	ands.w	r1, r1, #31
 800856c:	d007      	beq.n	800857e <__any_on+0x26>
 800856e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008572:	fa24 f001 	lsr.w	r0, r4, r1
 8008576:	fa00 f101 	lsl.w	r1, r0, r1
 800857a:	428c      	cmp	r4, r1
 800857c:	d10b      	bne.n	8008596 <__any_on+0x3e>
 800857e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008582:	4293      	cmp	r3, r2
 8008584:	d803      	bhi.n	800858e <__any_on+0x36>
 8008586:	2000      	movs	r0, #0
 8008588:	bd10      	pop	{r4, pc}
 800858a:	4603      	mov	r3, r0
 800858c:	e7f7      	b.n	800857e <__any_on+0x26>
 800858e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008592:	2900      	cmp	r1, #0
 8008594:	d0f5      	beq.n	8008582 <__any_on+0x2a>
 8008596:	2001      	movs	r0, #1
 8008598:	e7f6      	b.n	8008588 <__any_on+0x30>

0800859a <__ascii_wctomb>:
 800859a:	b149      	cbz	r1, 80085b0 <__ascii_wctomb+0x16>
 800859c:	2aff      	cmp	r2, #255	; 0xff
 800859e:	bf85      	ittet	hi
 80085a0:	238a      	movhi	r3, #138	; 0x8a
 80085a2:	6003      	strhi	r3, [r0, #0]
 80085a4:	700a      	strbls	r2, [r1, #0]
 80085a6:	f04f 30ff 	movhi.w	r0, #4294967295
 80085aa:	bf98      	it	ls
 80085ac:	2001      	movls	r0, #1
 80085ae:	4770      	bx	lr
 80085b0:	4608      	mov	r0, r1
 80085b2:	4770      	bx	lr

080085b4 <__sflush_r>:
 80085b4:	898a      	ldrh	r2, [r1, #12]
 80085b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085ba:	4605      	mov	r5, r0
 80085bc:	0710      	lsls	r0, r2, #28
 80085be:	460c      	mov	r4, r1
 80085c0:	d458      	bmi.n	8008674 <__sflush_r+0xc0>
 80085c2:	684b      	ldr	r3, [r1, #4]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	dc05      	bgt.n	80085d4 <__sflush_r+0x20>
 80085c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	dc02      	bgt.n	80085d4 <__sflush_r+0x20>
 80085ce:	2000      	movs	r0, #0
 80085d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80085d6:	2e00      	cmp	r6, #0
 80085d8:	d0f9      	beq.n	80085ce <__sflush_r+0x1a>
 80085da:	2300      	movs	r3, #0
 80085dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80085e0:	682f      	ldr	r7, [r5, #0]
 80085e2:	6a21      	ldr	r1, [r4, #32]
 80085e4:	602b      	str	r3, [r5, #0]
 80085e6:	d032      	beq.n	800864e <__sflush_r+0x9a>
 80085e8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80085ea:	89a3      	ldrh	r3, [r4, #12]
 80085ec:	075a      	lsls	r2, r3, #29
 80085ee:	d505      	bpl.n	80085fc <__sflush_r+0x48>
 80085f0:	6863      	ldr	r3, [r4, #4]
 80085f2:	1ac0      	subs	r0, r0, r3
 80085f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80085f6:	b10b      	cbz	r3, 80085fc <__sflush_r+0x48>
 80085f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80085fa:	1ac0      	subs	r0, r0, r3
 80085fc:	2300      	movs	r3, #0
 80085fe:	4602      	mov	r2, r0
 8008600:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008602:	6a21      	ldr	r1, [r4, #32]
 8008604:	4628      	mov	r0, r5
 8008606:	47b0      	blx	r6
 8008608:	1c43      	adds	r3, r0, #1
 800860a:	89a3      	ldrh	r3, [r4, #12]
 800860c:	d106      	bne.n	800861c <__sflush_r+0x68>
 800860e:	6829      	ldr	r1, [r5, #0]
 8008610:	291d      	cmp	r1, #29
 8008612:	d82b      	bhi.n	800866c <__sflush_r+0xb8>
 8008614:	4a29      	ldr	r2, [pc, #164]	; (80086bc <__sflush_r+0x108>)
 8008616:	410a      	asrs	r2, r1
 8008618:	07d6      	lsls	r6, r2, #31
 800861a:	d427      	bmi.n	800866c <__sflush_r+0xb8>
 800861c:	2200      	movs	r2, #0
 800861e:	6062      	str	r2, [r4, #4]
 8008620:	04d9      	lsls	r1, r3, #19
 8008622:	6922      	ldr	r2, [r4, #16]
 8008624:	6022      	str	r2, [r4, #0]
 8008626:	d504      	bpl.n	8008632 <__sflush_r+0x7e>
 8008628:	1c42      	adds	r2, r0, #1
 800862a:	d101      	bne.n	8008630 <__sflush_r+0x7c>
 800862c:	682b      	ldr	r3, [r5, #0]
 800862e:	b903      	cbnz	r3, 8008632 <__sflush_r+0x7e>
 8008630:	6560      	str	r0, [r4, #84]	; 0x54
 8008632:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008634:	602f      	str	r7, [r5, #0]
 8008636:	2900      	cmp	r1, #0
 8008638:	d0c9      	beq.n	80085ce <__sflush_r+0x1a>
 800863a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800863e:	4299      	cmp	r1, r3
 8008640:	d002      	beq.n	8008648 <__sflush_r+0x94>
 8008642:	4628      	mov	r0, r5
 8008644:	f7fe fe92 	bl	800736c <_free_r>
 8008648:	2000      	movs	r0, #0
 800864a:	6360      	str	r0, [r4, #52]	; 0x34
 800864c:	e7c0      	b.n	80085d0 <__sflush_r+0x1c>
 800864e:	2301      	movs	r3, #1
 8008650:	4628      	mov	r0, r5
 8008652:	47b0      	blx	r6
 8008654:	1c41      	adds	r1, r0, #1
 8008656:	d1c8      	bne.n	80085ea <__sflush_r+0x36>
 8008658:	682b      	ldr	r3, [r5, #0]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d0c5      	beq.n	80085ea <__sflush_r+0x36>
 800865e:	2b1d      	cmp	r3, #29
 8008660:	d001      	beq.n	8008666 <__sflush_r+0xb2>
 8008662:	2b16      	cmp	r3, #22
 8008664:	d101      	bne.n	800866a <__sflush_r+0xb6>
 8008666:	602f      	str	r7, [r5, #0]
 8008668:	e7b1      	b.n	80085ce <__sflush_r+0x1a>
 800866a:	89a3      	ldrh	r3, [r4, #12]
 800866c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008670:	81a3      	strh	r3, [r4, #12]
 8008672:	e7ad      	b.n	80085d0 <__sflush_r+0x1c>
 8008674:	690f      	ldr	r7, [r1, #16]
 8008676:	2f00      	cmp	r7, #0
 8008678:	d0a9      	beq.n	80085ce <__sflush_r+0x1a>
 800867a:	0793      	lsls	r3, r2, #30
 800867c:	680e      	ldr	r6, [r1, #0]
 800867e:	bf08      	it	eq
 8008680:	694b      	ldreq	r3, [r1, #20]
 8008682:	600f      	str	r7, [r1, #0]
 8008684:	bf18      	it	ne
 8008686:	2300      	movne	r3, #0
 8008688:	eba6 0807 	sub.w	r8, r6, r7
 800868c:	608b      	str	r3, [r1, #8]
 800868e:	f1b8 0f00 	cmp.w	r8, #0
 8008692:	dd9c      	ble.n	80085ce <__sflush_r+0x1a>
 8008694:	6a21      	ldr	r1, [r4, #32]
 8008696:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008698:	4643      	mov	r3, r8
 800869a:	463a      	mov	r2, r7
 800869c:	4628      	mov	r0, r5
 800869e:	47b0      	blx	r6
 80086a0:	2800      	cmp	r0, #0
 80086a2:	dc06      	bgt.n	80086b2 <__sflush_r+0xfe>
 80086a4:	89a3      	ldrh	r3, [r4, #12]
 80086a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086aa:	81a3      	strh	r3, [r4, #12]
 80086ac:	f04f 30ff 	mov.w	r0, #4294967295
 80086b0:	e78e      	b.n	80085d0 <__sflush_r+0x1c>
 80086b2:	4407      	add	r7, r0
 80086b4:	eba8 0800 	sub.w	r8, r8, r0
 80086b8:	e7e9      	b.n	800868e <__sflush_r+0xda>
 80086ba:	bf00      	nop
 80086bc:	dfbffffe 	.word	0xdfbffffe

080086c0 <_fflush_r>:
 80086c0:	b538      	push	{r3, r4, r5, lr}
 80086c2:	690b      	ldr	r3, [r1, #16]
 80086c4:	4605      	mov	r5, r0
 80086c6:	460c      	mov	r4, r1
 80086c8:	b913      	cbnz	r3, 80086d0 <_fflush_r+0x10>
 80086ca:	2500      	movs	r5, #0
 80086cc:	4628      	mov	r0, r5
 80086ce:	bd38      	pop	{r3, r4, r5, pc}
 80086d0:	b118      	cbz	r0, 80086da <_fflush_r+0x1a>
 80086d2:	6a03      	ldr	r3, [r0, #32]
 80086d4:	b90b      	cbnz	r3, 80086da <_fflush_r+0x1a>
 80086d6:	f7fe fcaf 	bl	8007038 <__sinit>
 80086da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d0f3      	beq.n	80086ca <_fflush_r+0xa>
 80086e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80086e4:	07d0      	lsls	r0, r2, #31
 80086e6:	d404      	bmi.n	80086f2 <_fflush_r+0x32>
 80086e8:	0599      	lsls	r1, r3, #22
 80086ea:	d402      	bmi.n	80086f2 <_fflush_r+0x32>
 80086ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086ee:	f7fe fe04 	bl	80072fa <__retarget_lock_acquire_recursive>
 80086f2:	4628      	mov	r0, r5
 80086f4:	4621      	mov	r1, r4
 80086f6:	f7ff ff5d 	bl	80085b4 <__sflush_r>
 80086fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086fc:	07da      	lsls	r2, r3, #31
 80086fe:	4605      	mov	r5, r0
 8008700:	d4e4      	bmi.n	80086cc <_fflush_r+0xc>
 8008702:	89a3      	ldrh	r3, [r4, #12]
 8008704:	059b      	lsls	r3, r3, #22
 8008706:	d4e1      	bmi.n	80086cc <_fflush_r+0xc>
 8008708:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800870a:	f7fe fdf7 	bl	80072fc <__retarget_lock_release_recursive>
 800870e:	e7dd      	b.n	80086cc <_fflush_r+0xc>

08008710 <fiprintf>:
 8008710:	b40e      	push	{r1, r2, r3}
 8008712:	b503      	push	{r0, r1, lr}
 8008714:	4601      	mov	r1, r0
 8008716:	ab03      	add	r3, sp, #12
 8008718:	4805      	ldr	r0, [pc, #20]	; (8008730 <fiprintf+0x20>)
 800871a:	f853 2b04 	ldr.w	r2, [r3], #4
 800871e:	6800      	ldr	r0, [r0, #0]
 8008720:	9301      	str	r3, [sp, #4]
 8008722:	f000 f85d 	bl	80087e0 <_vfiprintf_r>
 8008726:	b002      	add	sp, #8
 8008728:	f85d eb04 	ldr.w	lr, [sp], #4
 800872c:	b003      	add	sp, #12
 800872e:	4770      	bx	lr
 8008730:	200001dc 	.word	0x200001dc

08008734 <_sbrk_r>:
 8008734:	b538      	push	{r3, r4, r5, lr}
 8008736:	4d06      	ldr	r5, [pc, #24]	; (8008750 <_sbrk_r+0x1c>)
 8008738:	2300      	movs	r3, #0
 800873a:	4604      	mov	r4, r0
 800873c:	4608      	mov	r0, r1
 800873e:	602b      	str	r3, [r5, #0]
 8008740:	f7f9 fd20 	bl	8002184 <_sbrk>
 8008744:	1c43      	adds	r3, r0, #1
 8008746:	d102      	bne.n	800874e <_sbrk_r+0x1a>
 8008748:	682b      	ldr	r3, [r5, #0]
 800874a:	b103      	cbz	r3, 800874e <_sbrk_r+0x1a>
 800874c:	6023      	str	r3, [r4, #0]
 800874e:	bd38      	pop	{r3, r4, r5, pc}
 8008750:	20000528 	.word	0x20000528

08008754 <abort>:
 8008754:	b508      	push	{r3, lr}
 8008756:	2006      	movs	r0, #6
 8008758:	f000 fbaa 	bl	8008eb0 <raise>
 800875c:	2001      	movs	r0, #1
 800875e:	f7f9 fc99 	bl	8002094 <_exit>

08008762 <_calloc_r>:
 8008762:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008764:	fba1 2402 	umull	r2, r4, r1, r2
 8008768:	b94c      	cbnz	r4, 800877e <_calloc_r+0x1c>
 800876a:	4611      	mov	r1, r2
 800876c:	9201      	str	r2, [sp, #4]
 800876e:	f7ff f9c9 	bl	8007b04 <_malloc_r>
 8008772:	9a01      	ldr	r2, [sp, #4]
 8008774:	4605      	mov	r5, r0
 8008776:	b930      	cbnz	r0, 8008786 <_calloc_r+0x24>
 8008778:	4628      	mov	r0, r5
 800877a:	b003      	add	sp, #12
 800877c:	bd30      	pop	{r4, r5, pc}
 800877e:	220c      	movs	r2, #12
 8008780:	6002      	str	r2, [r0, #0]
 8008782:	2500      	movs	r5, #0
 8008784:	e7f8      	b.n	8008778 <_calloc_r+0x16>
 8008786:	4621      	mov	r1, r4
 8008788:	f7fe fccf 	bl	800712a <memset>
 800878c:	e7f4      	b.n	8008778 <_calloc_r+0x16>

0800878e <__sfputc_r>:
 800878e:	6893      	ldr	r3, [r2, #8]
 8008790:	3b01      	subs	r3, #1
 8008792:	2b00      	cmp	r3, #0
 8008794:	b410      	push	{r4}
 8008796:	6093      	str	r3, [r2, #8]
 8008798:	da08      	bge.n	80087ac <__sfputc_r+0x1e>
 800879a:	6994      	ldr	r4, [r2, #24]
 800879c:	42a3      	cmp	r3, r4
 800879e:	db01      	blt.n	80087a4 <__sfputc_r+0x16>
 80087a0:	290a      	cmp	r1, #10
 80087a2:	d103      	bne.n	80087ac <__sfputc_r+0x1e>
 80087a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087a8:	f000 bac4 	b.w	8008d34 <__swbuf_r>
 80087ac:	6813      	ldr	r3, [r2, #0]
 80087ae:	1c58      	adds	r0, r3, #1
 80087b0:	6010      	str	r0, [r2, #0]
 80087b2:	7019      	strb	r1, [r3, #0]
 80087b4:	4608      	mov	r0, r1
 80087b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087ba:	4770      	bx	lr

080087bc <__sfputs_r>:
 80087bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087be:	4606      	mov	r6, r0
 80087c0:	460f      	mov	r7, r1
 80087c2:	4614      	mov	r4, r2
 80087c4:	18d5      	adds	r5, r2, r3
 80087c6:	42ac      	cmp	r4, r5
 80087c8:	d101      	bne.n	80087ce <__sfputs_r+0x12>
 80087ca:	2000      	movs	r0, #0
 80087cc:	e007      	b.n	80087de <__sfputs_r+0x22>
 80087ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087d2:	463a      	mov	r2, r7
 80087d4:	4630      	mov	r0, r6
 80087d6:	f7ff ffda 	bl	800878e <__sfputc_r>
 80087da:	1c43      	adds	r3, r0, #1
 80087dc:	d1f3      	bne.n	80087c6 <__sfputs_r+0xa>
 80087de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080087e0 <_vfiprintf_r>:
 80087e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e4:	460d      	mov	r5, r1
 80087e6:	b09d      	sub	sp, #116	; 0x74
 80087e8:	4614      	mov	r4, r2
 80087ea:	4698      	mov	r8, r3
 80087ec:	4606      	mov	r6, r0
 80087ee:	b118      	cbz	r0, 80087f8 <_vfiprintf_r+0x18>
 80087f0:	6a03      	ldr	r3, [r0, #32]
 80087f2:	b90b      	cbnz	r3, 80087f8 <_vfiprintf_r+0x18>
 80087f4:	f7fe fc20 	bl	8007038 <__sinit>
 80087f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087fa:	07d9      	lsls	r1, r3, #31
 80087fc:	d405      	bmi.n	800880a <_vfiprintf_r+0x2a>
 80087fe:	89ab      	ldrh	r3, [r5, #12]
 8008800:	059a      	lsls	r2, r3, #22
 8008802:	d402      	bmi.n	800880a <_vfiprintf_r+0x2a>
 8008804:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008806:	f7fe fd78 	bl	80072fa <__retarget_lock_acquire_recursive>
 800880a:	89ab      	ldrh	r3, [r5, #12]
 800880c:	071b      	lsls	r3, r3, #28
 800880e:	d501      	bpl.n	8008814 <_vfiprintf_r+0x34>
 8008810:	692b      	ldr	r3, [r5, #16]
 8008812:	b99b      	cbnz	r3, 800883c <_vfiprintf_r+0x5c>
 8008814:	4629      	mov	r1, r5
 8008816:	4630      	mov	r0, r6
 8008818:	f000 faca 	bl	8008db0 <__swsetup_r>
 800881c:	b170      	cbz	r0, 800883c <_vfiprintf_r+0x5c>
 800881e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008820:	07dc      	lsls	r4, r3, #31
 8008822:	d504      	bpl.n	800882e <_vfiprintf_r+0x4e>
 8008824:	f04f 30ff 	mov.w	r0, #4294967295
 8008828:	b01d      	add	sp, #116	; 0x74
 800882a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800882e:	89ab      	ldrh	r3, [r5, #12]
 8008830:	0598      	lsls	r0, r3, #22
 8008832:	d4f7      	bmi.n	8008824 <_vfiprintf_r+0x44>
 8008834:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008836:	f7fe fd61 	bl	80072fc <__retarget_lock_release_recursive>
 800883a:	e7f3      	b.n	8008824 <_vfiprintf_r+0x44>
 800883c:	2300      	movs	r3, #0
 800883e:	9309      	str	r3, [sp, #36]	; 0x24
 8008840:	2320      	movs	r3, #32
 8008842:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008846:	f8cd 800c 	str.w	r8, [sp, #12]
 800884a:	2330      	movs	r3, #48	; 0x30
 800884c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008a00 <_vfiprintf_r+0x220>
 8008850:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008854:	f04f 0901 	mov.w	r9, #1
 8008858:	4623      	mov	r3, r4
 800885a:	469a      	mov	sl, r3
 800885c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008860:	b10a      	cbz	r2, 8008866 <_vfiprintf_r+0x86>
 8008862:	2a25      	cmp	r2, #37	; 0x25
 8008864:	d1f9      	bne.n	800885a <_vfiprintf_r+0x7a>
 8008866:	ebba 0b04 	subs.w	fp, sl, r4
 800886a:	d00b      	beq.n	8008884 <_vfiprintf_r+0xa4>
 800886c:	465b      	mov	r3, fp
 800886e:	4622      	mov	r2, r4
 8008870:	4629      	mov	r1, r5
 8008872:	4630      	mov	r0, r6
 8008874:	f7ff ffa2 	bl	80087bc <__sfputs_r>
 8008878:	3001      	adds	r0, #1
 800887a:	f000 80a9 	beq.w	80089d0 <_vfiprintf_r+0x1f0>
 800887e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008880:	445a      	add	r2, fp
 8008882:	9209      	str	r2, [sp, #36]	; 0x24
 8008884:	f89a 3000 	ldrb.w	r3, [sl]
 8008888:	2b00      	cmp	r3, #0
 800888a:	f000 80a1 	beq.w	80089d0 <_vfiprintf_r+0x1f0>
 800888e:	2300      	movs	r3, #0
 8008890:	f04f 32ff 	mov.w	r2, #4294967295
 8008894:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008898:	f10a 0a01 	add.w	sl, sl, #1
 800889c:	9304      	str	r3, [sp, #16]
 800889e:	9307      	str	r3, [sp, #28]
 80088a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80088a4:	931a      	str	r3, [sp, #104]	; 0x68
 80088a6:	4654      	mov	r4, sl
 80088a8:	2205      	movs	r2, #5
 80088aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088ae:	4854      	ldr	r0, [pc, #336]	; (8008a00 <_vfiprintf_r+0x220>)
 80088b0:	f7f7 fcae 	bl	8000210 <memchr>
 80088b4:	9a04      	ldr	r2, [sp, #16]
 80088b6:	b9d8      	cbnz	r0, 80088f0 <_vfiprintf_r+0x110>
 80088b8:	06d1      	lsls	r1, r2, #27
 80088ba:	bf44      	itt	mi
 80088bc:	2320      	movmi	r3, #32
 80088be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088c2:	0713      	lsls	r3, r2, #28
 80088c4:	bf44      	itt	mi
 80088c6:	232b      	movmi	r3, #43	; 0x2b
 80088c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088cc:	f89a 3000 	ldrb.w	r3, [sl]
 80088d0:	2b2a      	cmp	r3, #42	; 0x2a
 80088d2:	d015      	beq.n	8008900 <_vfiprintf_r+0x120>
 80088d4:	9a07      	ldr	r2, [sp, #28]
 80088d6:	4654      	mov	r4, sl
 80088d8:	2000      	movs	r0, #0
 80088da:	f04f 0c0a 	mov.w	ip, #10
 80088de:	4621      	mov	r1, r4
 80088e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088e4:	3b30      	subs	r3, #48	; 0x30
 80088e6:	2b09      	cmp	r3, #9
 80088e8:	d94d      	bls.n	8008986 <_vfiprintf_r+0x1a6>
 80088ea:	b1b0      	cbz	r0, 800891a <_vfiprintf_r+0x13a>
 80088ec:	9207      	str	r2, [sp, #28]
 80088ee:	e014      	b.n	800891a <_vfiprintf_r+0x13a>
 80088f0:	eba0 0308 	sub.w	r3, r0, r8
 80088f4:	fa09 f303 	lsl.w	r3, r9, r3
 80088f8:	4313      	orrs	r3, r2
 80088fa:	9304      	str	r3, [sp, #16]
 80088fc:	46a2      	mov	sl, r4
 80088fe:	e7d2      	b.n	80088a6 <_vfiprintf_r+0xc6>
 8008900:	9b03      	ldr	r3, [sp, #12]
 8008902:	1d19      	adds	r1, r3, #4
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	9103      	str	r1, [sp, #12]
 8008908:	2b00      	cmp	r3, #0
 800890a:	bfbb      	ittet	lt
 800890c:	425b      	neglt	r3, r3
 800890e:	f042 0202 	orrlt.w	r2, r2, #2
 8008912:	9307      	strge	r3, [sp, #28]
 8008914:	9307      	strlt	r3, [sp, #28]
 8008916:	bfb8      	it	lt
 8008918:	9204      	strlt	r2, [sp, #16]
 800891a:	7823      	ldrb	r3, [r4, #0]
 800891c:	2b2e      	cmp	r3, #46	; 0x2e
 800891e:	d10c      	bne.n	800893a <_vfiprintf_r+0x15a>
 8008920:	7863      	ldrb	r3, [r4, #1]
 8008922:	2b2a      	cmp	r3, #42	; 0x2a
 8008924:	d134      	bne.n	8008990 <_vfiprintf_r+0x1b0>
 8008926:	9b03      	ldr	r3, [sp, #12]
 8008928:	1d1a      	adds	r2, r3, #4
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	9203      	str	r2, [sp, #12]
 800892e:	2b00      	cmp	r3, #0
 8008930:	bfb8      	it	lt
 8008932:	f04f 33ff 	movlt.w	r3, #4294967295
 8008936:	3402      	adds	r4, #2
 8008938:	9305      	str	r3, [sp, #20]
 800893a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008a10 <_vfiprintf_r+0x230>
 800893e:	7821      	ldrb	r1, [r4, #0]
 8008940:	2203      	movs	r2, #3
 8008942:	4650      	mov	r0, sl
 8008944:	f7f7 fc64 	bl	8000210 <memchr>
 8008948:	b138      	cbz	r0, 800895a <_vfiprintf_r+0x17a>
 800894a:	9b04      	ldr	r3, [sp, #16]
 800894c:	eba0 000a 	sub.w	r0, r0, sl
 8008950:	2240      	movs	r2, #64	; 0x40
 8008952:	4082      	lsls	r2, r0
 8008954:	4313      	orrs	r3, r2
 8008956:	3401      	adds	r4, #1
 8008958:	9304      	str	r3, [sp, #16]
 800895a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800895e:	4829      	ldr	r0, [pc, #164]	; (8008a04 <_vfiprintf_r+0x224>)
 8008960:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008964:	2206      	movs	r2, #6
 8008966:	f7f7 fc53 	bl	8000210 <memchr>
 800896a:	2800      	cmp	r0, #0
 800896c:	d03f      	beq.n	80089ee <_vfiprintf_r+0x20e>
 800896e:	4b26      	ldr	r3, [pc, #152]	; (8008a08 <_vfiprintf_r+0x228>)
 8008970:	bb1b      	cbnz	r3, 80089ba <_vfiprintf_r+0x1da>
 8008972:	9b03      	ldr	r3, [sp, #12]
 8008974:	3307      	adds	r3, #7
 8008976:	f023 0307 	bic.w	r3, r3, #7
 800897a:	3308      	adds	r3, #8
 800897c:	9303      	str	r3, [sp, #12]
 800897e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008980:	443b      	add	r3, r7
 8008982:	9309      	str	r3, [sp, #36]	; 0x24
 8008984:	e768      	b.n	8008858 <_vfiprintf_r+0x78>
 8008986:	fb0c 3202 	mla	r2, ip, r2, r3
 800898a:	460c      	mov	r4, r1
 800898c:	2001      	movs	r0, #1
 800898e:	e7a6      	b.n	80088de <_vfiprintf_r+0xfe>
 8008990:	2300      	movs	r3, #0
 8008992:	3401      	adds	r4, #1
 8008994:	9305      	str	r3, [sp, #20]
 8008996:	4619      	mov	r1, r3
 8008998:	f04f 0c0a 	mov.w	ip, #10
 800899c:	4620      	mov	r0, r4
 800899e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089a2:	3a30      	subs	r2, #48	; 0x30
 80089a4:	2a09      	cmp	r2, #9
 80089a6:	d903      	bls.n	80089b0 <_vfiprintf_r+0x1d0>
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d0c6      	beq.n	800893a <_vfiprintf_r+0x15a>
 80089ac:	9105      	str	r1, [sp, #20]
 80089ae:	e7c4      	b.n	800893a <_vfiprintf_r+0x15a>
 80089b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80089b4:	4604      	mov	r4, r0
 80089b6:	2301      	movs	r3, #1
 80089b8:	e7f0      	b.n	800899c <_vfiprintf_r+0x1bc>
 80089ba:	ab03      	add	r3, sp, #12
 80089bc:	9300      	str	r3, [sp, #0]
 80089be:	462a      	mov	r2, r5
 80089c0:	4b12      	ldr	r3, [pc, #72]	; (8008a0c <_vfiprintf_r+0x22c>)
 80089c2:	a904      	add	r1, sp, #16
 80089c4:	4630      	mov	r0, r6
 80089c6:	f3af 8000 	nop.w
 80089ca:	4607      	mov	r7, r0
 80089cc:	1c78      	adds	r0, r7, #1
 80089ce:	d1d6      	bne.n	800897e <_vfiprintf_r+0x19e>
 80089d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089d2:	07d9      	lsls	r1, r3, #31
 80089d4:	d405      	bmi.n	80089e2 <_vfiprintf_r+0x202>
 80089d6:	89ab      	ldrh	r3, [r5, #12]
 80089d8:	059a      	lsls	r2, r3, #22
 80089da:	d402      	bmi.n	80089e2 <_vfiprintf_r+0x202>
 80089dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089de:	f7fe fc8d 	bl	80072fc <__retarget_lock_release_recursive>
 80089e2:	89ab      	ldrh	r3, [r5, #12]
 80089e4:	065b      	lsls	r3, r3, #25
 80089e6:	f53f af1d 	bmi.w	8008824 <_vfiprintf_r+0x44>
 80089ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089ec:	e71c      	b.n	8008828 <_vfiprintf_r+0x48>
 80089ee:	ab03      	add	r3, sp, #12
 80089f0:	9300      	str	r3, [sp, #0]
 80089f2:	462a      	mov	r2, r5
 80089f4:	4b05      	ldr	r3, [pc, #20]	; (8008a0c <_vfiprintf_r+0x22c>)
 80089f6:	a904      	add	r1, sp, #16
 80089f8:	4630      	mov	r0, r6
 80089fa:	f000 f879 	bl	8008af0 <_printf_i>
 80089fe:	e7e4      	b.n	80089ca <_vfiprintf_r+0x1ea>
 8008a00:	08009525 	.word	0x08009525
 8008a04:	0800952f 	.word	0x0800952f
 8008a08:	00000000 	.word	0x00000000
 8008a0c:	080087bd 	.word	0x080087bd
 8008a10:	0800952b 	.word	0x0800952b

08008a14 <_printf_common>:
 8008a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a18:	4616      	mov	r6, r2
 8008a1a:	4699      	mov	r9, r3
 8008a1c:	688a      	ldr	r2, [r1, #8]
 8008a1e:	690b      	ldr	r3, [r1, #16]
 8008a20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a24:	4293      	cmp	r3, r2
 8008a26:	bfb8      	it	lt
 8008a28:	4613      	movlt	r3, r2
 8008a2a:	6033      	str	r3, [r6, #0]
 8008a2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a30:	4607      	mov	r7, r0
 8008a32:	460c      	mov	r4, r1
 8008a34:	b10a      	cbz	r2, 8008a3a <_printf_common+0x26>
 8008a36:	3301      	adds	r3, #1
 8008a38:	6033      	str	r3, [r6, #0]
 8008a3a:	6823      	ldr	r3, [r4, #0]
 8008a3c:	0699      	lsls	r1, r3, #26
 8008a3e:	bf42      	ittt	mi
 8008a40:	6833      	ldrmi	r3, [r6, #0]
 8008a42:	3302      	addmi	r3, #2
 8008a44:	6033      	strmi	r3, [r6, #0]
 8008a46:	6825      	ldr	r5, [r4, #0]
 8008a48:	f015 0506 	ands.w	r5, r5, #6
 8008a4c:	d106      	bne.n	8008a5c <_printf_common+0x48>
 8008a4e:	f104 0a19 	add.w	sl, r4, #25
 8008a52:	68e3      	ldr	r3, [r4, #12]
 8008a54:	6832      	ldr	r2, [r6, #0]
 8008a56:	1a9b      	subs	r3, r3, r2
 8008a58:	42ab      	cmp	r3, r5
 8008a5a:	dc26      	bgt.n	8008aaa <_printf_common+0x96>
 8008a5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a60:	1e13      	subs	r3, r2, #0
 8008a62:	6822      	ldr	r2, [r4, #0]
 8008a64:	bf18      	it	ne
 8008a66:	2301      	movne	r3, #1
 8008a68:	0692      	lsls	r2, r2, #26
 8008a6a:	d42b      	bmi.n	8008ac4 <_printf_common+0xb0>
 8008a6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a70:	4649      	mov	r1, r9
 8008a72:	4638      	mov	r0, r7
 8008a74:	47c0      	blx	r8
 8008a76:	3001      	adds	r0, #1
 8008a78:	d01e      	beq.n	8008ab8 <_printf_common+0xa4>
 8008a7a:	6823      	ldr	r3, [r4, #0]
 8008a7c:	6922      	ldr	r2, [r4, #16]
 8008a7e:	f003 0306 	and.w	r3, r3, #6
 8008a82:	2b04      	cmp	r3, #4
 8008a84:	bf02      	ittt	eq
 8008a86:	68e5      	ldreq	r5, [r4, #12]
 8008a88:	6833      	ldreq	r3, [r6, #0]
 8008a8a:	1aed      	subeq	r5, r5, r3
 8008a8c:	68a3      	ldr	r3, [r4, #8]
 8008a8e:	bf0c      	ite	eq
 8008a90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a94:	2500      	movne	r5, #0
 8008a96:	4293      	cmp	r3, r2
 8008a98:	bfc4      	itt	gt
 8008a9a:	1a9b      	subgt	r3, r3, r2
 8008a9c:	18ed      	addgt	r5, r5, r3
 8008a9e:	2600      	movs	r6, #0
 8008aa0:	341a      	adds	r4, #26
 8008aa2:	42b5      	cmp	r5, r6
 8008aa4:	d11a      	bne.n	8008adc <_printf_common+0xc8>
 8008aa6:	2000      	movs	r0, #0
 8008aa8:	e008      	b.n	8008abc <_printf_common+0xa8>
 8008aaa:	2301      	movs	r3, #1
 8008aac:	4652      	mov	r2, sl
 8008aae:	4649      	mov	r1, r9
 8008ab0:	4638      	mov	r0, r7
 8008ab2:	47c0      	blx	r8
 8008ab4:	3001      	adds	r0, #1
 8008ab6:	d103      	bne.n	8008ac0 <_printf_common+0xac>
 8008ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8008abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ac0:	3501      	adds	r5, #1
 8008ac2:	e7c6      	b.n	8008a52 <_printf_common+0x3e>
 8008ac4:	18e1      	adds	r1, r4, r3
 8008ac6:	1c5a      	adds	r2, r3, #1
 8008ac8:	2030      	movs	r0, #48	; 0x30
 8008aca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008ace:	4422      	add	r2, r4
 8008ad0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008ad4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008ad8:	3302      	adds	r3, #2
 8008ada:	e7c7      	b.n	8008a6c <_printf_common+0x58>
 8008adc:	2301      	movs	r3, #1
 8008ade:	4622      	mov	r2, r4
 8008ae0:	4649      	mov	r1, r9
 8008ae2:	4638      	mov	r0, r7
 8008ae4:	47c0      	blx	r8
 8008ae6:	3001      	adds	r0, #1
 8008ae8:	d0e6      	beq.n	8008ab8 <_printf_common+0xa4>
 8008aea:	3601      	adds	r6, #1
 8008aec:	e7d9      	b.n	8008aa2 <_printf_common+0x8e>
	...

08008af0 <_printf_i>:
 8008af0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008af4:	7e0f      	ldrb	r7, [r1, #24]
 8008af6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008af8:	2f78      	cmp	r7, #120	; 0x78
 8008afa:	4691      	mov	r9, r2
 8008afc:	4680      	mov	r8, r0
 8008afe:	460c      	mov	r4, r1
 8008b00:	469a      	mov	sl, r3
 8008b02:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008b06:	d807      	bhi.n	8008b18 <_printf_i+0x28>
 8008b08:	2f62      	cmp	r7, #98	; 0x62
 8008b0a:	d80a      	bhi.n	8008b22 <_printf_i+0x32>
 8008b0c:	2f00      	cmp	r7, #0
 8008b0e:	f000 80d4 	beq.w	8008cba <_printf_i+0x1ca>
 8008b12:	2f58      	cmp	r7, #88	; 0x58
 8008b14:	f000 80c0 	beq.w	8008c98 <_printf_i+0x1a8>
 8008b18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b20:	e03a      	b.n	8008b98 <_printf_i+0xa8>
 8008b22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b26:	2b15      	cmp	r3, #21
 8008b28:	d8f6      	bhi.n	8008b18 <_printf_i+0x28>
 8008b2a:	a101      	add	r1, pc, #4	; (adr r1, 8008b30 <_printf_i+0x40>)
 8008b2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b30:	08008b89 	.word	0x08008b89
 8008b34:	08008b9d 	.word	0x08008b9d
 8008b38:	08008b19 	.word	0x08008b19
 8008b3c:	08008b19 	.word	0x08008b19
 8008b40:	08008b19 	.word	0x08008b19
 8008b44:	08008b19 	.word	0x08008b19
 8008b48:	08008b9d 	.word	0x08008b9d
 8008b4c:	08008b19 	.word	0x08008b19
 8008b50:	08008b19 	.word	0x08008b19
 8008b54:	08008b19 	.word	0x08008b19
 8008b58:	08008b19 	.word	0x08008b19
 8008b5c:	08008ca1 	.word	0x08008ca1
 8008b60:	08008bc9 	.word	0x08008bc9
 8008b64:	08008c5b 	.word	0x08008c5b
 8008b68:	08008b19 	.word	0x08008b19
 8008b6c:	08008b19 	.word	0x08008b19
 8008b70:	08008cc3 	.word	0x08008cc3
 8008b74:	08008b19 	.word	0x08008b19
 8008b78:	08008bc9 	.word	0x08008bc9
 8008b7c:	08008b19 	.word	0x08008b19
 8008b80:	08008b19 	.word	0x08008b19
 8008b84:	08008c63 	.word	0x08008c63
 8008b88:	682b      	ldr	r3, [r5, #0]
 8008b8a:	1d1a      	adds	r2, r3, #4
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	602a      	str	r2, [r5, #0]
 8008b90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b98:	2301      	movs	r3, #1
 8008b9a:	e09f      	b.n	8008cdc <_printf_i+0x1ec>
 8008b9c:	6820      	ldr	r0, [r4, #0]
 8008b9e:	682b      	ldr	r3, [r5, #0]
 8008ba0:	0607      	lsls	r7, r0, #24
 8008ba2:	f103 0104 	add.w	r1, r3, #4
 8008ba6:	6029      	str	r1, [r5, #0]
 8008ba8:	d501      	bpl.n	8008bae <_printf_i+0xbe>
 8008baa:	681e      	ldr	r6, [r3, #0]
 8008bac:	e003      	b.n	8008bb6 <_printf_i+0xc6>
 8008bae:	0646      	lsls	r6, r0, #25
 8008bb0:	d5fb      	bpl.n	8008baa <_printf_i+0xba>
 8008bb2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008bb6:	2e00      	cmp	r6, #0
 8008bb8:	da03      	bge.n	8008bc2 <_printf_i+0xd2>
 8008bba:	232d      	movs	r3, #45	; 0x2d
 8008bbc:	4276      	negs	r6, r6
 8008bbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bc2:	485a      	ldr	r0, [pc, #360]	; (8008d2c <_printf_i+0x23c>)
 8008bc4:	230a      	movs	r3, #10
 8008bc6:	e012      	b.n	8008bee <_printf_i+0xfe>
 8008bc8:	682b      	ldr	r3, [r5, #0]
 8008bca:	6820      	ldr	r0, [r4, #0]
 8008bcc:	1d19      	adds	r1, r3, #4
 8008bce:	6029      	str	r1, [r5, #0]
 8008bd0:	0605      	lsls	r5, r0, #24
 8008bd2:	d501      	bpl.n	8008bd8 <_printf_i+0xe8>
 8008bd4:	681e      	ldr	r6, [r3, #0]
 8008bd6:	e002      	b.n	8008bde <_printf_i+0xee>
 8008bd8:	0641      	lsls	r1, r0, #25
 8008bda:	d5fb      	bpl.n	8008bd4 <_printf_i+0xe4>
 8008bdc:	881e      	ldrh	r6, [r3, #0]
 8008bde:	4853      	ldr	r0, [pc, #332]	; (8008d2c <_printf_i+0x23c>)
 8008be0:	2f6f      	cmp	r7, #111	; 0x6f
 8008be2:	bf0c      	ite	eq
 8008be4:	2308      	moveq	r3, #8
 8008be6:	230a      	movne	r3, #10
 8008be8:	2100      	movs	r1, #0
 8008bea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008bee:	6865      	ldr	r5, [r4, #4]
 8008bf0:	60a5      	str	r5, [r4, #8]
 8008bf2:	2d00      	cmp	r5, #0
 8008bf4:	bfa2      	ittt	ge
 8008bf6:	6821      	ldrge	r1, [r4, #0]
 8008bf8:	f021 0104 	bicge.w	r1, r1, #4
 8008bfc:	6021      	strge	r1, [r4, #0]
 8008bfe:	b90e      	cbnz	r6, 8008c04 <_printf_i+0x114>
 8008c00:	2d00      	cmp	r5, #0
 8008c02:	d04b      	beq.n	8008c9c <_printf_i+0x1ac>
 8008c04:	4615      	mov	r5, r2
 8008c06:	fbb6 f1f3 	udiv	r1, r6, r3
 8008c0a:	fb03 6711 	mls	r7, r3, r1, r6
 8008c0e:	5dc7      	ldrb	r7, [r0, r7]
 8008c10:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008c14:	4637      	mov	r7, r6
 8008c16:	42bb      	cmp	r3, r7
 8008c18:	460e      	mov	r6, r1
 8008c1a:	d9f4      	bls.n	8008c06 <_printf_i+0x116>
 8008c1c:	2b08      	cmp	r3, #8
 8008c1e:	d10b      	bne.n	8008c38 <_printf_i+0x148>
 8008c20:	6823      	ldr	r3, [r4, #0]
 8008c22:	07de      	lsls	r6, r3, #31
 8008c24:	d508      	bpl.n	8008c38 <_printf_i+0x148>
 8008c26:	6923      	ldr	r3, [r4, #16]
 8008c28:	6861      	ldr	r1, [r4, #4]
 8008c2a:	4299      	cmp	r1, r3
 8008c2c:	bfde      	ittt	le
 8008c2e:	2330      	movle	r3, #48	; 0x30
 8008c30:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008c34:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008c38:	1b52      	subs	r2, r2, r5
 8008c3a:	6122      	str	r2, [r4, #16]
 8008c3c:	f8cd a000 	str.w	sl, [sp]
 8008c40:	464b      	mov	r3, r9
 8008c42:	aa03      	add	r2, sp, #12
 8008c44:	4621      	mov	r1, r4
 8008c46:	4640      	mov	r0, r8
 8008c48:	f7ff fee4 	bl	8008a14 <_printf_common>
 8008c4c:	3001      	adds	r0, #1
 8008c4e:	d14a      	bne.n	8008ce6 <_printf_i+0x1f6>
 8008c50:	f04f 30ff 	mov.w	r0, #4294967295
 8008c54:	b004      	add	sp, #16
 8008c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c5a:	6823      	ldr	r3, [r4, #0]
 8008c5c:	f043 0320 	orr.w	r3, r3, #32
 8008c60:	6023      	str	r3, [r4, #0]
 8008c62:	4833      	ldr	r0, [pc, #204]	; (8008d30 <_printf_i+0x240>)
 8008c64:	2778      	movs	r7, #120	; 0x78
 8008c66:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008c6a:	6823      	ldr	r3, [r4, #0]
 8008c6c:	6829      	ldr	r1, [r5, #0]
 8008c6e:	061f      	lsls	r7, r3, #24
 8008c70:	f851 6b04 	ldr.w	r6, [r1], #4
 8008c74:	d402      	bmi.n	8008c7c <_printf_i+0x18c>
 8008c76:	065f      	lsls	r7, r3, #25
 8008c78:	bf48      	it	mi
 8008c7a:	b2b6      	uxthmi	r6, r6
 8008c7c:	07df      	lsls	r7, r3, #31
 8008c7e:	bf48      	it	mi
 8008c80:	f043 0320 	orrmi.w	r3, r3, #32
 8008c84:	6029      	str	r1, [r5, #0]
 8008c86:	bf48      	it	mi
 8008c88:	6023      	strmi	r3, [r4, #0]
 8008c8a:	b91e      	cbnz	r6, 8008c94 <_printf_i+0x1a4>
 8008c8c:	6823      	ldr	r3, [r4, #0]
 8008c8e:	f023 0320 	bic.w	r3, r3, #32
 8008c92:	6023      	str	r3, [r4, #0]
 8008c94:	2310      	movs	r3, #16
 8008c96:	e7a7      	b.n	8008be8 <_printf_i+0xf8>
 8008c98:	4824      	ldr	r0, [pc, #144]	; (8008d2c <_printf_i+0x23c>)
 8008c9a:	e7e4      	b.n	8008c66 <_printf_i+0x176>
 8008c9c:	4615      	mov	r5, r2
 8008c9e:	e7bd      	b.n	8008c1c <_printf_i+0x12c>
 8008ca0:	682b      	ldr	r3, [r5, #0]
 8008ca2:	6826      	ldr	r6, [r4, #0]
 8008ca4:	6961      	ldr	r1, [r4, #20]
 8008ca6:	1d18      	adds	r0, r3, #4
 8008ca8:	6028      	str	r0, [r5, #0]
 8008caa:	0635      	lsls	r5, r6, #24
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	d501      	bpl.n	8008cb4 <_printf_i+0x1c4>
 8008cb0:	6019      	str	r1, [r3, #0]
 8008cb2:	e002      	b.n	8008cba <_printf_i+0x1ca>
 8008cb4:	0670      	lsls	r0, r6, #25
 8008cb6:	d5fb      	bpl.n	8008cb0 <_printf_i+0x1c0>
 8008cb8:	8019      	strh	r1, [r3, #0]
 8008cba:	2300      	movs	r3, #0
 8008cbc:	6123      	str	r3, [r4, #16]
 8008cbe:	4615      	mov	r5, r2
 8008cc0:	e7bc      	b.n	8008c3c <_printf_i+0x14c>
 8008cc2:	682b      	ldr	r3, [r5, #0]
 8008cc4:	1d1a      	adds	r2, r3, #4
 8008cc6:	602a      	str	r2, [r5, #0]
 8008cc8:	681d      	ldr	r5, [r3, #0]
 8008cca:	6862      	ldr	r2, [r4, #4]
 8008ccc:	2100      	movs	r1, #0
 8008cce:	4628      	mov	r0, r5
 8008cd0:	f7f7 fa9e 	bl	8000210 <memchr>
 8008cd4:	b108      	cbz	r0, 8008cda <_printf_i+0x1ea>
 8008cd6:	1b40      	subs	r0, r0, r5
 8008cd8:	6060      	str	r0, [r4, #4]
 8008cda:	6863      	ldr	r3, [r4, #4]
 8008cdc:	6123      	str	r3, [r4, #16]
 8008cde:	2300      	movs	r3, #0
 8008ce0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ce4:	e7aa      	b.n	8008c3c <_printf_i+0x14c>
 8008ce6:	6923      	ldr	r3, [r4, #16]
 8008ce8:	462a      	mov	r2, r5
 8008cea:	4649      	mov	r1, r9
 8008cec:	4640      	mov	r0, r8
 8008cee:	47d0      	blx	sl
 8008cf0:	3001      	adds	r0, #1
 8008cf2:	d0ad      	beq.n	8008c50 <_printf_i+0x160>
 8008cf4:	6823      	ldr	r3, [r4, #0]
 8008cf6:	079b      	lsls	r3, r3, #30
 8008cf8:	d413      	bmi.n	8008d22 <_printf_i+0x232>
 8008cfa:	68e0      	ldr	r0, [r4, #12]
 8008cfc:	9b03      	ldr	r3, [sp, #12]
 8008cfe:	4298      	cmp	r0, r3
 8008d00:	bfb8      	it	lt
 8008d02:	4618      	movlt	r0, r3
 8008d04:	e7a6      	b.n	8008c54 <_printf_i+0x164>
 8008d06:	2301      	movs	r3, #1
 8008d08:	4632      	mov	r2, r6
 8008d0a:	4649      	mov	r1, r9
 8008d0c:	4640      	mov	r0, r8
 8008d0e:	47d0      	blx	sl
 8008d10:	3001      	adds	r0, #1
 8008d12:	d09d      	beq.n	8008c50 <_printf_i+0x160>
 8008d14:	3501      	adds	r5, #1
 8008d16:	68e3      	ldr	r3, [r4, #12]
 8008d18:	9903      	ldr	r1, [sp, #12]
 8008d1a:	1a5b      	subs	r3, r3, r1
 8008d1c:	42ab      	cmp	r3, r5
 8008d1e:	dcf2      	bgt.n	8008d06 <_printf_i+0x216>
 8008d20:	e7eb      	b.n	8008cfa <_printf_i+0x20a>
 8008d22:	2500      	movs	r5, #0
 8008d24:	f104 0619 	add.w	r6, r4, #25
 8008d28:	e7f5      	b.n	8008d16 <_printf_i+0x226>
 8008d2a:	bf00      	nop
 8008d2c:	08009536 	.word	0x08009536
 8008d30:	08009547 	.word	0x08009547

08008d34 <__swbuf_r>:
 8008d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d36:	460e      	mov	r6, r1
 8008d38:	4614      	mov	r4, r2
 8008d3a:	4605      	mov	r5, r0
 8008d3c:	b118      	cbz	r0, 8008d46 <__swbuf_r+0x12>
 8008d3e:	6a03      	ldr	r3, [r0, #32]
 8008d40:	b90b      	cbnz	r3, 8008d46 <__swbuf_r+0x12>
 8008d42:	f7fe f979 	bl	8007038 <__sinit>
 8008d46:	69a3      	ldr	r3, [r4, #24]
 8008d48:	60a3      	str	r3, [r4, #8]
 8008d4a:	89a3      	ldrh	r3, [r4, #12]
 8008d4c:	071a      	lsls	r2, r3, #28
 8008d4e:	d525      	bpl.n	8008d9c <__swbuf_r+0x68>
 8008d50:	6923      	ldr	r3, [r4, #16]
 8008d52:	b31b      	cbz	r3, 8008d9c <__swbuf_r+0x68>
 8008d54:	6823      	ldr	r3, [r4, #0]
 8008d56:	6922      	ldr	r2, [r4, #16]
 8008d58:	1a98      	subs	r0, r3, r2
 8008d5a:	6963      	ldr	r3, [r4, #20]
 8008d5c:	b2f6      	uxtb	r6, r6
 8008d5e:	4283      	cmp	r3, r0
 8008d60:	4637      	mov	r7, r6
 8008d62:	dc04      	bgt.n	8008d6e <__swbuf_r+0x3a>
 8008d64:	4621      	mov	r1, r4
 8008d66:	4628      	mov	r0, r5
 8008d68:	f7ff fcaa 	bl	80086c0 <_fflush_r>
 8008d6c:	b9e0      	cbnz	r0, 8008da8 <__swbuf_r+0x74>
 8008d6e:	68a3      	ldr	r3, [r4, #8]
 8008d70:	3b01      	subs	r3, #1
 8008d72:	60a3      	str	r3, [r4, #8]
 8008d74:	6823      	ldr	r3, [r4, #0]
 8008d76:	1c5a      	adds	r2, r3, #1
 8008d78:	6022      	str	r2, [r4, #0]
 8008d7a:	701e      	strb	r6, [r3, #0]
 8008d7c:	6962      	ldr	r2, [r4, #20]
 8008d7e:	1c43      	adds	r3, r0, #1
 8008d80:	429a      	cmp	r2, r3
 8008d82:	d004      	beq.n	8008d8e <__swbuf_r+0x5a>
 8008d84:	89a3      	ldrh	r3, [r4, #12]
 8008d86:	07db      	lsls	r3, r3, #31
 8008d88:	d506      	bpl.n	8008d98 <__swbuf_r+0x64>
 8008d8a:	2e0a      	cmp	r6, #10
 8008d8c:	d104      	bne.n	8008d98 <__swbuf_r+0x64>
 8008d8e:	4621      	mov	r1, r4
 8008d90:	4628      	mov	r0, r5
 8008d92:	f7ff fc95 	bl	80086c0 <_fflush_r>
 8008d96:	b938      	cbnz	r0, 8008da8 <__swbuf_r+0x74>
 8008d98:	4638      	mov	r0, r7
 8008d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d9c:	4621      	mov	r1, r4
 8008d9e:	4628      	mov	r0, r5
 8008da0:	f000 f806 	bl	8008db0 <__swsetup_r>
 8008da4:	2800      	cmp	r0, #0
 8008da6:	d0d5      	beq.n	8008d54 <__swbuf_r+0x20>
 8008da8:	f04f 37ff 	mov.w	r7, #4294967295
 8008dac:	e7f4      	b.n	8008d98 <__swbuf_r+0x64>
	...

08008db0 <__swsetup_r>:
 8008db0:	b538      	push	{r3, r4, r5, lr}
 8008db2:	4b2a      	ldr	r3, [pc, #168]	; (8008e5c <__swsetup_r+0xac>)
 8008db4:	4605      	mov	r5, r0
 8008db6:	6818      	ldr	r0, [r3, #0]
 8008db8:	460c      	mov	r4, r1
 8008dba:	b118      	cbz	r0, 8008dc4 <__swsetup_r+0x14>
 8008dbc:	6a03      	ldr	r3, [r0, #32]
 8008dbe:	b90b      	cbnz	r3, 8008dc4 <__swsetup_r+0x14>
 8008dc0:	f7fe f93a 	bl	8007038 <__sinit>
 8008dc4:	89a3      	ldrh	r3, [r4, #12]
 8008dc6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008dca:	0718      	lsls	r0, r3, #28
 8008dcc:	d422      	bmi.n	8008e14 <__swsetup_r+0x64>
 8008dce:	06d9      	lsls	r1, r3, #27
 8008dd0:	d407      	bmi.n	8008de2 <__swsetup_r+0x32>
 8008dd2:	2309      	movs	r3, #9
 8008dd4:	602b      	str	r3, [r5, #0]
 8008dd6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008dda:	81a3      	strh	r3, [r4, #12]
 8008ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8008de0:	e034      	b.n	8008e4c <__swsetup_r+0x9c>
 8008de2:	0758      	lsls	r0, r3, #29
 8008de4:	d512      	bpl.n	8008e0c <__swsetup_r+0x5c>
 8008de6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008de8:	b141      	cbz	r1, 8008dfc <__swsetup_r+0x4c>
 8008dea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008dee:	4299      	cmp	r1, r3
 8008df0:	d002      	beq.n	8008df8 <__swsetup_r+0x48>
 8008df2:	4628      	mov	r0, r5
 8008df4:	f7fe faba 	bl	800736c <_free_r>
 8008df8:	2300      	movs	r3, #0
 8008dfa:	6363      	str	r3, [r4, #52]	; 0x34
 8008dfc:	89a3      	ldrh	r3, [r4, #12]
 8008dfe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008e02:	81a3      	strh	r3, [r4, #12]
 8008e04:	2300      	movs	r3, #0
 8008e06:	6063      	str	r3, [r4, #4]
 8008e08:	6923      	ldr	r3, [r4, #16]
 8008e0a:	6023      	str	r3, [r4, #0]
 8008e0c:	89a3      	ldrh	r3, [r4, #12]
 8008e0e:	f043 0308 	orr.w	r3, r3, #8
 8008e12:	81a3      	strh	r3, [r4, #12]
 8008e14:	6923      	ldr	r3, [r4, #16]
 8008e16:	b94b      	cbnz	r3, 8008e2c <__swsetup_r+0x7c>
 8008e18:	89a3      	ldrh	r3, [r4, #12]
 8008e1a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008e1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e22:	d003      	beq.n	8008e2c <__swsetup_r+0x7c>
 8008e24:	4621      	mov	r1, r4
 8008e26:	4628      	mov	r0, r5
 8008e28:	f000 f884 	bl	8008f34 <__smakebuf_r>
 8008e2c:	89a0      	ldrh	r0, [r4, #12]
 8008e2e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e32:	f010 0301 	ands.w	r3, r0, #1
 8008e36:	d00a      	beq.n	8008e4e <__swsetup_r+0x9e>
 8008e38:	2300      	movs	r3, #0
 8008e3a:	60a3      	str	r3, [r4, #8]
 8008e3c:	6963      	ldr	r3, [r4, #20]
 8008e3e:	425b      	negs	r3, r3
 8008e40:	61a3      	str	r3, [r4, #24]
 8008e42:	6923      	ldr	r3, [r4, #16]
 8008e44:	b943      	cbnz	r3, 8008e58 <__swsetup_r+0xa8>
 8008e46:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e4a:	d1c4      	bne.n	8008dd6 <__swsetup_r+0x26>
 8008e4c:	bd38      	pop	{r3, r4, r5, pc}
 8008e4e:	0781      	lsls	r1, r0, #30
 8008e50:	bf58      	it	pl
 8008e52:	6963      	ldrpl	r3, [r4, #20]
 8008e54:	60a3      	str	r3, [r4, #8]
 8008e56:	e7f4      	b.n	8008e42 <__swsetup_r+0x92>
 8008e58:	2000      	movs	r0, #0
 8008e5a:	e7f7      	b.n	8008e4c <__swsetup_r+0x9c>
 8008e5c:	200001dc 	.word	0x200001dc

08008e60 <_raise_r>:
 8008e60:	291f      	cmp	r1, #31
 8008e62:	b538      	push	{r3, r4, r5, lr}
 8008e64:	4604      	mov	r4, r0
 8008e66:	460d      	mov	r5, r1
 8008e68:	d904      	bls.n	8008e74 <_raise_r+0x14>
 8008e6a:	2316      	movs	r3, #22
 8008e6c:	6003      	str	r3, [r0, #0]
 8008e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e72:	bd38      	pop	{r3, r4, r5, pc}
 8008e74:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008e76:	b112      	cbz	r2, 8008e7e <_raise_r+0x1e>
 8008e78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e7c:	b94b      	cbnz	r3, 8008e92 <_raise_r+0x32>
 8008e7e:	4620      	mov	r0, r4
 8008e80:	f000 f830 	bl	8008ee4 <_getpid_r>
 8008e84:	462a      	mov	r2, r5
 8008e86:	4601      	mov	r1, r0
 8008e88:	4620      	mov	r0, r4
 8008e8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e8e:	f000 b817 	b.w	8008ec0 <_kill_r>
 8008e92:	2b01      	cmp	r3, #1
 8008e94:	d00a      	beq.n	8008eac <_raise_r+0x4c>
 8008e96:	1c59      	adds	r1, r3, #1
 8008e98:	d103      	bne.n	8008ea2 <_raise_r+0x42>
 8008e9a:	2316      	movs	r3, #22
 8008e9c:	6003      	str	r3, [r0, #0]
 8008e9e:	2001      	movs	r0, #1
 8008ea0:	e7e7      	b.n	8008e72 <_raise_r+0x12>
 8008ea2:	2400      	movs	r4, #0
 8008ea4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008ea8:	4628      	mov	r0, r5
 8008eaa:	4798      	blx	r3
 8008eac:	2000      	movs	r0, #0
 8008eae:	e7e0      	b.n	8008e72 <_raise_r+0x12>

08008eb0 <raise>:
 8008eb0:	4b02      	ldr	r3, [pc, #8]	; (8008ebc <raise+0xc>)
 8008eb2:	4601      	mov	r1, r0
 8008eb4:	6818      	ldr	r0, [r3, #0]
 8008eb6:	f7ff bfd3 	b.w	8008e60 <_raise_r>
 8008eba:	bf00      	nop
 8008ebc:	200001dc 	.word	0x200001dc

08008ec0 <_kill_r>:
 8008ec0:	b538      	push	{r3, r4, r5, lr}
 8008ec2:	4d07      	ldr	r5, [pc, #28]	; (8008ee0 <_kill_r+0x20>)
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	4604      	mov	r4, r0
 8008ec8:	4608      	mov	r0, r1
 8008eca:	4611      	mov	r1, r2
 8008ecc:	602b      	str	r3, [r5, #0]
 8008ece:	f7f9 f8d1 	bl	8002074 <_kill>
 8008ed2:	1c43      	adds	r3, r0, #1
 8008ed4:	d102      	bne.n	8008edc <_kill_r+0x1c>
 8008ed6:	682b      	ldr	r3, [r5, #0]
 8008ed8:	b103      	cbz	r3, 8008edc <_kill_r+0x1c>
 8008eda:	6023      	str	r3, [r4, #0]
 8008edc:	bd38      	pop	{r3, r4, r5, pc}
 8008ede:	bf00      	nop
 8008ee0:	20000528 	.word	0x20000528

08008ee4 <_getpid_r>:
 8008ee4:	f7f9 b8be 	b.w	8002064 <_getpid>

08008ee8 <__swhatbuf_r>:
 8008ee8:	b570      	push	{r4, r5, r6, lr}
 8008eea:	460c      	mov	r4, r1
 8008eec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ef0:	2900      	cmp	r1, #0
 8008ef2:	b096      	sub	sp, #88	; 0x58
 8008ef4:	4615      	mov	r5, r2
 8008ef6:	461e      	mov	r6, r3
 8008ef8:	da0d      	bge.n	8008f16 <__swhatbuf_r+0x2e>
 8008efa:	89a3      	ldrh	r3, [r4, #12]
 8008efc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008f00:	f04f 0100 	mov.w	r1, #0
 8008f04:	bf0c      	ite	eq
 8008f06:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008f0a:	2340      	movne	r3, #64	; 0x40
 8008f0c:	2000      	movs	r0, #0
 8008f0e:	6031      	str	r1, [r6, #0]
 8008f10:	602b      	str	r3, [r5, #0]
 8008f12:	b016      	add	sp, #88	; 0x58
 8008f14:	bd70      	pop	{r4, r5, r6, pc}
 8008f16:	466a      	mov	r2, sp
 8008f18:	f000 f848 	bl	8008fac <_fstat_r>
 8008f1c:	2800      	cmp	r0, #0
 8008f1e:	dbec      	blt.n	8008efa <__swhatbuf_r+0x12>
 8008f20:	9901      	ldr	r1, [sp, #4]
 8008f22:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008f26:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008f2a:	4259      	negs	r1, r3
 8008f2c:	4159      	adcs	r1, r3
 8008f2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f32:	e7eb      	b.n	8008f0c <__swhatbuf_r+0x24>

08008f34 <__smakebuf_r>:
 8008f34:	898b      	ldrh	r3, [r1, #12]
 8008f36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008f38:	079d      	lsls	r5, r3, #30
 8008f3a:	4606      	mov	r6, r0
 8008f3c:	460c      	mov	r4, r1
 8008f3e:	d507      	bpl.n	8008f50 <__smakebuf_r+0x1c>
 8008f40:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008f44:	6023      	str	r3, [r4, #0]
 8008f46:	6123      	str	r3, [r4, #16]
 8008f48:	2301      	movs	r3, #1
 8008f4a:	6163      	str	r3, [r4, #20]
 8008f4c:	b002      	add	sp, #8
 8008f4e:	bd70      	pop	{r4, r5, r6, pc}
 8008f50:	ab01      	add	r3, sp, #4
 8008f52:	466a      	mov	r2, sp
 8008f54:	f7ff ffc8 	bl	8008ee8 <__swhatbuf_r>
 8008f58:	9900      	ldr	r1, [sp, #0]
 8008f5a:	4605      	mov	r5, r0
 8008f5c:	4630      	mov	r0, r6
 8008f5e:	f7fe fdd1 	bl	8007b04 <_malloc_r>
 8008f62:	b948      	cbnz	r0, 8008f78 <__smakebuf_r+0x44>
 8008f64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f68:	059a      	lsls	r2, r3, #22
 8008f6a:	d4ef      	bmi.n	8008f4c <__smakebuf_r+0x18>
 8008f6c:	f023 0303 	bic.w	r3, r3, #3
 8008f70:	f043 0302 	orr.w	r3, r3, #2
 8008f74:	81a3      	strh	r3, [r4, #12]
 8008f76:	e7e3      	b.n	8008f40 <__smakebuf_r+0xc>
 8008f78:	89a3      	ldrh	r3, [r4, #12]
 8008f7a:	6020      	str	r0, [r4, #0]
 8008f7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f80:	81a3      	strh	r3, [r4, #12]
 8008f82:	9b00      	ldr	r3, [sp, #0]
 8008f84:	6163      	str	r3, [r4, #20]
 8008f86:	9b01      	ldr	r3, [sp, #4]
 8008f88:	6120      	str	r0, [r4, #16]
 8008f8a:	b15b      	cbz	r3, 8008fa4 <__smakebuf_r+0x70>
 8008f8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f90:	4630      	mov	r0, r6
 8008f92:	f000 f81d 	bl	8008fd0 <_isatty_r>
 8008f96:	b128      	cbz	r0, 8008fa4 <__smakebuf_r+0x70>
 8008f98:	89a3      	ldrh	r3, [r4, #12]
 8008f9a:	f023 0303 	bic.w	r3, r3, #3
 8008f9e:	f043 0301 	orr.w	r3, r3, #1
 8008fa2:	81a3      	strh	r3, [r4, #12]
 8008fa4:	89a3      	ldrh	r3, [r4, #12]
 8008fa6:	431d      	orrs	r5, r3
 8008fa8:	81a5      	strh	r5, [r4, #12]
 8008faa:	e7cf      	b.n	8008f4c <__smakebuf_r+0x18>

08008fac <_fstat_r>:
 8008fac:	b538      	push	{r3, r4, r5, lr}
 8008fae:	4d07      	ldr	r5, [pc, #28]	; (8008fcc <_fstat_r+0x20>)
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	4604      	mov	r4, r0
 8008fb4:	4608      	mov	r0, r1
 8008fb6:	4611      	mov	r1, r2
 8008fb8:	602b      	str	r3, [r5, #0]
 8008fba:	f7f9 f8ba 	bl	8002132 <_fstat>
 8008fbe:	1c43      	adds	r3, r0, #1
 8008fc0:	d102      	bne.n	8008fc8 <_fstat_r+0x1c>
 8008fc2:	682b      	ldr	r3, [r5, #0]
 8008fc4:	b103      	cbz	r3, 8008fc8 <_fstat_r+0x1c>
 8008fc6:	6023      	str	r3, [r4, #0]
 8008fc8:	bd38      	pop	{r3, r4, r5, pc}
 8008fca:	bf00      	nop
 8008fcc:	20000528 	.word	0x20000528

08008fd0 <_isatty_r>:
 8008fd0:	b538      	push	{r3, r4, r5, lr}
 8008fd2:	4d06      	ldr	r5, [pc, #24]	; (8008fec <_isatty_r+0x1c>)
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	4604      	mov	r4, r0
 8008fd8:	4608      	mov	r0, r1
 8008fda:	602b      	str	r3, [r5, #0]
 8008fdc:	f7f9 f8b9 	bl	8002152 <_isatty>
 8008fe0:	1c43      	adds	r3, r0, #1
 8008fe2:	d102      	bne.n	8008fea <_isatty_r+0x1a>
 8008fe4:	682b      	ldr	r3, [r5, #0]
 8008fe6:	b103      	cbz	r3, 8008fea <_isatty_r+0x1a>
 8008fe8:	6023      	str	r3, [r4, #0]
 8008fea:	bd38      	pop	{r3, r4, r5, pc}
 8008fec:	20000528 	.word	0x20000528

08008ff0 <_init>:
 8008ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ff2:	bf00      	nop
 8008ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ff6:	bc08      	pop	{r3}
 8008ff8:	469e      	mov	lr, r3
 8008ffa:	4770      	bx	lr

08008ffc <_fini>:
 8008ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ffe:	bf00      	nop
 8009000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009002:	bc08      	pop	{r3}
 8009004:	469e      	mov	lr, r3
 8009006:	4770      	bx	lr
