$date
	Thu Sep 27 16:36:18 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_1_8demux $end
$var wire 8 ! ybit [7:0] $end
$var reg 1 " inbit $end
$var reg 3 # sbit [2:0] $end
$scope module obj $end
$var wire 1 " in $end
$var wire 3 $ s [2:0] $end
$var reg 8 % y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
bx $
bx #
0"
b0 !
$end
#10
b1 !
b1 %
b0 #
b0 $
1"
#20
b10 !
b10 %
b1 #
b1 $
#30
b100 !
b100 %
b10 #
b10 $
#40
b1000 !
b1000 %
b11 #
b11 $
#50
b10000 !
b10000 %
b100 #
b100 $
#60
b100000 !
b100000 %
b101 #
b101 $
#70
b1000000 !
b1000000 %
b110 #
b110 $
#80
b10000000 !
b10000000 %
b111 #
b111 $
#100
