
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
Options:	-stylus 
Date:		Wed May  7 15:21:36 2025
Host:		engnx06a.utdallas.edu (x86_64 w/Linux 4.18.0-553.46.1.el8_10.x86_64) (8cores*32cpus*AMD EPYC 7F32 8-Core Processor 512KB)
OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx.

Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

@innovus 1> source par_updated.tcl
#@ Begin verbose source par_updated.tcl (pre)
@file 1: #Start up Innovus with "innovus -stylus"
@file 2: # 1. Set root attributes
@file 3: set_db design_process_node 7
##  Process: 7             (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
@file 4: #set_multi_cpu_usage -local_cpu 8
@file 5: set_db timing_analysis_cppr both
@file 6: set_db timing_analysis_type ocv
@file 7: set_library_unit -time 1ps
@file 8:
@file 9: # 2. Read libraries and SRAM macros
@file 10: #read_physical -lef { \
@file 11: #/proj/cad/library/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef \
@file 12: #/proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef \
@file 13: #/proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef \
@file 14: #/proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef \
@file 15: #/proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef \
@file 16:
@file 17: read_physical -lef { \
/proj/cad/library/asap7/asap7sc7p5t_28/techlef_misc/asap7_tech_1x_201209.lef \
/proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_R_1x_201211.lef \
/proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_L_1x_201211.lef \
/proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_SL_1x_201211.lef \
/proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_SRAM_1x_201211.lef\

/home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW128x12_x4.lef \
/home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW256x8_x4.lef \
/home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM2RW16x8_x4.lef }

Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_28/techlef_misc/asap7_tech_1x_201209.lef ...

Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_R_1x_201211.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M1 pitch 36.
This command required an extra checkout of license invs_7nm.
Additional license(s) checked out: 1 'Innovus_7nm_Opt' license(s)

Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_L_1x_201211.lef ...

Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_SL_1x_201211.lef ...

Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_SRAM_1x_201211.lef ...

Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW128x12_x4.lef ...

Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW256x8_x4.lef ...

Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM2RW16x8_x4.lef ...

viaInitial starts at Wed May  7 15:22:05 2025
viaInitial ends at Wed May  7 15:22:05 2025

##  Check design process and node:  
##  Design tech node is not set.

@file 27:
@file 28: # 3. Define corners
@file 29: read_mmmc mmmc.tcl
#@ Begin verbose source mmmc.tcl (pre)
@file 1: create_constraint_mode -name my_constraint_mode -sdc_files [list ../Syn/clock_constraints_fragment.sdc ../Syn/pin_constraints_fragment.sdc ../Syn/MSDAP_mapped.sdc]
@file 2:
@file 3: create_library_set -name PVT_0P63V_100C.setup_set -timing [list \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib \
/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib \
/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib \
/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib]
@file 27:
@file 28: create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]
@file 29: create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file 30: create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
@file 31: create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
@file 32:
@file 33: create_library_set -name PVT_0P77V_0C.hold_set -timing [list \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib \
/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib \
/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib \
/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib]
@file 57:
@file 58: create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]
@file 59: create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file 60: create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
@file 61: create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
@file 62: set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view  }
#@ End verbose source mmmc.tcl
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
Read 1 cells in library 'SRAM1RW128x12_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
Read 1 cells in library 'SRAM1RW256x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
Message <TECHLIB-9108> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1 cells in library 'SRAM2RW16x8_PVT_0P63V_100C' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib, Line 11387)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib, Line 14287)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib' ...
Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib' ...
Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x12_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW16x8_PVT_0P77V_0C' 
@file 30:
@file 31: # 4. Read netlist
@file 32: read_netlist { /home/013/o/om/oma190007/cad/msdap_new/Scripts/Syn/MSDAP_mapped.v } -top MSDAP
#% Begin Load netlist data ... (date=05/07 15:22:20, mem=676.8M)
*** Begin netlist parsing (mem=870.2M) ***
Created 811 new cells from 46 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Syn/MSDAP_mapped.v'

*** Memory Usage v#1 (Current mem = 870.238M, initial mem = 278.188M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=870.2M) ***
#% End Load netlist data ... (date=05/07 15:22:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=760.3M, current mem=760.3M)
Set top cell to MSDAP.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell MSDAP ...
*** Netlist is unique.
Set DBUPerIGU to techSite asap7sc7p5t width 54.
** info: there are 1678 modules.
** info: there are 2162 stdCell insts.
** info: there are 14 macros.

*** Memory Usage v#1 (Current mem = 993.652M, initial mem = 278.188M) ***
@file 33: init_design
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.

Honor LEF defined pitches for advanced node
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Process node set using 'set_design_mode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
Generating auto layer map file.
Completed (cpu: 0:00:04.1 real: 0:00:04.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: PVT_0P63V_100C.setup_view
    RC-Corner Name        : PVT_0P63V_100C.setup_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 100 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
 
 Analysis View: PVT_0P77V_0C.hold_view
    RC-Corner Name        : PVT_0P77V_0C.hold_rc
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../Syn/clock_constraints_fragment.sdc' ...
Current (total cpu=0:00:32.4, real=0:00:50.0, peak res=1150.1M, current mem=1106.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1124.0M, current mem=1124.0M)
Current (total cpu=0:00:32.5, real=0:00:50.0, peak res=1150.1M, current mem=1124.0M)
Reading timing constraints file '../Syn/pin_constraints_fragment.sdc' ...
Current (total cpu=0:00:32.5, real=0:00:50.0, peak res=1150.1M, current mem=1124.0M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.3M, current mem=1124.3M)
Current (total cpu=0:00:32.6, real=0:00:50.0, peak res=1150.1M, current mem=1124.3M)
Reading timing constraints file '../Syn/MSDAP_mapped.sdc' ...
Current (total cpu=0:00:32.6, real=0:00:50.0, peak res=1150.1M, current mem=1124.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Syn/MSDAP_mapped.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Syn/MSDAP_mapped.sdc, Line 10).

MSDAP
**WARN: (TCLCMD-1598):	A clock with name Dclk was already defined in the design. Previously defined clock definition of Dclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 15).

**WARN: (TCLCMD-958):	Previously defined source objects for clock 'Dclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 15).

**WARN: (TCLCMD-1598):	A clock with name Dclk was already defined in the design. Previously defined clock definition of Dclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 15).

**WARN: (TCLCMD-958):	Previously defined source objects for clock 'Dclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 15).

**WARN: (TCLCMD-1598):	A clock with name Sclk was already defined in the design. Previously defined clock definition of Sclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 16).

**WARN: (TCLCMD-958):	Previously defined source objects for clock 'Sclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 16).

**WARN: (TCLCMD-1598):	A clock with name Sclk was already defined in the design. Previously defined clock definition of Sclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 16).

**WARN: (TCLCMD-958):	Previously defined source objects for clock 'Sclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 16).

**WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 21).

**WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 21).

**WARN: (TCLCMD-1086):	Clock group '__default_2' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 22).

**WARN: (TCLCMD-1086):	Clock group '__default_2' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 22).

INFO (CTE): Reading of timing constraints file ../Syn/MSDAP_mapped.sdc completed, with 14 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.9M, current mem=1124.9M)
Current (total cpu=0:00:32.7, real=0:00:50.0, peak res=1150.1M, current mem=1124.9M)
Total number of combinational cells: 676
Total number of sequential cells: 132
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
Total number of usable buffers: 53
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 84
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 11
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
@file 34:
@file 35: # 5. Setup power intent
@file 36: read_power_intent -cpf power_spec.cpf
Loading CPF file power_spec.cpf ...
INFO: processed 12 CPF commands in 12 lines from file power_spec.cpf, with 0 errors
Checking CPF file ...
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
INFO: The CPF has only one domain defined.
Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
@file 37: commit_power_intent
CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.07 real=0:00:01.00
CPF_RUNTIME: clean_up_msv: cpu=0:00:00.01 real=0:00:00.00
CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
PVT_0P77V_0C.hold_delay PVT_0P63V_100C.setup_delay
**WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
CPF_RUNTIME: commit_power_domain: cpu=0:00:00.02 real=0:00:00.00
CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.03 real=0:00:00.00
CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.00 real=0:00:00.00
Current (total cpu=0:00:33.0, real=0:00:51.0, peak res=1219.1M, current mem=1211.2M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.8M, current mem=1221.8M)
Current (total cpu=0:00:33.0, real=0:00:51.0, peak res=1221.8M, current mem=1221.8M)
Current (total cpu=0:00:33.0, real=0:00:51.0, peak res=1221.8M, current mem=1221.8M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.1M, current mem=1222.1M)
Current (total cpu=0:00:33.1, real=0:00:51.0, peak res=1222.1M, current mem=1222.1M)
Current (total cpu=0:00:33.1, real=0:00:51.0, peak res=1222.1M, current mem=1222.1M)
MSDAP
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.3M, current mem=1222.3M)
Current (total cpu=0:00:33.2, real=0:00:51.0, peak res=1222.3M, current mem=1222.3M)
CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.28 real=0:00:00.00
CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_global_connect: cpu=0:00:00.01 real=0:00:00.00
CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 676
Total number of sequential cells: 132
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
Total number of usable buffers: 53
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 84
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 11
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
-noImplicitRules false                     # bool, default=false, private
No isolation cell in libraries.
No level shifter cell in libraries.
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
@file 38:
@file 39: # 6. Exclude standard cells that may cause error
#@ Begin verbose source set_dont_use.tcl (pre)
@file 1: # Exclude standard cells that may cause error
@file 2: if { [get_db lib_cells */ICGx*DC*] ne "" } {
@file 3: set_dont_use [get_db lib_cells */ICGx*DC*]
@file 4: }
@file 7:
@file 8: if { [get_db lib_cells */AND4x1*] ne "" } {
@file 9: set_dont_use [get_db lib_cells */AND4x1*]
@file 10: }
@file 13:
@file 14: if { [get_db lib_cells */SDFLx2*] ne "" } {
@file 15: set_dont_use [get_db lib_cells */SDFLx2*]
@file 16: }
@file 19:
@file 20: if { [get_db lib_cells */AO21x1*] ne "" } {
@file 21: set_dont_use [get_db lib_cells */AO21x1*]
@file 22: }
@file 25:
@file 26: if { [get_db lib_cells */XOR2x2*] ne "" } {
@file 27: set_dont_use [get_db lib_cells */XOR2x2*]
@file 28: }
@file 31:
@file 32: if { [get_db lib_cells */OAI31xp33*] ne "" } {
@file 33: set_dont_use [get_db lib_cells */OAI31xp33*]
@file 34: }
@file 37:
@file 38: if { [get_db lib_cells */OAI221xp5*] ne "" } {
@file 39: set_dont_use [get_db lib_cells */OAI221xp5*]
@file 40: }
@file 43:
@file 44: if { [get_db lib_cells */SDFLx3*] ne "" } {
@file 45: set_dont_use [get_db lib_cells */SDFLx3*]
@file 46: }
@file 49:
@file 50: if { [get_db lib_cells */SDFLx1*] ne "" } {
@file 51: set_dont_use [get_db lib_cells */SDFLx1*]
@file 52: }
@file 55:
@file 56: if { [get_db lib_cells */AOI211xp5*] ne "" } {
@file 57: set_dont_use [get_db lib_cells */AOI211xp5*]
@file 58: }
@file 61:
@file 62: if { [get_db lib_cells */OAI322xp33*] ne "" } {
@file 63: set_dont_use [get_db lib_cells */OAI322xp33*]
@file 64: }
@file 67:
@file 68: if { [get_db lib_cells */OR2x6*] ne "" } {
@file 69: set_dont_use [get_db lib_cells */OR2x6*]
@file 70: }
@file 73:
@file 74: if { [get_db lib_cells */A2O1A1O1Ixp25*] ne "" } {
@file 75: set_dont_use [get_db lib_cells */A2O1A1O1Ixp25*]
@file 76: }
@file 79:
@file 80: if { [get_db lib_cells */XNOR2x1*] ne "" } {
@file 81: set_dont_use [get_db lib_cells */XNOR2x1*]
@file 82: }
@file 85:
@file 86: if { [get_db lib_cells */OAI32xp33*] ne "" } {
@file 87: set_dont_use [get_db lib_cells */OAI32xp33*]
@file 88: }
@file 91:
@file 92: if { [get_db lib_cells */FAx1*] ne "" } {
@file 93: set_dont_use [get_db lib_cells */FAx1*]
@file 94: }
@file 97:
@file 98:
@file 99: if { [get_db lib_cells */OAI21x1*] ne "" } {
@file 100: set_dont_use [get_db lib_cells */OAI21x1*]
@file 101: }
@file 104:
@file 105: if { [get_db lib_cells */OAI31xp67*] ne "" } {
@file 106: set_dont_use [get_db lib_cells */OAI31xp67*]
@file 107: }
@file 110:
@file 111: if { [get_db lib_cells */OAI33xp33*] ne "" } {
@file 112: set_dont_use [get_db lib_cells */OAI33xp33*]
@file 113: }
@file 116:
@file 117: if { [get_db lib_cells */AO21x2*] ne "" } {
@file 118: set_dont_use [get_db lib_cells */AO21x2*]
@file 119: }
@file 122:
@file 123: if { [get_db lib_cells */AOI32xp33*] ne "" } {
@file 124: set_dont_use [get_db lib_cells */AOI32xp33*]
@file 125: }
@file 128:
@file 129:
#@ End verbose source set_dont_use.tcl
@file 41:
@file 42: # 7. Set other attributes
@file 43: set_db design_flow_effort standard
@file 44: set_db route_design_bottom_routing_layer 2
@file 45: set_db route_design_top_routing_layer 7
@file 46: #Ignore 1e+31 removal arcs for ASYNC DFF cells
@file 47: set_db timing_analysis_async_checks no_async
@file 48: #Via preferences for stripes
@file 49: set_db generate_special_via_rule_preference { M7_M6widePWR1p152 M6_M5widePWR1p152 M5_M4widePWR0p864 M4_M3widePWR0p864 M3_M2widePWR0p936 }
@file 50: #set_db generate_special_via_rule_preference { M7_M6widePWR1p152 M6_M5widePWR1p152 M5_M4widePWR0p864 M3_M2widePWR0p936 }
@file 51: #Prevent extending M1 pins in cells
@file 52: set_db route_design_with_via_in_pin true
@file 53:
@file 54: # 8. Read floorplan
#@ Begin verbose source floorplan.tcl (pre)
@file 1: create_floorplan -core_margins_by die -flip f -die_size_by_io_height max -site asap7sc7p5t -die_size { 236.864 180.328 0 0 0 0 }
Adjusting die size togrid(PlacementGrid): width :236.88 height : 180.324

Honor LEF defined pitches for advanced node
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
@file 2:
@file 3: place_inst R_mem_L/mem_0_0 44.768 60.384 my
@file 4: create_place_halo -insts R_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 5: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst R_mem_L/mem_0_0
@file 6:
@file 7: place_inst R_mem_R/mem_0_0 180.288 60.384 my
@file 8: create_place_halo -insts R_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 9: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst R_mem_R/mem_0_0
@file 10:
@file 11: place_inst Co_mem_L/mem_0_0 1.92 121.824 my
@file 12: create_place_halo -insts Co_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 13: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_0
@file 14:
@file 15: place_inst Co_mem_L/mem_0_1 30.688 121.824 my
@file 16: create_place_halo -insts Co_mem_L/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 17: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_1
@file 18:
@file 19: place_inst Co_mem_L/mem_0_2 59.456 121.824 my
@file 20: create_place_halo -insts Co_mem_L/mem_0_2 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 21: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_2
@file 22:
@file 23: place_inst Co_mem_L/mem_0_3 88.224 121.824 my
@file 24: create_place_halo -insts Co_mem_L/mem_0_3 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 25: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_3
@file 26:
@file 27: place_inst Co_mem_R/mem_0_0 209.056 121.824 r0
@file 28: create_place_halo -insts Co_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 29: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_0
@file 30:
@file 31: place_inst Co_mem_R/mem_0_1 180.288 121.824 r0
@file 32: create_place_halo -insts Co_mem_R/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 33: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_1
@file 34:
@file 35: place_inst Co_mem_R/mem_0_2 151.52 121.824 r0
@file 36: create_place_halo -insts Co_mem_R/mem_0_2 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 37: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_2
@file 38:
@file 39: place_inst Co_mem_R/mem_0_3 122.752 121.824 r0
@file 40: create_place_halo -insts Co_mem_R/mem_0_3 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 41: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_3
@file 42:
@file 43: place_inst Data_mem_L/mem_0_0 1.92 1.824 my
@file 44: create_place_halo -insts Data_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 45: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_L/mem_0_0
@file 46:
@file 47: place_inst Data_mem_L/mem_0_1 1.92 60.384 my
@file 48: create_place_halo -insts Data_mem_L/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 49: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_L/mem_0_1
@file 50:
@file 51: place_inst Data_mem_R/mem_0_0 202.016 1.824 r0
@file 52: create_place_halo -insts Data_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 53: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_R/mem_0_0
@file 54:
@file 55: place_inst Data_mem_R/mem_0_1 202.016 60.384 r0
@file 56: create_place_halo -insts Data_mem_R/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 57: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_R/mem_0_1
@file 58:
#@ End verbose source floorplan.tcl
@file 56:
@file 57: # 9. Create routing tracks
@file 58: #add_tracks -honor_pitch -offsets { M4 horiz 0.048 M5 vert 0.048 M6 horiz 0.064 M7 vert 0.064 }
@file 59:
@file 60: # lef 1x pitch
@file 61: add_tracks -honor_pitch -offsets { M1 vert 0.036 M2 horiz 0.036 M3 vert 0.036 M4 horiz 0.048 M5 vert 0.048 M6 horiz 0.096 M7 vert 0.064 }
@file 62:
@file 63: #add_tracks -honor_pitch -offsets { M2 horiz 0.144 M3 vert 0.144 M4 horiz 0.192 M5 vert 0.192 M6 horiz 0.256 M7 vert 0.256 }
@file 64:
@file 65: #add_tracks -honor_pitch -offsets { M1 vert 0.072 M2 horiz 0.072 M3 vert 0.072 M4 horiz 0.048 M5 vert 0.048 M6 horiz 0.064 M7 vert 0.064 M8 horiz 0.16 M9 vert 0.16}
@file 66:
@file 67: # 10. Create place blockage on top & bottom row (fixes wiring issue + power vias for DRC/LVS)
@file 68: #set core_lly [get_db current_design .core_bbox.ll.y]
@file 69: #set core_ury [expr [get_db current_design .core_bbox.ur.y] - 1.08]
@file 70: #set botrow [get_db rows -if {.rect.ll.y == $core_lly}]
@file 71: #set toprow [get_db rows -if {.rect.ur.y > $core_ury}]
@file 72: #create_place_blockage -area [get_db $botrow .rect] -name ROW_BLOCK_BOT
@file 73: #create_place_blockage -area [get_db $toprow .rect] -name ROW_BLOCK_TOP
@file 74:
@file 75: # Get all rows
@file 76: set all_rows [get_db rows]
@file 77:
@file 78: # Initialize trackers for lowest and highest Y-values
@file 79: set lowest_y +Inf
@file 80: set highest_y -Inf
@file 81: set botrow ""
@file 82: set toprow ""
@file 83:
@file 84: # Loop through all rows and find the lowest and highest Y
@file 85: foreach row $all_rows {
	    set lly [get_db $row .rect.ll.y]
	    set ury [get_db $row .rect.ur.y]

	    if {$lly < $lowest_y} {
		set lowest_y $lly
		set botrow $row
	    }
	    if {$ury > $highest_y} {
		set highest_y $ury
		set toprow $row
	    }
	}
@file 98:
@file 99: # Create blockages using their bounding boxes
@file 100: create_place_blockage -area [get_db $botrow .rect] -name ROW_BLOCK_BOT
@file 101: create_place_blockage -area [get_db $toprow .rect] -name ROW_BLOCK_TOP
@file 102:
@file 103: # 11. Add well-tap cells
@file 104: set_db add_well_taps_cell TAPCELL_ASAP7_75t_L
@file 105: add_well_taps -cell_interval 50 -in_row_offset 10.564
**Info: (IMPSP-307): Design contains fractional 20 cells.
Estimated cell power/ground rail width = 0.033 um
**WARN: (IMPSP-5134):	Setting cellInterval to 49.950 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'asap7sc7p5t' width of 0.054 microns
Type 'man IMPSP-5134' for more detail.
**WARN: (IMPSP-5134):	Setting inRowOffset to 10.530 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'asap7sc7p5t' width of 0.054 microns
Type 'man IMPSP-5134' for more detail.
For 4414 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 4414 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP_AO).
@file 106:
@file 107: # 12. Create power straps
#@ Begin verbose source power_straps.tcl (pre)
@file 1: # Power strap definition for layer M1 (rails):
@file 2:
@file 3: reset_db -category add_stripes
@file 4: set_db add_stripes_stacked_via_bottom_layer M1
@file 5: set_db add_stripes_stacked_via_top_layer M1
@file 6: set_db add_stripes_spacing_from_block 0.000
Offset for stripe breaking is set to 0.
@file 7: add_stripes -pin_layer M1 -layer M1 -over_pins 1 -master "{TAPCELL*}" -block_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M1 -pad_core_ring_bottom_layer_limit M1 -pad_core_ring_top_layer_limit M1 -direction horizontal -width pin_width -nets { VSS VDD }
#% Begin add_stripes (date=05/07 15:22:28, mem=1270.7M)
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 

Initialize fgc environment(mem: 1306.0M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1306.0M)
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_1' was increased to (10.530000 0.261000) (10.638000 0.549000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2' was increased to (60.480000 0.261000) (60.588001 0.549000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_3' was increased to (110.430000 0.261000) (110.538002 0.549000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4' was increased to (160.380005 0.261000) (160.488007 0.549000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_5' was increased to (210.330002 0.261000) (210.438004 0.549000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6' was increased to (236.735992 0.261000) (236.843994 0.549000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7' was increased to (10.530000 0.531000) (10.638000 0.819000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_8' was increased to (60.480000 0.531000) (60.588001 0.819000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_9' was increased to (110.430000 0.531000) (110.538002 0.819000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_10' was increased to (160.380005 0.531000) (160.488007 0.819000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_11' was increased to (210.330002 0.531000) (210.438004 0.819000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_12' was increased to (236.735992 0.531000) (236.843994 0.819000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_13' was increased to (10.530000 0.801000) (10.638000 1.089000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_14' was increased to (60.480000 0.801000) (60.588001 1.089000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_15' was increased to (110.430000 0.801000) (110.538002 1.089000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_16' was increased to (160.380005 0.801000) (160.488007 1.089000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_17' was increased to (210.330002 0.801000) (210.438004 1.089000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_18' was increased to (236.735992 0.801000) (236.843994 1.089000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_19' was increased to (10.530000 1.071000) (10.638000 1.359000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_20' was increased to (60.480000 1.071000) (60.588001 1.359000) because pins or obstructions were outside the original block boundary.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1306.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1306.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1306.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
add_stripes created 3284 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |      3284      |       NA       |
+--------+----------------+----------------+
set_db add_stripes_use_exact_spacing is reset to default value: false.
set_db generate_special_via_disable_via_merge is reset to default value: false.
set_db generate_special_via_keep_existing_via is reset to default value: 0.
set_db generate_special_via_opt_cross_via is reset to default value: false.
#% End add_stripes (date=05/07 15:22:28, total cpu=0:00:00.5, real=0:00:00.0, peak res=1294.3M, current mem=1282.9M)
@file 8:
@file 9: # Power strap definition for layer M3:
@file 10:
@file 11: #reset_db -category add_stripes
@file 12: #set_db add_stripes_stacked_via_top_layer M3
@file 13: #set_db add_stripes_stacked_via_bottom_layer M1
@file 14: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
@file 15: #set_db add_stripes_spacing_from_block 0.000
@file 16: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M3 -block_ring_top_layer_limit M1 -direction vertical -layer M3 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M1 -set_to_set_distance 10.080 -spacing 4.104 -switch_layer_over_obs 0 -width 0.936 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 1.548]
@file 17:
@file 18: # Power strap definition for layer M4:
@file 19:
@file 20: #reset_db -category add_stripes
@file 21: #set_db add_stripes_stacked_via_top_layer M4
@file 22: #set_db add_stripes_stacked_via_bottom_layer M3
@file 23: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
@file 24: #set_db add_stripes_spacing_from_block 0.000
@file 25: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M4 -block_ring_top_layer_limit M3 -direction horizontal -layer M4 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M3 -set_to_set_distance 10.752 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.304]
@file 26:
@file 27: # Power strap definition for layer M5:
@file 28:
@file 29: #reset_db -category add_stripes
@file 30: #set_db add_stripes_stacked_via_top_layer M5
@file 31: #set_db add_stripes_stacked_via_bottom_layer M4
@file 32: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
@file 33: #set_db add_stripes_spacing_from_block 0.000
@file 34: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M5 -block_ring_top_layer_limit M4 -direction vertical -layer M5 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M4 -set_to_set_distance 10.752 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.304]
@file 35:
@file 36: # Power strap definition for layer M6:
@file 37:
@file 38: reset_db -category add_stripes
@file 39: set_db add_stripes_stacked_via_top_layer M6
@file 40: set_db add_stripes_stacked_via_bottom_layer M5
@file 41: set_db add_stripes_trim_antenna_back_to_shape {stripe}
The power planner will set stripe antenna targets to stripe.
@file 42: set_db add_stripes_spacing_from_block 0.000
Offset for stripe breaking is set to 0.
@file 43: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M6 -block_ring_top_layer_limit M5 -direction horizontal -layer M6 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M5 -set_to_set_distance 14.336 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.976]
#% Begin add_stripes (date=05/07 15:22:28, mem=1282.9M)
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 

**WARN: (IMPPP-2030):	Layer M6 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1307.2M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Starting stripe generation ...
**WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
Non-Default Mode Option Settings :
  -trim_antenna_back_to_shape   stripe
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
*** Stripes and vias are being generated (current mem: 1307.199)***
  Generate VSS stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1307.199M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1307.199M)
  Generate VDD stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1307.199M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1307.199M)
Stripe generation is complete.
add_stripes created 26 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M6   |       26       |       NA       |
+--------+----------------+----------------+
set_db add_stripes_use_exact_spacing is reset to default value: false.
set_db generate_special_via_disable_via_merge is reset to default value: false.
set_db generate_special_via_keep_existing_via is reset to default value: 0.
set_db generate_special_via_opt_cross_via is reset to default value: false.
#% End add_stripes (date=05/07 15:22:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1283.1M, current mem=1283.1M)
@file 44:
@file 45: # Power strap definition for layer M7:
@file 46:
@file 47: reset_db -category add_stripes
@file 48: set_db add_stripes_stacked_via_top_layer M7
@file 49: set_db add_stripes_stacked_via_bottom_layer M6
@file 50: set_db add_stripes_trim_antenna_back_to_shape {stripe}
The power planner will set stripe antenna targets to stripe.
@file 51: set_db add_stripes_spacing_from_block 0.000
Offset for stripe breaking is set to 0.
@file 52: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M7 -block_ring_top_layer_limit M6 -direction vertical -layer M7 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M6 -set_to_set_distance 14.336 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.976]
#% Begin add_stripes (date=05/07 15:22:28, mem=1283.1M)
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 

**WARN: (IMPPP-2030):	Layer M7 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1307.2M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Starting stripe generation ...
**WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
Non-Default Mode Option Settings :
  -trim_antenna_back_to_shape   stripe
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
*** Stripes and vias are being generated (current mem: 1307.199)***
  Generate VSS stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1307.199M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1307.199M)
  Generate VDD stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1307.199M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1307.199M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1307.199M)
Stripe generation is complete.
add_stripes created 34 wires.
ViaGen created 442 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V6   |       442      |        0       |
|   M7   |       34       |       NA       |
+--------+----------------+----------------+
set_db add_stripes_use_exact_spacing is reset to default value: false.
set_db generate_special_via_disable_via_merge is reset to default value: false.
set_db generate_special_via_keep_existing_via is reset to default value: 0.
set_db generate_special_via_opt_cross_via is reset to default value: false.
#% End add_stripes (date=05/07 15:22:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1284.3M, current mem=1284.3M)
@file 53:
@file 54: # Power strap definition for layer M8:
@file 55:
@file 56: #reset_db -category add_stripes
@file 57: #set_db add_stripes_stacked_via_top_layer M8
@file 58: #set_db add_stripes_stacked_via_bottom_layer M7
@file 59: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
@file 60: #set_db add_stripes_spacing_from_block 0.000
@file 61: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M8 -block_ring_top_layer_limit M7 -direction horizontal -layer M8 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M7 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 3.760]
@file 62:
@file 63: # Power strap definition for layer M9:
@file 64:
@file 65: #reset_db -category add_stripes
@file 66: #set_db add_stripes_stacked_via_top_layer M9
@file 67: #set_db add_stripes_stacked_via_bottom_layer M8
@file 68: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
@file 69: #set_db add_stripes_spacing_from_block 0.000
@file 70: #add_stripes -create_pins 1 -block_ring_bottom_layer_limit M9 -block_ring_top_layer_limit M8 -direction vertical -layer M9 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M8 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 3.760]
#@ End verbose source power_straps.tcl
@file 109:
@file 110: # 13. Set I/O pin locations
@file 111: set_db assign_pins_edit_in_batch true
@file 112: #Innovus automatically places the pin in given range
@file 113: edit_pin -fixed_pin -pin * -hinst MSDAP -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 236.864 0 } -end { 0 0 }   
**WARN: (IMPTR-2104):	Layer M10: Pitch=80 is less than min width=40 + min spacing=2000.
**ERROR: (IMPTR-2101):	Layer M10: Pitch=720x9 is still less than min width=2000 + min spacing=40.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 2252 out of 2252 tracks are narrower than 2.040um (space 2.000 + width 0.040).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Successfully spread [41] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1328.2M).
@file 114: set_db assign_pins_edit_in_batch false
@file 115:
@file 116: # 14. Place cells
@file 117: place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set options
====================================================================================================================================================================================
= Category: opt
====================================================================================================================================================================================
Attribute Name                                        Current Value                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====================================================================================================================================================================================
= Category: place
====================================================================================================================================================================================
Attribute Name                                        Current Value                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#optDebug: fT-E <X 2 3 1 0>
**Info: (IMPSP-307): Design contains fractional 20 cells.
-place_design_floorplan_mode false         # bool, default=false
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1366.22 CPU=0:00:00.2 REAL=0:00:00.0) 

*summary: 34 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.7) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 4414 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
No user-set net weight.
Net fanout histogram:
2		: 1230 (53.8%) nets
3		: 533 (23.3%) nets
4     -	14	: 493 (21.5%) nets
15    -	39	: 21 (0.9%) nets
40    -	79	: 10 (0.4%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=6545 (4414 fixed + 2131 movable) #buf cell=0 #inv cell=247 #block=14 (0 floating + 14 preplaced)
#ioInst=0 #net=2288 #term=8059 #term/net=3.52, #fixedIo=0, #floatIo=0, #fixedPin=41, #floatPin=0
stdCell: 6545 single + 0 double + 0 multi
Total standard cell length = 1.4764 (mm), area = 0.0004 (mm^2)
**Info: (IMPSP-307): Design contains fractional 20 cells.
Average module density = 0.012.
Density for the design = 0.012.
       = stdcell_area 18512 sites (270 um^2) / alloc_area 1488548 sites (21703 um^2).
Pin Density = 0.002755.
            = total # of pins 8059 / total area 2925462.

=== lastAutoLevel = 11 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 3.412e+04 (2.01e+04 1.40e+04)
              Est.  stn bbox = 3.810e+04 (2.23e+04 1.58e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1651.7M
Iteration  2: Total net bbox = 3.412e+04 (2.01e+04 1.40e+04)
              Est.  stn bbox = 3.810e+04 (2.23e+04 1.58e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1651.7M
*** Finished SKP initialization (cpu=0:00:13.2, real=0:00:13.0)***
Iteration  3: Total net bbox = 2.782e+04 (1.58e+04 1.20e+04)
              Est.  stn bbox = 3.339e+04 (1.90e+04 1.43e+04)
              cpu = 0:00:13.4 real = 0:00:13.0 mem = 1938.0M
Iteration  4: Total net bbox = 2.669e+04 (1.51e+04 1.16e+04)
              Est.  stn bbox = 3.218e+04 (1.82e+04 1.39e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1942.8M
Iteration  5: Total net bbox = 2.669e+04 (1.51e+04 1.16e+04)
              Est.  stn bbox = 3.218e+04 (1.82e+04 1.39e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1942.8M
Iteration  6: Total net bbox = 2.431e+04 (1.37e+04 1.06e+04)
              Est.  stn bbox = 2.945e+04 (1.67e+04 1.27e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1907.8M

Iteration  7: Total net bbox = 2.451e+04 (1.39e+04 1.06e+04)
              Est.  stn bbox = 2.966e+04 (1.69e+04 1.27e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1843.8M
Iteration  8: Total net bbox = 2.451e+04 (1.39e+04 1.06e+04)
              Est.  stn bbox = 2.966e+04 (1.69e+04 1.27e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1843.8M
Iteration  9: Total net bbox = 2.333e+04 (1.34e+04 9.89e+03)
              Est.  stn bbox = 2.822e+04 (1.64e+04 1.19e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1870.8M
Iteration 10: Total net bbox = 2.333e+04 (1.34e+04 9.89e+03)
              Est.  stn bbox = 2.822e+04 (1.64e+04 1.19e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1870.8M
Iteration 11: Total net bbox = 2.301e+04 (1.32e+04 9.76e+03)
              Est.  stn bbox = 2.787e+04 (1.61e+04 1.17e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1887.8M
Iteration 12: Total net bbox = 2.301e+04 (1.32e+04 9.76e+03)
              Est.  stn bbox = 2.787e+04 (1.61e+04 1.17e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1887.8M
Iteration 13: Total net bbox = 2.319e+04 (1.34e+04 9.82e+03)
              Est.  stn bbox = 2.805e+04 (1.63e+04 1.18e+04)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 1791.8M
Iteration 14: Total net bbox = 2.319e+04 (1.34e+04 9.82e+03)
              Est.  stn bbox = 2.805e+04 (1.63e+04 1.18e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1791.8M
Iteration 15: Total net bbox = 2.356e+04 (1.36e+04 1.00e+04)
              Est.  stn bbox = 2.843e+04 (1.65e+04 1.20e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1777.4M
Iteration 16: Total net bbox = 2.356e+04 (1.36e+04 1.00e+04)
              Est.  stn bbox = 2.843e+04 (1.65e+04 1.20e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1777.4M
Iteration 17: Total net bbox = 2.373e+04 (1.36e+04 1.01e+04)
              Est.  stn bbox = 2.861e+04 (1.66e+04 1.21e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 1793.4M
Iteration 18: Total net bbox = 2.373e+04 (1.36e+04 1.01e+04)
              Est.  stn bbox = 2.861e+04 (1.66e+04 1.21e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1793.4M
Iteration 19: Total net bbox = 2.407e+04 (1.38e+04 1.02e+04)
              Est.  stn bbox = 2.897e+04 (1.68e+04 1.22e+04)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 1791.4M
Iteration 20: Total net bbox = 2.407e+04 (1.38e+04 1.02e+04)
              Est.  stn bbox = 2.897e+04 (1.68e+04 1.22e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1791.4M
Finished Global Placement (cpu=0:00:26.5, real=0:00:28.0, mem=1791.4M)
0 delay mode for cte disabled.
Info: 2 clock gating cells identified, 0 (on average) moved 0/11
net ignore based on current view = 0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:01:03 mem=1791.4M) ***
Total net bbox length = 2.407e+04 (1.385e+04 1.022e+04) (ext = 1.955e+03)
Move report: Detail placement moves 2131 insts, mean move: 0.20 um, max move: 2.35 um
	Max move on inst (shiftL/tempreg_reg[16]): (36.87, 46.24) --> (38.34, 45.36)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1791.4MB
Summary Report:
Instances move: 2131 (out of 2131 movable)
Instances flipped: 0
Mean displacement: 0.20 um
Max displacement: 2.35 um (Instance: shiftL/tempreg_reg[16]) (36.873, 46.241) -> (38.34, 45.36)
	Length: 20 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFLQNx1_ASAP7_75t_SL
Total net bbox length = 2.375e+04 (1.352e+04 1.023e+04) (ext = 1.953e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1791.4MB
*** Finished place_detail (0:01:03 mem=1791.4M) ***
*** Finished Initial Placement (cpu=0:00:27.6, real=0:00:29.0, mem=1779.7M) ***
**Info: (IMPSP-307): Design contains fractional 20 cells.
powerDomain AO: bins with density > 0.750 = 43.52 % ( 2566 / 5896 )
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      final
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      global_place
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  PVT_0P63V_100C.setup_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1779.67 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.67 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2288 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2288 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.619189e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         4( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.37 seconds, mem = 1779.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7524
[NR-eGR]     M2  (2H) length: 6.087332e+03um, number of vias: 11697
[NR-eGR]     M3  (3V) length: 8.423654e+03um, number of vias: 899
[NR-eGR]     M4  (4H) length: 4.529420e+03um, number of vias: 552
[NR-eGR]     M5  (5V) length: 2.519583e+03um, number of vias: 314
[NR-eGR]     M6  (6H) length: 4.690456e+03um, number of vias: 32
[NR-eGR]     M7  (7V) length: 1.688210e+02um, number of vias: 0
[NR-eGR] Total length: 2.641927e+04um, number of vias: 21018
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.039917e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 1660.7M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
Clear WL bound data that no need be kept to net call of ip

*** Finished incrementalPlace (cpu=0:00:00.5, real=0:00:00.0)***
***** Total cpu  0:0:29
***** Total real time  0:0:30
**place_design ... cpu = 0: 0:29, real = 0: 0:30, mem = 1660.7M **
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      final

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       place_design
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1532.6M, totSessionCpu=0:01:05 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[GPS-MSV] CPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'AO' (tag=1) Default
GigaOpt running with 1 threads.
**Info: (IMPSP-307): Design contains fractional 20 cells.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell DECAPx10_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_SRAM, site asap7sc7p5t.
	...
	Reporting only the 20 first cells found...
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1550.9M, totSessionCpu=0:01:07 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1680.68 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1680.68 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1680.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2288 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2288 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.637252e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7524
[NR-eGR]     M2  (2H) length: 6.189152e+03um, number of vias: 11694
[NR-eGR]     M3  (3V) length: 8.467433e+03um, number of vias: 916
[NR-eGR]     M4  (4H) length: 4.630704e+03um, number of vias: 560
[NR-eGR]     M5  (5V) length: 2.407792e+03um, number of vias: 316
[NR-eGR]     M6  (6H) length: 4.734824e+03um, number of vias: 30
[NR-eGR]     M7  (7V) length: 1.687570e+02um, number of vias: 0
[NR-eGR] Total length: 2.659866e+04um, number of vias: 21040
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.056327e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.57 sec, Curr Mem: 1689.56 MB )
Extraction called for design 'MSDAP' of instances=6559 and nets=2822 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1681.559M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1710.84)
Total number of fetched objects 2367
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1819.57 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1819.57 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:10 mem=1811.6M)
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 15.573  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   490   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.048   |     18 (18)      |
|   max_tran     |     84 (526)     |   -2.584   |     89 (544)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.212%
------------------------------------------------------------
**opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 1467.8M, totSessionCpu=0:01:10 **
** INFO : this run is activating medium effort placeOptDesign flow
**Info: (IMPSP-307): Design contains fractional 20 cells.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting optimizing excluded clock nets MEM= 1766.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1766.6M) ***
The useful skew maximum allowed delay is: 0.3
Info: 4 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:10.4/0:01:28.3 (0.8), mem = 1766.6M
**Info: (IMPSP-307): Design contains fractional 20 cells.

Footprint cell information for calculating maxBufDist
*info: There are 19 candidate Buffer cells
*info: There are 20 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:01:12.6/0:01:30.6 (0.8), mem = 1883.9M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 4 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:12.8/0:01:30.8 (0.8), mem = 1827.9M
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:01:15.7/0:01:33.7 (0.8), mem = 1827.9M
GigaOpt HFN: restore maxLocalDensity to 0.92
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 4 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:15.7/0:01:33.7 (0.8), mem = 1827.9M
**Info: (IMPSP-307): Design contains fractional 20 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   117|   771|    -2.65|    19|    19|    -0.06|     0|     0|     0|     0|    15.57|     0.00|       0|       0|       0|   1.21|          |         |
|    16|    25|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|    15.58|     0.00|      95|       0|      21|   1.25| 0:00:01.0|  1900.8M|
|     8|    12|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    15.58|     0.00|       0|       0|       8|   1.25| 0:00:00.0|  1900.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 72 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1900.8M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:01:18.4/0:01:36.4 (0.8), mem = 1881.7M
GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=$0.92
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:14, real = 0:00:14, mem = 1647.0M, totSessionCpu=0:01:18 **

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 4 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:18.6/0:01:36.5 (0.8), mem = 1837.7M
**Info: (IMPSP-307): Design contains fractional 20 cells.
*info: 4 clock nets excluded
*info: 2 special nets excluded.
*info: 494 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+-------------------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                  End Point                  |
+--------+--------+----------+------------+--------+-------------------------+---------+---------------------------------------------+
|   0.000|   0.000|     1.25%|   0:00:00.0| 1872.8M|PVT_0P63V_100C.setup_view|       NA| NA                                          |
+--------+--------+----------+------------+--------+-------------------------+---------+---------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1872.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1872.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 72 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:01:24.6/0:01:42.6 (0.8), mem = 1837.7M
Global Opt: restore maxLocalDensity to 0.92
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 4 clock nets excluded from IPO operation.
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  PVT_0P63V_100C.setup_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1833.71 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.71 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2383  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2383 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 72 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.087150e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 2311 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.640141e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)         1( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         5( 0.00%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               10( 0.00%)         2( 0.00%)         2( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.44 seconds, mem = 1870.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Iteration  9: Total net bbox = 2.460e+04 (1.45e+04 1.01e+04)
              Est.  stn bbox = 2.827e+04 (1.70e+04 1.13e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1915.9M
Iteration 10: Total net bbox = 2.462e+04 (1.45e+04 1.01e+04)
              Est.  stn bbox = 2.829e+04 (1.70e+04 1.13e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1915.9M
Iteration 11: Total net bbox = 2.469e+04 (1.46e+04 1.01e+04)
              Est.  stn bbox = 2.836e+04 (1.70e+04 1.14e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1897.9M
Iteration 12: Total net bbox = 2.498e+04 (1.47e+04 1.02e+04)
              Est.  stn bbox = 2.867e+04 (1.72e+04 1.15e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1897.9M
Iteration 13: Total net bbox = 2.510e+04 (1.48e+04 1.03e+04)
              Est.  stn bbox = 2.879e+04 (1.73e+04 1.15e+04)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 1909.9M
Move report: Timing Driven Placement moves 2226 insts, mean move: 0.56 um, max move: 5.81 um
	Max move on inst (Data_mem_R/FE_OFC22_dataR_8): (138.94, 6.48) --> (136.09, 9.45)

Finished Incremental Placement (cpu=0:00:11.5, real=0:00:12.0, mem=1898.2M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:01:37 mem=1909.9M) ***
Total net bbox length = 2.528e+04 (1.501e+04 1.027e+04) (ext = 1.938e+03)
Move report: Detail placement moves 2226 insts, mean move: 0.16 um, max move: 0.73 um
	Max move on inst (PISOL/g3622__6260): (44.19, 48.02) --> (43.69, 47.79)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1909.9MB
Summary Report:
Instances move: 2226 (out of 2226 movable)
Instances flipped: 0
Mean displacement: 0.16 um
Max displacement: 0.73 um (Instance: PISOL/g3622__6260) (44.188, 48.023) -> (43.686, 47.79)
	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AND2x2_ASAP7_75t_SL
Total net bbox length = 2.496e+04 (1.467e+04 1.029e+04) (ext = 1.933e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1909.9MB
*** Finished place_detail (0:01:37 mem=1909.9M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1909.92 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2383  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2383 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 72 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.089580e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 2311 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.622456e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.40 seconds, mem = 1909.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7714
[NR-eGR]     M2  (2H) length: 6.060456e+03um, number of vias: 11658
[NR-eGR]     M3  (3V) length: 6.842184e+03um, number of vias: 1117
[NR-eGR]     M4  (4H) length: 5.013802e+03um, number of vias: 910
[NR-eGR]     M5  (5V) length: 4.016213e+03um, number of vias: 407
[NR-eGR]     M6  (6H) length: 4.373562e+03um, number of vias: 41
[NR-eGR]     M7  (7V) length: 1.376800e+02um, number of vias: 0
[NR-eGR] Total length: 2.644390e+04um, number of vias: 21847
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.049600e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 1802.9M
0 delay mode for cte disabled.
Clear WL bound data that no need be kept to net call of ip

*** Finished incrementalPlace (cpu=0:00:12.9, real=0:00:14.0)***
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1791.2M)
Extraction called for design 'MSDAP' of instances=6654 and nets=2917 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1791.191M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:00:33, real = 0:00:34, mem = 1591.8M, totSessionCpu=0:01:38 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1798.75)
Total number of fetched objects 2462
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1870.86 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1870.86 CPU=0:00:00.6 REAL=0:00:01.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 4 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:40.2/0:01:58.5 (0.8), mem = 1917.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 1.25
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     1.25%|        -|   0.000|   0.000|   0:00:00.0| 1917.7M|
|     1.25%|       71|   0.000|   0.000|   0:00:00.0| 1917.7M|
|     1.25%|        1|   0.000|   0.000|   0:00:00.0| 1917.7M|
|     1.25%|       34|   0.000|   0.000|   0:00:00.0| 1917.7M|
|     1.25%|       10|   0.000|   0.000|   0:00:00.0| 1917.7M|
|     1.25%|        7|   0.000|   0.000|   0:00:00.0| 1917.7M|
|     1.25%|        7|   0.000|   0.000|   0:00:00.0| 1917.7M|
|     1.25%|        7|   0.000|   0.000|   0:00:00.0| 1917.7M|
|     1.25%|        0|   0.000|   0.000|   0:00:00.0| 1917.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 1.25
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
*** Starting place_detail (0:01:42 mem=1917.7M) ***
Total net bbox length = 2.496e+04 (1.467e+04 1.029e+04) (ext = 1.933e+03)
Move report: Detail placement moves 12 insts, mean move: 0.08 um, max move: 0.32 um
	Max move on inst (alu_ctrl/g9288__6161): (56.86, 67.23) --> (56.92, 66.96)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1917.7MB
Summary Report:
Instances move: 12 (out of 2225 movable)
Instances flipped: 0
Mean displacement: 0.08 um
Max displacement: 0.32 um (Instance: alu_ctrl/g9288__6161) (56.862, 67.23) -> (56.916, 66.96)
	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND2xp5_ASAP7_75t_SL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.496e+04 (1.467e+04 1.029e+04) (ext = 1.933e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1917.7MB
*** Finished place_detail (0:01:42 mem=1917.7M) ***
*** maximum move = 0.32 um ***
*** Finished re-routing un-routed nets (1917.7M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1917.7M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.8/0:00:01.7 (1.0), totSession cpu/real = 0:01:42.0/0:02:00.2 (0.8), mem = 1917.7M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1841.58M, totSessionCpu=0:01:42).

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MSDAP' of instances=6653 and nets=2916 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1800.168M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1817.72 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1817.72 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2382  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2382 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2382 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.622213e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.45 sec, Curr Mem: 1855.64 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1853.64)
Total number of fetched objects 2461
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1897.14 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1897.14 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:43 mem=1897.1M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:39, real = 0:00:39, mem = 1749.3M, totSessionCpu=0:01:43 **
2025/05/07 15:23:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:23:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.575  | 15.575  | 32.927  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.246%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:39, real = 0:00:40, mem = 1744.2M, totSessionCpu=0:01:44 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns         15.575 ns  final

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_prects
Removing temporary dont_use automatically set for cells with technology sites with no row.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:01:09, real = 0:01:13, mem = 1771.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 6 warning(s), 0 error(s)

@file 118:
@file 119: # 15. Synthesize clock tree
@file 120: create_clock_tree_spec
Creating clock tree spec for modes (timing configs): my_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for Sclk...
  clock_tree Sclk contains 354 sinks and 0 clock gates.
  Extraction for Sclk complete.
Extracting original clock gating for Sclk done.
Extracting original clock gating for Dclk...
  clock_tree Dclk contains 38 sinks and 0 clock gates.
  Extraction for Dclk complete.
Extracting original clock gating for Dclk done.
The skew group Dclk/my_constraint_mode was created. It contains 38 sinks and 1 sources.
The skew group Sclk/my_constraint_mode was created. It contains 354 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
@file 121: ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts
#% Begin ccopt_design (date=05/07 15:23:41, mem=1609.3M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=1729.0M, init mem=1740.8M)
*info: Placed = 6653           (Fixed = 4428)
*info: Unplaced = 0           
Placement Density:1.25%(277/22263)
Placement Density (including fixed std cells):1.81%(406/22392)
PowerDomain Density <AO>:1.24%(276/22263)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1729.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - CheckPlace
Validating CTS configuration...
CCOpt power management detected and enabled.
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 20 cells.
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 10 cells
Original list had 10 cells:
BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
New trimmed list has 9 cells:
BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 8 of 21 cells
Original list had 21 cells:
CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
New trimmed list has 13 cells:
CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
Clock tree balancer configuration for clock_trees Dclk Sclk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain AO:
  Buffers:     {BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
  Inverters:   {CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
  Clock gates: ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4_ASAP7_75t_SL ICGx4_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx3_ASAP7_75t_SL ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx5_ASAP7_75t_SRAM ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx4_ASAP7_75t_SRAM ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
  Unblocked area available for placement of any clock cells in power_domain AO: 22045.514um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
  Slew time target (leaf):    59.7ps
  Slew time target (trunk):   59.7ps
  Slew time target (top):     59.7ps (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 21.4ps
  Buffer max distance: 124.870um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFx3_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=195.844um, saturatedSlew=56.8ps, speed=2705.028um per ns, cellArea=0.447um^2 per 1000um}
  Inverter  : {lib_cell:INVx2_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=128.422um, saturatedSlew=55.4ps, speed=2983.089um per ns, cellArea=0.454um^2 per 1000um}
  Clock gate: {lib_cell:ICGx2_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=109.238um, saturatedSlew=58.4ps, speed=2758.535um per ns, cellArea=2.536um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group Dclk/my_constraint_mode:
  Sources:                     pin Dclk
  Total number of sinks:       38
  Delay constrained sinks:     38
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner PVT_0P63V_100C.setup_delay:setup.late:
  Skew target:                 21.4ps
Clock tree balancer configuration for skew_group Sclk/my_constraint_mode:
  Sources:                     pin Sclk
  Total number of sinks:       354
  Delay constrained sinks:     354
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner PVT_0P63V_100C.setup_delay:setup.late:
  Skew target:                 21.4ps
Primary reporting skew groups are:
skew_group Sclk/my_constraint_mode with 354 clock sinks

Via Selection for Estimated Routes (rule default):

--------------------------------------------------------------
Layer     Via Cell    Res.      Cap.     RC       Top of Stack
Range                 (Ohm)     (fF)     (fs)     Only
--------------------------------------------------------------
M1-M2     VIA12       10.000    0.000    0.003    false
M2-M3     VIA23       10.000    0.000    0.004    false
M3-M4     VIA34       10.000    0.001    0.007    false
M4-M5     VIA45       10.000    0.001    0.011    false
M5-M6     VIA56       10.000    0.001    0.010    false
M6-M7     VIA67       10.000    0.001    0.009    false
M7-M8     VIA78       10.000    0.002    0.017    false
M8-M9     VIA89       10.000    0.003    0.025    false
M9-Pad    VIA9Pad     10.000    0.003    0.031    false
--------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Validating CTS configuration
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:02.6 real=0:00:02.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:02.7 real=0:00:02.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Found 0 pin insertion delay advances (0 of 392 clock tree sinks)
Found 0 pin insertion delay delays (0 of 392 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1844.90 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1844.90 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2382  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2382 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2382 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.622213e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7712
[NR-eGR]     M2  (2H) length: 6.691188e+03um, number of vias: 11826
[NR-eGR]     M3  (3V) length: 8.816602e+03um, number of vias: 1081
[NR-eGR]     M4  (4H) length: 4.553876e+03um, number of vias: 613
[NR-eGR]     M5  (5V) length: 2.162910e+03um, number of vias: 338
[NR-eGR]     M6  (6H) length: 4.199000e+03um, number of vias: 26
[NR-eGR]     M7  (7V) length: 1.521600e+01um, number of vias: 0
[NR-eGR] Total length: 2.643879e+04um, number of vias: 21596
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.050528e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.51 sec, Curr Mem: 1731.90 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.5 real=0:00:00.5)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - optDesignGlobalRouteStep
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 20 cells.
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 10 cells
Original list had 10 cells:
BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
New trimmed list has 9 cells:
BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 8 of 21 cells
Original list had 21 cells:
CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
New trimmed list has 13 cells:
CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
Clock tree balancer configuration for clock_trees Dclk Sclk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain AO:
  Buffers:     {BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
  Inverters:   {CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
  Clock gates: ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4_ASAP7_75t_SL ICGx4_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx3_ASAP7_75t_SL ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx5_ASAP7_75t_SRAM ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx4_ASAP7_75t_SRAM ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
  Unblocked area available for placement of any clock cells in power_domain AO: 22045.514um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
  Slew time target (leaf):    59.7ps
  Slew time target (trunk):   59.7ps
  Slew time target (top):     59.7ps (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 21.4ps
  Buffer max distance: 124.870um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFx3_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=195.844um, saturatedSlew=56.8ps, speed=2705.028um per ns, cellArea=0.447um^2 per 1000um}
  Inverter  : {lib_cell:INVx2_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=128.422um, saturatedSlew=55.4ps, speed=2983.089um per ns, cellArea=0.454um^2 per 1000um}
  Clock gate: {lib_cell:ICGx2_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=109.238um, saturatedSlew=58.4ps, speed=2758.535um per ns, cellArea=2.536um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group Dclk/my_constraint_mode:
  Sources:                     pin Dclk
  Total number of sinks:       38
  Delay constrained sinks:     38
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner PVT_0P63V_100C.setup_delay:setup.late:
  Skew target:                 21.4ps
Clock tree balancer configuration for skew_group Sclk/my_constraint_mode:
  Sources:                     pin Sclk
  Total number of sinks:       354
  Delay constrained sinks:     354
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner PVT_0P63V_100C.setup_delay:setup.late:
  Skew target:                 21.4ps
Primary reporting skew groups are:
skew_group Sclk/my_constraint_mode with 354 clock sinks

Via Selection for Estimated Routes (rule default):

--------------------------------------------------------------
Layer     Via Cell    Res.      Cap.     RC       Top of Stack
Range                 (Ohm)     (fF)     (fs)     Only
--------------------------------------------------------------
M1-M2     VIA12       10.000    0.000    0.003    false
M2-M3     VIA23       10.000    0.000    0.004    false
M3-M4     VIA34       10.000    0.001    0.007    false
M4-M5     VIA45       10.000    0.001    0.011    false
M5-M6     VIA56       10.000    0.001    0.010    false
M6-M7     VIA67       10.000    0.001    0.009    false
M7-M8     VIA78       10.000    0.002    0.017    false
M8-M9     VIA89       10.000    0.003    0.025    false
M9-Pad    VIA9Pad     10.000    0.003    0.031    false
--------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.2 real=0:00:02.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.1 real=0:00:03.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
**Info: (IMPSP-307): Design contains fractional 20 cells.
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=0.044um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.044um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=150.102um, total=150.102um
    Clock DAG library cell distribution before merging {count}:
       Invs: INVx1_ASAP7_75t_SL: 1 
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.554um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=150.102um, total=150.102um
    Clock DAG library cell distribution before clustering {count}:
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Initialize for clustering
    Bottom-up phase...
    Clustering clock_tree Sclk...
      Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
      Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree Sclk done.
    Clustering clock_tree Dclk...
    Clustering clock_tree Dclk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=31, i=1, icg=0, nicg=0, l=0, total=32
      cell areas       : b=13.559um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14.113um^2
      hp wire lengths  : top=0.000um, trunk=488.376um, leaf=939.956um, total=1428.332um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 31 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.7 real=0:00:00.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:01:52 mem=1884.5M) ***
Total net bbox length = 2.599e+04 (1.514e+04 1.084e+04) (ext = 2.017e+03)
Move report: Detail placement moves 79 insts, mean move: 0.31 um, max move: 1.08 um
	Max move on inst (Co_mem_R/CTS_ccl_buf_00103): (192.94, 117.18) --> (192.94, 116.10)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1884.5MB
Summary Report:
Instances move: 79 (out of 2255 movable)
Instances flipped: 0
Mean displacement: 0.31 um
Max displacement: 1.08 um (Instance: Co_mem_R/CTS_ccl_buf_00103) (192.942, 117.18) -> (192.942, 116.1)
	Length: 30 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx24_ASAP7_75t_SL
Total net bbox length = 2.600e+04 (1.515e+04 1.085e+04) (ext = 2.016e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1884.5MB
*** Finished place_detail (0:01:52 mem=1884.5M) ***
    Moved 22, flipped 7 and cell swapped 0 of 424 clock instance(s) during refinement.
    The largest move was 1.08 microns for Co_mem_R/CTS_ccl_buf_00103.
**Info: (IMPSP-307): Design contains fractional 20 cells.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
**Info: (IMPSP-307): Design contains fractional 20 cells.
    Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
    Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.54,0.594)            8
    [0.594,0.648)           0
    [0.648,0.702)           0
    [0.702,0.756)           0
    [0.756,0.81)            0
    [0.81,0.864)            0
    [0.864,0.918)           0
    [0.918,0.972)           0
    [0.972,1.026)           0
    [1.026,1.08)            3
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
        1.08         (39.798,48.870)      (39.798,47.790)      ccl_a clock buffer, uid:A4683 (a lib_cell BUFx24_ASAP7_75t_SL) at (39.798,47.790), in power domain AO
        1.08         (192.942,57.240)     (192.942,56.160)     ccl_a clock buffer, uid:A4681 (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,56.160), in power domain AO
        1.08         (192.942,117.180)    (192.942,116.100)    ccl clock buffer, uid:A46d2 (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,116.100), in power domain AO
        0.54         (192.942,57.240)     (192.942,57.780)     ccl_a clock buffer, uid:A4685 (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,57.780), in power domain AO
        0.54         (192.942,117.180)    (192.942,117.720)    ccl_a clock buffer, uid:A4693 (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,117.720), in power domain AO
        0.54         (192.942,117.180)    (192.942,116.640)    ccl_a clock buffer, uid:A4691 (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,116.640), in power domain AO
        0.54         (39.798,48.870)      (39.798,48.330)      ccl clock buffer, uid:A46d0 (a lib_cell BUFx24_ASAP7_75t_SL) at (39.798,48.330), in power domain AO
        0.54         (192.942,57.240)     (192.942,56.700)     ccl clock buffer, uid:A46d3 (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,56.700), in power domain AO
        0.54         (116.640,69.930)     (116.640,69.390)     ccl clock buffer, uid:A46d9 (a lib_cell BUFx24_ASAP7_75t_SL) at (116.640,69.390), in power domain AO
        0.54         (192.942,69.930)     (192.942,69.390)     ccl clock buffer, uid:A46db (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,69.390), in power domain AO
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.7 real=0:00:00.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=31, i=1, icg=0, nicg=0, l=0, total=32
      cell areas       : b=13.559um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14.113um^2
      cell capacitance : b=72.735fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=83.130fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.518fF, leaf=6.658fF, total=10.176fF
      wire lengths     : top=0.000um, trunk=654.655um, leaf=1114.518um, total=1769.173um
      hp wire lengths  : top=0.000um, trunk=491.616um, leaf=941.036um, total=1432.652um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=59.7ps count=12 avg=29.2ps sd=14.3ps min=11.0ps max=50.2ps {8 <= 35.8ps, 2 <= 47.8ps, 2 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=34.6ps sd=12.3ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 31 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group Sclk/my_constraint_mode: insertion delay [min=90.7, max=153.4, avg=116.6, sd=15.8], skew [62.7 vs 21.4*], 62.1% {97.4, 118.8} (wid=72.7 ws=54.0) (gid=91.1 gs=23.1)
    Skew group summary after 'Clustering':
      skew_group Dclk/my_constraint_mode: insertion delay [min=76.2, max=98.3, avg=88.2, sd=8.5], skew [22.1 vs 21.4*], 89.5% {76.2, 97.6} (wid=39.1 ws=17.4) (gid=59.2 gs=4.7)
      skew_group Sclk/my_constraint_mode: insertion delay [min=90.7, max=153.4, avg=116.6, sd=15.8], skew [62.7 vs 21.4*], 62.1% {97.4, 118.8} (wid=72.7 ws=54.0) (gid=91.1 gs=23.1)
    Legalizer API calls during this step: 788 succeeded with high effort: 788 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.7 real=0:00:01.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        34 (unrouted=34, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 34 nets for routing of which 34 have one or more fixed wires.
(ccopt eGR): Start to route 34 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1872.76 MB )
[NR-eGR] Read 2832 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 2832
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2412  numIgnoredNets=2378
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 34 clock nets ( 34 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 34 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.758780e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.204820e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 6 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.650320e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [2, 7]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.734020e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7772
[NR-eGR]     M2  (2H) length: 6.406798e+03um, number of vias: 11672
[NR-eGR]     M3  (3V) length: 9.222877e+03um, number of vias: 1238
[NR-eGR]     M4  (4H) length: 5.131053e+03um, number of vias: 605
[NR-eGR]     M5  (5V) length: 2.227848e+03um, number of vias: 336
[NR-eGR]     M6  (6H) length: 4.166744e+03um, number of vias: 26
[NR-eGR]     M7  (7V) length: 1.521600e+01um, number of vias: 0
[NR-eGR] Total length: 2.717054e+04um, number of vias: 21649
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.782272e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 442
[NR-eGR]     M2  (2H) length: 1.066480e+02um, number of vias: 507
[NR-eGR]     M3  (3V) length: 7.354470e+02um, number of vias: 242
[NR-eGR]     M4  (4H) length: 8.640970e+02um, number of vias: 20
[NR-eGR]     M5  (5V) length: 7.608000e+01um, number of vias: 0
[NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.782272e+03um, number of vias: 1211
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.782272e+03um, number of vias: 1211
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.28 sec, Curr Mem: 1795.76 MB )
Generated NR early global route guides for clocks to: /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/.rgfcxPJbv
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Early Global Route - eGR->NR step
    Routing using eGR only done.
Net route status summary:
  Clock:        34 (unrouted=0, trialRouted=0, noStatus=0, routed=34, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1795.76 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.76 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 34  Num Prerouted Wires = 1587
[NR-eGR] Read numTotalNets=2412  numIgnoredNets=34
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2378 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2378 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.519073e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         5( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.43 seconds, mem = 1873.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7772
[NR-eGR]     M2  (2H) length: 6.575632e+03um, number of vias: 11541
[NR-eGR]     M3  (3V) length: 8.943362e+03um, number of vias: 1438
[NR-eGR]     M4  (4H) length: 4.944341e+03um, number of vias: 702
[NR-eGR]     M5  (5V) length: 2.478751e+03um, number of vias: 356
[NR-eGR]     M6  (6H) length: 4.194088e+03um, number of vias: 28
[NR-eGR]     M7  (7V) length: 4.820800e+01um, number of vias: 0
[NR-eGR] Total length: 2.718438e+04um, number of vias: 21837
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1828.6M
Clear WL bound data that no need be kept to net call of ip
End of congRepair (cpu=0:00:00.5, real=0:00:01.0)
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
    Congestion Repair done. (took cpu=0:00:00.6 real=0:00:00.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
**Info: (IMPSP-307): Design contains fractional 20 cells.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.2 real=0:00:01.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - Early Global Route
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'MSDAP' of instances=6683 and nets=4535 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1840.363M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - extractRC
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=31, i=1, icg=0, nicg=0, l=0, total=32
    cell areas       : b=13.559um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14.113um^2
    cell capacitance : b=72.735fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=83.130fF
    sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=3.625fF, leaf=6.785fF, total=10.410fF
    wire lengths     : top=0.000um, trunk=654.655um, leaf=1114.518um, total=1769.173um
    hp wire lengths  : top=0.000um, trunk=491.616um, leaf=941.036um, total=1432.652um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=59.7ps count=12 avg=29.3ps sd=14.3ps min=11.1ps max=50.2ps {8 <= 35.8ps, 2 <= 47.8ps, 2 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
    Leaf  : target=59.7ps count=22 avg=34.6ps sd=12.3ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 31 
     Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3, avg=117.0, sd=15.8], skew [62.3 vs 21.4*], 62.4% {97.9, 119.3} (wid=72.7 ws=54.0) (gid=91.7 gs=23.1)
  Skew group summary after clustering cong repair call:
    skew_group Dclk/my_constraint_mode: insertion delay [min=76.3, max=97.9, avg=88.0, sd=8.3], skew [21.6 vs 21.4*], 97.4% {76.5, 97.9} (wid=39.1 ws=17.4) (gid=58.8 gs=4.2)
    skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3, avg=117.0, sd=15.8], skew [62.3 vs 21.4*], 62.4% {97.9, 119.3} (wid=72.7 ws=54.0) (gid=91.7 gs=23.1)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.4 real=0:00:01.5)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:03.3 real=0:00:03.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=31, i=1, icg=0, nicg=0, l=0, total=32
      cell areas       : b=13.559um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14.113um^2
      cell capacitance : b=72.735fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=83.130fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.625fF, leaf=6.785fF, total=10.410fF
      wire lengths     : top=0.000um, trunk=654.655um, leaf=1114.518um, total=1769.173um
      hp wire lengths  : top=0.000um, trunk=491.616um, leaf=941.036um, total=1432.652um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=59.7ps count=12 avg=29.3ps sd=14.3ps min=11.1ps max=50.2ps {8 <= 35.8ps, 2 <= 47.8ps, 2 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=34.6ps sd=12.3ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 31 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group Dclk/my_constraint_mode: insertion delay [min=76.3, max=97.9]
      skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=31, i=1, icg=0, nicg=0, l=0, total=32
      cell areas       : b=13.559um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14.113um^2
      cell capacitance : b=72.735fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=83.130fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.625fF, leaf=6.785fF, total=10.410fF
      wire lengths     : top=0.000um, trunk=654.655um, leaf=1114.518um, total=1769.173um
      hp wire lengths  : top=0.000um, trunk=491.616um, leaf=941.036um, total=1432.652um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=59.7ps count=12 avg=29.3ps sd=14.3ps min=11.1ps max=50.2ps {8 <= 35.8ps, 2 <= 47.8ps, 2 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=34.6ps sd=12.3ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 31 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3, avg=117.0, sd=15.8], skew [62.3 vs 21.4*], 62.4% {97.9, 119.3} (wid=72.7 ws=54.0) (gid=91.7 gs=23.1)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group Dclk/my_constraint_mode: insertion delay [min=76.3, max=97.9, avg=88.0, sd=8.3], skew [21.6 vs 21.4*], 97.4% {76.5, 97.9} (wid=39.1 ws=17.4) (gid=58.8 gs=4.2)
      skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3, avg=117.0, sd=15.8], skew [62.3 vs 21.4*], 62.4% {97.9, 119.3} (wid=72.7 ws=54.0) (gid=91.7 gs=23.1)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=13.122um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=13.676um^2
      cell capacitance : b=70.389fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=80.784fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.629fF, leaf=6.785fF, total=10.414fF
      wire lengths     : top=0.000um, trunk=658.183um, leaf=1114.518um, total=1772.701um
      hp wire lengths  : top=0.000um, trunk=499.770um, leaf=941.036um, total=1440.806um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=59.7ps count=11 avg=33.3ps sd=17.5ps min=11.1ps max=56.8ps {6 <= 35.8ps, 2 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=34.7ps sd=12.2ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 30 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group Dclk/my_constraint_mode: insertion delay [min=73.2, max=95.0]
      skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=13.122um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=13.676um^2
      cell capacitance : b=70.389fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=80.784fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.629fF, leaf=6.785fF, total=10.414fF
      wire lengths     : top=0.000um, trunk=658.183um, leaf=1114.518um, total=1772.701um
      hp wire lengths  : top=0.000um, trunk=499.770um, leaf=941.036um, total=1440.806um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=59.7ps count=11 avg=33.3ps sd=17.5ps min=11.1ps max=56.8ps {6 <= 35.8ps, 2 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=34.7ps sd=12.2ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 30 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group Dclk/my_constraint_mode: insertion delay [min=73.2, max=95.0]
      skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Removing unconstrained drivers
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=13.122um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=13.676um^2
      cell capacitance : b=70.389fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=80.784fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.629fF, leaf=6.785fF, total=10.414fF
      wire lengths     : top=0.000um, trunk=658.183um, leaf=1114.518um, total=1772.701um
      hp wire lengths  : top=0.000um, trunk=499.770um, leaf=941.036um, total=1440.806um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=59.7ps count=11 avg=33.3ps sd=17.5ps min=11.1ps max=56.8ps {6 <= 35.8ps, 2 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=34.7ps sd=12.2ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 30 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group Dclk/my_constraint_mode: insertion delay [min=73.2, max=95.0]
      skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
    Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=13.122um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=13.676um^2
      cell capacitance : b=70.389fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=80.784fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.629fF, leaf=6.785fF, total=10.414fF
      wire lengths     : top=0.000um, trunk=658.183um, leaf=1114.518um, total=1772.701um
      hp wire lengths  : top=0.000um, trunk=499.770um, leaf=941.036um, total=1440.806um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=59.7ps count=11 avg=33.3ps sd=17.5ps min=11.1ps max=56.8ps {6 <= 35.8ps, 2 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=34.7ps sd=12.2ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 30 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
    Skew group summary after 'Removing longest path buffering':
      skew_group Dclk/my_constraint_mode: insertion delay [min=73.2, max=95.0]
      skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
    Legalizer API calls during this step: 69 succeeded with high effort: 69 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=13.122um^2, i=0.219um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=13.341um^2
      cell capacitance : b=70.389fF, i=6.467fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=76.855fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.725fF, leaf=6.653fF, total=10.378fF
      wire lengths     : top=0.000um, trunk=720.664um, leaf=1087.895um, total=1808.559um
      hp wire lengths  : top=0.000um, trunk=565.650um, leaf=914.684um, total=1480.334um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=59.7ps count=11 avg=30.6ps sd=15.1ps min=11.1ps max=58.3ps {7 <= 35.8ps, 2 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 1 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=32.9ps sd=12.3ps min=11.8ps max=55.1ps {11 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 30 
       Invs: INVx13_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group Sclk/my_constraint_mode: insertion delay [min=90.5, max=136.5, avg=117.6, sd=13.4], skew [46.0 vs 21.4*], 68.9% {115.2, 136.5} (wid=60.4 ws=42.1) (gid=87.7 gs=19.2)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group Dclk/my_constraint_mode: insertion delay [min=60.0, max=81.9, avg=72.0, sd=8.6], skew [21.9 vs 21.4*], 89.5% {61.1, 81.9} (wid=40.4 ws=21.0) (gid=41.5 gs=0.9)
      skew_group Sclk/my_constraint_mode: insertion delay [min=90.5, max=136.5, avg=117.6, sd=13.4], skew [46.0 vs 21.4*], 68.9% {115.2, 136.5} (wid=60.4 ws=42.1) (gid=87.7 gs=19.2)
    Legalizer API calls during this step: 535 succeeded with high effort: 535 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.3 real=0:00:01.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.0 real=0:00:02.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:05.6 real=0:00:05.8)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=13.122um^2, i=0.219um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=13.341um^2
      cell capacitance : b=70.389fF, i=6.467fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=76.855fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.725fF, leaf=6.653fF, total=10.378fF
      wire lengths     : top=0.000um, trunk=720.664um, leaf=1087.895um, total=1808.559um
      hp wire lengths  : top=0.000um, trunk=565.650um, leaf=914.684um, total=1480.334um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=59.7ps count=11 avg=30.6ps sd=15.1ps min=11.1ps max=58.3ps {7 <= 35.8ps, 2 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 1 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=32.9ps sd=12.3ps min=11.8ps max=55.1ps {11 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 30 
       Invs: INVx13_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group Sclk/my_constraint_mode: insertion delay [min=90.5, max=136.5]
    Skew group summary after 'Improving clock tree routing':
      skew_group Dclk/my_constraint_mode: insertion delay [min=60.0, max=81.9]
      skew_group Sclk/my_constraint_mode: insertion delay [min=90.5, max=136.5]
    Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.547um^2, i=0.219um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.766um^2
      cell capacitance : b=65.427fF, i=6.467fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=71.894fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.725fF, leaf=6.659fF, total=10.384fF
      wire lengths     : top=0.000um, trunk=719.957um, leaf=1088.849um, total=1808.806um
      hp wire lengths  : top=0.000um, trunk=565.650um, leaf=914.684um, total=1480.334um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=59.7ps count=11 avg=33.2ps sd=14.9ps min=11.1ps max=56.7ps {6 <= 35.8ps, 3 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=35.8ps sd=10.9ps min=15.5ps max=55.3ps {11 <= 35.8ps, 8 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 4 BUFx6f_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx13_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group Sclk/my_constraint_mode: insertion delay [min=116.0, max=142.9]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group Dclk/my_constraint_mode: insertion delay [min=73.8, max=85.3]
      skew_group Sclk/my_constraint_mode: insertion delay [min=116.0, max=142.9]
    Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.547um^2, i=0.219um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.766um^2
      cell capacitance : b=65.427fF, i=6.467fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=71.894fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.791fF, leaf=6.659fF, total=10.449fF
      wire lengths     : top=0.000um, trunk=718.956um, leaf=1088.849um, total=1807.805um
      hp wire lengths  : top=0.000um, trunk=569.484um, leaf=914.684um, total=1484.168um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=59.7ps count=11 avg=34.0ps sd=15.0ps min=11.1ps max=56.7ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=35.9ps sd=10.9ps min=15.7ps max=55.3ps {11 <= 35.8ps, 8 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 4 BUFx6f_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx13_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.7, max=142.9, avg=134.8, sd=5.2], skew [21.2 vs 21.4], 100% {121.7, 142.9} (wid=63.3 ws=45.0) (gid=120.9 gs=46.4)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group Dclk/my_constraint_mode: insertion delay [min=73.8, max=85.3, avg=81.1, sd=2.9], skew [11.5 vs 21.4], 100% {73.8, 85.3} (wid=39.6 ws=21.0) (gid=60.1 gs=18.6)
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.7, max=142.9, avg=134.8, sd=5.2], skew [21.2 vs 21.4], 100% {121.7, 142.9} (wid=63.3 ws=45.0) (gid=120.9 gs=46.4)
    Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.8 real=0:00:00.8)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.1ps
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 34 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
          cell areas       : b=11.547um^2, i=0.219um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.766um^2
          cell capacitance : b=65.427fF, i=6.467fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=71.894fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=3.791fF, leaf=6.659fF, total=10.449fF
          wire lengths     : top=0.000um, trunk=718.956um, leaf=1088.849um, total=1807.805um
          hp wire lengths  : top=0.000um, trunk=569.484um, leaf=914.684um, total=1484.168um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=59.7ps count=11 avg=34.0ps sd=15.0ps min=11.1ps max=56.7ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=22 avg=35.9ps sd=10.9ps min=15.7ps max=55.3ps {11 <= 35.8ps, 8 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 4 BUFx6f_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
           Invs: INVx13_ASAP7_75t_SRAM: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing:         ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
          cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
          cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=3.792fF, leaf=6.661fF, total=10.452fF
          wire lengths     : top=0.000um, trunk=719.208um, leaf=1089.187um, total=1808.395um
          hp wire lengths  : top=0.000um, trunk=569.484um, leaf=914.684um, total=1484.168um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=59.7ps count=11 avg=33.0ps sd=16.1ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
          Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
           Invs: INVx8_ASAP7_75t_SRAM: 1 
        Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
          cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
          cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=3.792fF, leaf=6.661fF, total=10.452fF
          wire lengths     : top=0.000um, trunk=719.208um, leaf=1089.187um, total=1808.395um
          hp wire lengths  : top=0.000um, trunk=569.484um, leaf=914.684um, total=1484.168um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=59.7ps count=11 avg=33.0ps sd=16.1ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
          Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
           Invs: INVx8_ASAP7_75t_SRAM: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
      cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.792fF, leaf=6.661fF, total=10.452fF
      wire lengths     : top=0.000um, trunk=719.208um, leaf=1089.187um, total=1808.395um
      hp wire lengths  : top=0.000um, trunk=569.484um, leaf=914.684um, total=1484.168um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=59.7ps count=11 avg=33.0ps sd=16.1ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
    cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
    cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
    sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=3.792fF, leaf=6.661fF, total=10.452fF
    wire lengths     : top=0.000um, trunk=719.208um, leaf=1089.187um, total=1808.395um
    hp wire lengths  : top=0.000um, trunk=569.484um, leaf=914.684um, total=1484.168um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=59.7ps count=11 avg=33.0ps sd=16.1ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
    Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
     Invs: INVx8_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group Sclk/my_constraint_mode: insertion delay [min=120.8, max=142.9]
  Skew group summary after Approximately balancing fragments:
    skew_group Dclk/my_constraint_mode: insertion delay [min=67.6, max=80.8]
    skew_group Sclk/my_constraint_mode: insertion delay [min=120.8, max=142.9]
  Improving fragments clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
      cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.820fF, leaf=6.661fF, total=10.481fF
      wire lengths     : top=0.000um, trunk=724.302um, leaf=1089.187um, total=1813.489um
      hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=59.7ps count=11 avg=33.2ps sd=16.0ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8]
    Skew group summary after 'Improving fragments clock skew':
      skew_group Dclk/my_constraint_mode: insertion delay [min=67.6, max=80.8]
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8]
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
          cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
          cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=3.820fF, leaf=6.661fF, total=10.481fF
          wire lengths     : top=0.000um, trunk=724.302um, leaf=1089.187um, total=1813.489um
          hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=59.7ps count=11 avg=33.2ps sd=16.0ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
          Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
           Invs: INVx8_ASAP7_75t_SRAM: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
      cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.820fF, leaf=6.661fF, total=10.481fF
      wire lengths     : top=0.000um, trunk=724.302um, leaf=1089.187um, total=1813.489um
      hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=59.7ps count=11 avg=33.2ps sd=16.0ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8]
    Skew group summary after 'Approximately balancing step':
      skew_group Dclk/my_constraint_mode: insertion delay [min=67.6, max=80.8]
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
      cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.820fF, leaf=6.661fF, total=10.481fF
      wire lengths     : top=0.000um, trunk=724.302um, leaf=1089.187um, total=1813.489um
      hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=59.7ps count=11 avg=33.2ps sd=16.0ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8]
    Skew group summary after 'Fixing clock tree overload':
      skew_group Dclk/my_constraint_mode: insertion delay [min=67.6, max=80.8]
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
      cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.820fF, leaf=6.661fF, total=10.481fF
      wire lengths     : top=0.000um, trunk=724.302um, leaf=1089.187um, total=1813.489um
      hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=59.7ps count=11 avg=33.2ps sd=16.0ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8, avg=134.8, sd=5.2], skew [21.2 vs 21.4], 100% {121.6, 142.8} (wid=63.3 ws=43.9) (gid=119.9 gs=45.4)
    Skew group summary after 'Approximately balancing paths':
      skew_group Dclk/my_constraint_mode: insertion delay [min=67.6, max=80.8, avg=75.8, sd=3.5], skew [13.2 vs 21.4], 100% {67.6, 80.8} (wid=36.4 ws=21.0) (gid=58.9 gs=20.4)
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8, avg=134.8, sd=5.2], skew [21.2 vs 21.4], 100% {121.6, 142.8} (wid=63.3 ws=43.9) (gid=119.9 gs=45.4)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:01.1 real=0:00:01.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Balancing
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
    Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Tried: 34 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
      cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.820fF, leaf=6.661fF, total=10.481fF
      wire lengths     : top=0.000um, trunk=724.302um, leaf=1089.187um, total=1813.489um
      hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=59.7ps count=11 avg=33.2ps sd=15.9ps min=11.2ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.8, max=143.5]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group Dclk/my_constraint_mode: insertion delay [min=68.1, max=80.5]
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.8, max=143.5]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Merging balancing drivers for power
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
      cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.811fF, leaf=6.665fF, total=10.476fF
      wire lengths     : top=0.000um, trunk=723.843um, leaf=1090.312um, total=1814.155um
      hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=59.7ps count=11 avg=33.2ps sd=15.9ps min=11.2ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=36.3ps sd=10.7ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group Sclk/my_constraint_mode: insertion delay [min=125.2, max=143.5, avg=135.2, sd=5.1], skew [18.3 vs 21.4], 100% {125.2, 143.5} (wid=63.4 ws=43.9) (gid=120.5 gs=45.3)
    Skew group summary after 'Improving clock skew':
      skew_group Dclk/my_constraint_mode: insertion delay [min=68.1, max=80.5, avg=75.9, sd=3.2], skew [12.4 vs 21.4], 100% {68.1, 80.5} (wid=36.5 ws=21.2) (gid=58.6 gs=19.6)
      skew_group Sclk/my_constraint_mode: insertion delay [min=125.2, max=143.5, avg=135.2, sd=5.1], skew [18.3 vs 21.4], 100% {125.2, 143.5} (wid=63.4 ws=43.9) (gid=120.5 gs=45.3)
    Legalizer API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving clock skew
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=430.219fF fall=430.429fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalizing clock trees
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=429.233fF fall=429.444fF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.314um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.460um^2
      cell capacitance : b=63.454fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=67.450fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.811fF, leaf=6.665fF, total=10.476fF
      wire lengths     : top=0.000um, trunk=723.843um, leaf=1090.321um, total=1814.164um
      hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=59.7ps count=11 avg=32.8ps sd=15.1ps min=11.2ps max=55.4ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=36.8ps sd=10.7ps min=15.7ps max=55.3ps {9 <= 35.8ps, 10 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group Sclk/my_constraint_mode: insertion delay [min=125.2, max=143.5, avg=135.2, sd=5.1], skew [18.3 vs 21.4], 100% {125.2, 143.5} (wid=63.4 ws=43.9) (gid=120.5 gs=45.3)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group Dclk/my_constraint_mode: insertion delay [min=64.1, max=80.5, avg=73.9, sd=4.8], skew [16.4 vs 21.4], 100% {64.1, 80.5} (wid=33.5 ws=21.1) (gid=61.4 gs=23.4)
      skew_group Sclk/my_constraint_mode: insertion delay [min=125.2, max=143.5, avg=135.2, sd=5.1], skew [18.3 vs 21.4], 100% {125.2, 143.5} (wid=63.4 ws=43.9) (gid=120.5 gs=45.3)
    Legalizer API calls during this step: 72 succeeded with high effort: 72 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.314um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.460um^2
      cell capacitance : b=63.454fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=67.450fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=3.811fF, leaf=6.665fF, total=10.476fF
      wire lengths     : top=0.000um, trunk=723.843um, leaf=1090.321um, total=1814.164um
      hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=59.7ps count=11 avg=32.8ps sd=15.1ps min=11.2ps max=55.4ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=36.8ps sd=10.7ps min=15.7ps max=55.3ps {9 <= 35.8ps, 10 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group Sclk/my_constraint_mode: insertion delay [min=125.2, max=143.5, avg=135.2, sd=5.1], skew [18.3 vs 21.4], 100% {125.2, 143.5} (wid=63.4 ws=43.9) (gid=120.5 gs=45.3)
    Skew group summary after 'Improving insertion delay':
      skew_group Dclk/my_constraint_mode: insertion delay [min=64.1, max=80.5, avg=73.9, sd=4.8], skew [16.4 vs 21.4], 100% {64.1, 80.5} (wid=33.5 ws=21.1) (gid=61.4 gs=23.4)
      skew_group Sclk/my_constraint_mode: insertion delay [min=125.2, max=143.5, avg=135.2, sd=5.1], skew [18.3 vs 21.4], 100% {125.2, 143.5} (wid=63.4 ws=43.9) (gid=120.5 gs=45.3)
    Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=33, filtered=33, permitted=31, cannotCompute=0, computed=31, moveTooSmall=2, resolved=28, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=17, accepted=11
        Max accepted move=22.086um, total accepted move=126.630um, average move=11.511um
        Move for wirelength. considered=33, filtered=33, permitted=31, cannotCompute=0, computed=31, moveTooSmall=7, resolved=21, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=10, accepted=5
        Max accepted move=10.746um, total accepted move=31.860um, average move=6.372um
        Move for wirelength. considered=33, filtered=33, permitted=31, cannotCompute=0, computed=31, moveTooSmall=8, resolved=18, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=11, accepted=3
        Max accepted move=6.588um, total accepted move=14.742um, average move=4.914um
        Legalizer API calls during this step: 57 succeeded with high effort: 57 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=33, filtered=33, permitted=31, cannotCompute=0, computed=31, moveTooSmall=2, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=2
        Max accepted move=1.080um, total accepted move=1.512um, average move=0.756um
        Move for wirelength. considered=33, filtered=33, permitted=31, cannotCompute=0, computed=31, moveTooSmall=1, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=33, filtered=33, permitted=31, cannotCompute=0, computed=31, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
        cell areas       : b=11.314um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.460um^2
        cell capacitance : b=63.454fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=67.450fF
        sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
        wire capacitance : top=0.000fF, trunk=4.056fF, leaf=5.765fF, total=9.820fF
        wire lengths     : top=0.000um, trunk=786.818um, leaf=927.013um, total=1713.831um
        hp wire lengths  : top=0.000um, trunk=648.810um, leaf=750.956um, total=1399.766um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=59.7ps count=11 avg=34.1ps sd=14.0ps min=17.0ps max=56.4ps {6 <= 35.8ps, 3 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
        Leaf  : target=59.7ps count=22 avg=31.1ps sd=13.0ps min=12.3ps max=56.3ps {14 <= 35.8ps, 6 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
         Invs: INVx8_ASAP7_75t_SRAM: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=143.0, avg=131.9, sd=4.8], skew [21.4 vs 21.4], 100% {121.6, 143.0} (wid=62.0 ws=44.3) (gid=121.0 gs=45.7)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group Dclk/my_constraint_mode: insertion delay [min=59.6, max=79.6, avg=70.2, sd=6.6], skew [20.0 vs 21.4], 100% {59.6, 79.6} (wid=35.0 ws=22.6) (gid=59.0 gs=21.8)
        skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=143.0, avg=131.9, sd=4.8], skew [21.4 vs 21.4], 100% {121.6, 143.0} (wid=62.0 ws=44.3) (gid=121.0 gs=45.7)
      Legalizer API calls during this step: 202 succeeded with high effort: 202 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.6 real=0:00:00.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 34 , Succeeded = 5 , Wirelength increased = 26 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.314um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.460um^2
      cell capacitance : b=63.454fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=67.450fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=4.051fF, leaf=5.760fF, total=9.811fF
      wire lengths     : top=0.000um, trunk=782.812um, leaf=926.137um, total=1708.949um
      hp wire lengths  : top=0.000um, trunk=648.810um, leaf=750.956um, total=1399.766um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=59.7ps count=11 avg=33.9ps sd=13.9ps min=16.7ps max=55.7ps {6 <= 35.8ps, 3 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=22 avg=31.1ps sd=13.0ps min=12.1ps max=56.3ps {14 <= 35.8ps, 6 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.1, max=143.2, avg=131.8, sd=4.8], skew [22.1 vs 21.4*], 99.7% {121.1, 142.5} (wid=60.9 ws=43.8) (gid=121.5 gs=46.5)
    Skew group summary after 'Wire Opt OverFix':
      skew_group Dclk/my_constraint_mode: insertion delay [min=59.6, max=79.6, avg=70.2, sd=6.6], skew [20.0 vs 21.4], 100% {59.6, 79.6} (wid=35.0 ws=22.6) (gid=59.0 gs=21.8)
      skew_group Sclk/my_constraint_mode: insertion delay [min=121.1, max=143.2, avg=131.8, sd=4.8], skew [22.1 vs 21.4*], 99.7% {121.1, 142.5} (wid=60.9 ws=43.8) (gid=121.5 gs=46.5)
    Legalizer API calls during this step: 202 succeeded with high effort: 202 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.9 real=0:00:00.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Wire Opt OverFix
  Total capacitance is (rise=439.044fF fall=439.255fF), of which (rise=9.811fF fall=9.811fF) is wire, and (rise=429.233fF fall=429.444fF) is gate.
  Stage::Polishing done. (took cpu=0:00:01.6 real=0:00:01.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:02:00 mem=1881.6M) ***
Total net bbox length = 2.594e+04 (1.512e+04 1.082e+04) (ext = 1.998e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1881.6MB
Summary Report:
Instances move: 0 (out of 2254 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.594e+04 (1.512e+04 1.082e+04) (ext = 1.998e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1881.6MB
*** Finished place_detail (0:02:00 mem=1881.6M) ***
  Moved 0, flipped 0 and cell swapped 0 of 423 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
  Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:04.1 real=0:00:04.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        33 (unrouted=33, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 33 nets for routing of which 33 have one or more fixed wires.
(ccopt eGR): Start to route 33 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1881.57 MB )
[NR-eGR] Read 2832 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 2832
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2411  numIgnoredNets=2378
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 33 clock nets ( 33 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 33 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 33 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.712340e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.105460e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.507220e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7770
[NR-eGR]     M2  (2H) length: 6.577322e+03um, number of vias: 11542
[NR-eGR]     M3  (3V) length: 8.952617e+03um, number of vias: 1443
[NR-eGR]     M4  (4H) length: 4.895909e+03um, number of vias: 693
[NR-eGR]     M5  (5V) length: 2.461999e+03um, number of vias: 356
[NR-eGR]     M6  (6H) length: 4.194088e+03um, number of vias: 28
[NR-eGR]     M7  (7V) length: 4.820800e+01um, number of vias: 0
[NR-eGR] Total length: 2.713014e+04um, number of vias: 21832
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.728033e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 440
[NR-eGR]     M2  (2H) length: 1.083380e+02um, number of vias: 508
[NR-eGR]     M3  (3V) length: 7.447020e+02um, number of vias: 247
[NR-eGR]     M4  (4H) length: 8.156650e+02um, number of vias: 11
[NR-eGR]     M5  (5V) length: 5.932800e+01um, number of vias: 0
[NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.728033e+03um, number of vias: 1206
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.728033e+03um, number of vias: 1206
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.28 sec, Curr Mem: 1824.57 MB )
Generated NR early global route guides for clocks to: /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/.rgfPH3GDs
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Early Global Route - eGR->NR step
Set FIXED routing status on 33 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        33 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=33, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - Routing Tools
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'MSDAP' of instances=6682 and nets=4534 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1824.574M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - extractRC
**Info: (IMPSP-307): Design contains fractional 20 cells.
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
        Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
          cell areas       : b=11.314um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.460um^2
          cell capacitance : b=63.454fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=67.450fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=4.244fF, leaf=5.884fF, total=10.128fF
          wire lengths     : top=0.000um, trunk=793.064um, leaf=934.969um, total=1728.033um
          hp wire lengths  : top=0.000um, trunk=648.810um, leaf=750.956um, total=1399.766um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=2, worst=[9.2ps, 3.1ps]} avg=6.2ps sd=4.3ps sum=12.3ps
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=59.7ps count=11 avg=34.0ps sd=13.2ps min=17.0ps max=51.1ps {5 <= 35.8ps, 4 <= 47.8ps, 2 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=22 avg=37.6ps sd=15.0ps min=15.5ps max=68.9ps {10 <= 35.8ps, 7 <= 47.8ps, 3 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 1 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
           Invs: INVx8_ASAP7_75t_SRAM: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group Sclk/my_constraint_mode: insertion delay [min=121.3, max=148.0, avg=132.8, sd=5.3], skew [26.7 vs 21.4*], 98.6% {121.3, 142.7} (wid=72.0 ws=54.2) (gid=121.1 gs=47.6)
        Skew group summary eGRPC initial state:
          skew_group Dclk/my_constraint_mode: insertion delay [min=59.8, max=80.0, avg=70.4, sd=6.7], skew [20.2 vs 21.4], 100% {59.8, 80.0} (wid=34.9 ws=22.7) (gid=59.5 gs=22.0)
          skew_group Sclk/my_constraint_mode: insertion delay [min=121.3, max=148.0, avg=132.8, sd=5.3], skew [26.7 vs 21.4*], 98.6% {121.3, 142.7} (wid=72.0 ws=54.2) (gid=121.1 gs=47.6)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Violation analysis
        Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
        
          Nodes to move:         2
          Processed:             2
          Moved (slew improved): 0
          Moved (slew fixed):    2
          Not moved:             0
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
          cell areas       : b=11.314um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.460um^2
          cell capacitance : b=63.454fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=67.450fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=4.646fF, leaf=5.534fF, total=10.179fF
          wire lengths     : top=0.000um, trunk=855.296um, leaf=872.737um, total=1728.033um
          hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=59.7ps count=11 avg=35.4ps sd=12.6ps min=17.7ps max=54.9ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=22 avg=33.7ps sd=12.5ps min=15.5ps max=53.6ps {12 <= 35.8ps, 7 <= 47.8ps, 3 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
           Invs: INVx8_ASAP7_75t_SRAM: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.5, sd=5.3], skew [24.3 vs 21.4*], 99.2% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
        Skew group summary eGRPC after moving buffers:
          skew_group Dclk/my_constraint_mode: insertion delay [min=59.8, max=80.0, avg=70.4, sd=6.7], skew [20.2 vs 21.4], 100% {59.8, 80.0} (wid=34.9 ws=22.7) (gid=59.5 gs=22.0)
          skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.5, sd=5.3], skew [24.3 vs 21.4*], 99.2% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
        Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Moving buffers
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 3 long paths. The largest offset applied was 1.9ps.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------------------
          Skew Group                 Num.     Num.       Offset        Max       Previous Max.    Current Max.
                                     Sinks    Offsets    Percentile    Offset    Path Delay       Path Delay
          ----------------------------------------------------------------------------------------------------
          Sclk/my_constraint_mode     354        3         0.847%      1.9ps        145.0ps         143.1ps
          ----------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ps)    To (ps)      Count
          -------------------------------
          below           0.0         1
             0.0       and above      2
          -------------------------------
          
          Mean=1.0ps Median=1.1ps Std.Dev=1.0ps
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 2, numUnchanged = 9, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 5, numSkippedDueToCloseToSkewTarget = 17
        CCOpt-eGRPC Downsizing: considered: 11, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 11, unsuccessful: 0, sized: 2
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
          cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
          cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=4.646fF, leaf=5.534fF, total=10.179fF
          wire lengths     : top=0.000um, trunk=855.296um, leaf=872.737um, total=1728.033um
          hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=59.7ps count=11 avg=35.4ps sd=12.7ps min=17.3ps max=54.9ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=22 avg=34.4ps sd=11.7ps min=16.9ps max=53.6ps {12 <= 35.8ps, 7 <= 47.8ps, 3 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
           Invs: INVx8_ASAP7_75t_SRAM: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.6, sd=5.3], skew [24.3 vs 21.4*], 98.9% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
        Skew group summary eGRPC after downsizing:
          skew_group Dclk/my_constraint_mode: insertion delay [min=59.8, max=80.0, avg=70.4, sd=6.7], skew [20.2 vs 21.4], 100% {59.8, 80.0} (wid=34.9 ws=22.7) (gid=59.5 gs=22.0)
          skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.6, sd=5.3], skew [24.3 vs 21.4*], 98.9% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Initial Pass of Downsizing Clock Tree Cells
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 33, tested: 33, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
          cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
          cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=4.646fF, leaf=5.534fF, total=10.179fF
          wire lengths     : top=0.000um, trunk=855.296um, leaf=872.737um, total=1728.033um
          hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=59.7ps count=11 avg=35.4ps sd=12.7ps min=17.3ps max=54.9ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=22 avg=34.4ps sd=11.7ps min=16.9ps max=53.6ps {12 <= 35.8ps, 7 <= 47.8ps, 3 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
           Invs: INVx8_ASAP7_75t_SRAM: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.6, sd=5.3], skew [24.3 vs 21.4*], 98.9% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
        Skew group summary eGRPC after DRV fixing:
          skew_group Dclk/my_constraint_mode: insertion delay [min=59.8, max=80.0, avg=70.4, sd=6.7], skew [20.2 vs 21.4], 100% {59.8, 80.0} (wid=34.9 ws=22.7) (gid=59.5 gs=22.0)
          skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.6, sd=5.3], skew [24.3 vs 21.4*], 98.9% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 16 insts, 32 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
          cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
          cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=4.646fF, leaf=5.525fF, total=10.172fF
          wire lengths     : top=0.000um, trunk=861.991um, leaf=873.187um, total=1735.178um
          hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=59.7ps count=11 avg=35.4ps sd=12.7ps min=17.3ps max=54.8ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=22 avg=34.4ps sd=11.7ps min=16.9ps max=53.6ps {12 <= 35.8ps, 7 <= 47.8ps, 3 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
           Invs: INVx8_ASAP7_75t_SRAM: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.6, sd=5.3], skew [24.3 vs 21.4*], 98.9% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
        Skew group summary before routing clock trees:
          skew_group Dclk/my_constraint_mode: insertion delay [min=59.8, max=80.0, avg=70.4, sd=6.7], skew [20.2 vs 21.4], 100% {59.8, 80.0} (wid=34.9 ws=22.7) (gid=59.5 gs=22.0)
          skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.6, sd=5.3], skew [24.3 vs 21.4*], 98.9% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:02:02 mem=1865.8M) ***
Total net bbox length = 2.591e+04 (1.511e+04 1.080e+04) (ext = 1.998e+03)
Move report: Detail placement moves 12 insts, mean move: 0.37 um, max move: 0.59 um
	Max move on inst (PISOR/g3673): (195.16, 49.68) --> (195.10, 50.22)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1865.8MB
Summary Report:
Instances move: 12 (out of 2254 movable)
Instances flipped: 0
Mean displacement: 0.37 um
Max displacement: 0.59 um (Instance: PISOR/g3673) (195.156, 49.68) -> (195.102, 50.22)
	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_SL
Total net bbox length = 2.591e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1865.8MB
*** Finished place_detail (0:02:02 mem=1865.8M) ***
  Moved 0, flipped 0 and cell swapped 0 of 423 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.6 real=0:00:01.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        33 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=33, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 33 nets for routing of which 33 have one or more fixed wires.
(ccopt eGR): Start to route 33 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1865.79 MB )
[NR-eGR] Read 2832 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 2832
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2411  numIgnoredNets=2378
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 33 clock nets ( 33 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 33 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 33 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.682100e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.075220e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.476980e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7770
[NR-eGR]     M2  (2H) length: 6.577322e+03um, number of vias: 11542
[NR-eGR]     M3  (3V) length: 8.930015e+03um, number of vias: 1441
[NR-eGR]     M4  (4H) length: 4.889213e+03um, number of vias: 693
[NR-eGR]     M5  (5V) length: 2.461999e+03um, number of vias: 356
[NR-eGR]     M6  (6H) length: 4.194088e+03um, number of vias: 28
[NR-eGR]     M7  (7V) length: 4.820800e+01um, number of vias: 0
[NR-eGR] Total length: 2.710084e+04um, number of vias: 21830
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.698735e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 440
[NR-eGR]     M2  (2H) length: 1.083380e+02um, number of vias: 508
[NR-eGR]     M3  (3V) length: 7.221000e+02um, number of vias: 245
[NR-eGR]     M4  (4H) length: 8.089690e+02um, number of vias: 11
[NR-eGR]     M5  (5V) length: 5.932800e+01um, number of vias: 0
[NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.698735e+03um, number of vias: 1204
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.698735e+03um, number of vias: 1204
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.27 sec, Curr Mem: 1824.79 MB )
Generated NR early global route guides for clocks to: /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/.rgfJ0e847
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Early Global Route - eGR->NR step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 33 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 33 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#set_db route_design_detail_auto_stop false
#set_db route_design_detail_end_iteration 20
#set_db route_design_allow_pin_as_feedthru "false"
#set_db route_design_bottom_routing_layer 2
#set_db route_design_selected_net_only true
#set_db route_design_top_routing_layer 7
#set_db route_design_with_eco true
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven false
#set_db route_design_with_via_in_pin "true"
#Start route_global_detail on Wed May  7 15:23:59 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=4534)
#WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed May  7 15:23:59 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 2451 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 1726 nets.
# M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1772.45 (MB), peak = 1880.60 (MB)
#Merging special wires: starts on Wed May  7 15:24:00 2025 with memory = 1772.79 (MB), peak = 1880.60 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
#
#Connectivity extraction summary:
#2413 (53.22%) nets are without wires.
#2121 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4534.
#
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.56 (MB)
#Total memory = 1773.35 (MB)
#Peak memory = 1880.60 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Wed May  7 15:24:00 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.68 (MB)
#Total memory = 1773.35 (MB)
#Peak memory = 1880.60 (MB)
#
#
#Start global routing on Wed May  7 15:24:00 2025
#
#
#Start global routing initialization on Wed May  7 15:24:00 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed May  7 15:24:00 2025
#
#Start routing resource analysis on Wed May  7 15:24:00 2025
#
#Routing resource analysis is done on Wed May  7 15:24:00 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V        4022        2557      148070   100.00%
#  M2             H        2827        1849      148070    39.23%
#  M3             V        4022        2557      148070    38.35%
#  M4             H        3670          86      148070     1.04%
#  M5             V        4934           0      148070     0.00%
#  M6             H        2272         546      148070    12.24%
#  M7             V        2987         714      148070    12.22%
#  --------------------------------------------------------------
#  Total                  24734      22.60%     1036490    29.01%
#
#  33 nets (0.73%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed May  7 15:24:00 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1789.55 (MB), peak = 1880.60 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Wed May  7 15:24:00 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1790.64 (MB), peak = 1880.60 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.30 (MB), peak = 1880.60 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.30 (MB), peak = 1880.60 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2121 (skipped).
#Total number of selected nets for routing = 33.
#Total number of unselected nets (but routable) for routing = 2380 (skipped).
#Total number of nets in the design = 4534.
#
#2380 skipped nets do not have any wires.
#33 routable nets have only global wires.
#33 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 33               0  
#------------------------------------------------
#        Total                 33               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 33            1            2379  
#-------------------------------------------------------------
#        Total                 33            1            2379  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 1679 um.
#Total half perimeter of net bounding box = 1523 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 94 um.
#Total wire length on LAYER M3 = 713 um.
#Total wire length on LAYER M4 = 813 um.
#Total wire length on LAYER M5 = 59 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 1098
#Up-Via Summary (total 1098):
#           
#-----------------------
# M1                440
# M2                409
# M3                238
# M4                 11
#-----------------------
#                  1098 
#
#Total number of involved priority nets 33
#Maximum src to sink distance for priority net 101.5
#Average of max src_to_sink distance for priority net 37.1
#Average of ave src_to_sink distance for priority net 23.5
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 27.55 (MB)
#Total memory = 1800.89 (MB)
#Peak memory = 1880.60 (MB)
#
#Finished global routing on Wed May  7 15:24:01 2025
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1781.52 (MB), peak = 1880.60 (MB)
#Start Track Assignment.
#Done with 303 horizontal wires in 3 hboxes and 285 vertical wires in 4 hboxes.
#Done with 293 horizontal wires in 3 hboxes and 282 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 1680 um.
#Total half perimeter of net bounding box = 1523 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 91 um.
#Total wire length on LAYER M3 = 717 um.
#Total wire length on LAYER M4 = 813 um.
#Total wire length on LAYER M5 = 59 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 1098
#Up-Via Summary (total 1098):
#           
#-----------------------
# M1                440
# M2                409
# M3                238
# M4                 11
#-----------------------
#                  1098 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1782.71 (MB), peak = 1880.60 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 23.35 (MB)
#Total memory = 1783.02 (MB)
#Peak memory = 1880.60 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 1 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1823.12 (MB), peak = 1880.60 (MB)
#    completing 20% with 1 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1827.34 (MB), peak = 1880.60 (MB)
#    completing 30% with 2 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1825.91 (MB), peak = 1880.60 (MB)
#    completing 40% with 2 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1824.42 (MB), peak = 1880.60 (MB)
#    completing 50% with 7 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1826.44 (MB), peak = 1880.60 (MB)
#    completing 60% with 7 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1826.81 (MB), peak = 1880.60 (MB)
#    completing 70% with 7 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1828.46 (MB), peak = 1880.60 (MB)
#    completing 80% with 7 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1826.38 (MB), peak = 1880.60 (MB)
#    completing 90% with 8 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1828.60 (MB), peak = 1880.60 (MB)
#    completing 100% with 7 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1829.22 (MB), peak = 1880.60 (MB)
# ECO: 6.6% of the total area was rechecked for DRC, and 4.2% required routing.
#   number of violations = 7
#
#    By Layer and Type :
#	          Short   WidTbl     Rect ViaInPin   Totals
#	M1            0        0        0        0        0
#	M2            0        0        0        0        0
#	M3            1        0        0        0        1
#	M4            2        1        2        1        6
#	Totals        3        1        2        1        7
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1829.22 (MB), peak = 1880.60 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1830.25 (MB), peak = 1880.60 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 1710 um.
#Total half perimeter of net bounding box = 1523 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 20 um.
#Total wire length on LAYER M3 = 730 um.
#Total wire length on LAYER M4 = 900 um.
#Total wire length on LAYER M5 = 60 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 1484
#Up-Via Summary (total 1484):
#           
#-----------------------
# M1                440
# M2                448
# M3                579
# M4                 17
#-----------------------
#                  1484 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.02 (MB)
#Total memory = 1789.04 (MB)
#Peak memory = 1880.60 (MB)
#route_detail Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.02 (MB)
#Total memory = 1789.04 (MB)
#Peak memory = 1880.60 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2104):	Layer M10: Pitch=80 is less than min width=40 + min spacing=2000.
**ERROR: (IMPTR-2101):	Layer M10: Pitch=720x9 is still less than min width=2000 + min spacing=40.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 2252 out of 2252 tracks are narrower than 2.040um (space 2.000 + width 0.040).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished
#
#route_global_detail statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 34.68 (MB)
#Total memory = 1793.19 (MB)
#Peak memory = 1880.60 (MB)
#Number of warnings = 3
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed May  7 15:24:03 2025
#
        NanoRoute done. (took cpu=0:00:03.5 real=0:00:03.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      NanoRoute
      Clock detailed routing done.
Checking guided vs. routed lengths for 33 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        0.000       10.000           7
       10.000       20.000           7
       20.000       30.000           5
       30.000       40.000           1
       40.000       50.000           3
       50.000       60.000           3
       60.000       70.000           1
       70.000       80.000           2
       80.000       90.000           1
       90.000      100.000           3
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          18
        0.000      2.000           4
        2.000      4.000           4
        4.000      6.000           1
        6.000      8.000           4
        8.000     10.000           1
       10.000     12.000           0
       12.000     14.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net Co_mem_R/CTS_2 (4 terminals)
    Guided length:  max path =    21.492um, total =    32.625um
    Routed length:  max path =    24.204um, total =    34.224um
    Deviation:      max path =    12.619%,  total =     4.901%

    Net CTS_13 (3 terminals)
    Guided length:  max path =    93.350um, total =    98.876um
    Routed length:  max path =   100.920um, total =   106.635um
    Deviation:      max path =     8.109%,  total =     7.847%

    Net CTS_3 (52 terminals)
    Guided length:  max path =    29.862um, total =    66.300um
    Routed length:  max path =    28.731um, total =    70.656um
    Deviation:      max path =    -3.787%,  total =     6.570%

    Net CTS_2 (52 terminals)
    Guided length:  max path =    10.710um, total =    46.376um
    Routed length:  max path =     9.933um, total =    48.863um
    Deviation:      max path =    -7.255%,  total =     5.363%

    Net Data_mem_R/CTS_2 (2 terminals)
    Guided length:  max path =    10.793um, total =    10.793um
    Routed length:  max path =    11.370um, total =    11.370um
    Deviation:      max path =     5.346%,  total =     5.346%

    Net CTS_5 (84 terminals)
    Guided length:  max path =    11.788um, total =    73.151um
    Routed length:  max path =    10.773um, total =    76.514um
    Deviation:      max path =    -8.610%,  total =     4.597%

    Net CTS_8 (61 terminals)
    Guided length:  max path =    42.710um, total =    99.301um
    Routed length:  max path =    38.295um, total =   103.805um
    Deviation:      max path =   -10.337%,  total =     4.536%

    Net R_mem_L/CTS_1 (2 terminals)
    Guided length:  max path =    12.549um, total =    12.549um
    Routed length:  max path =    12.018um, total =    12.018um
    Deviation:      max path =    -4.231%,  total =    -4.231%

    Net CTS_6 (5 terminals)
    Guided length:  max path =    28.584um, total =    42.309um
    Routed length:  max path =    28.902um, total =    43.758um
    Deviation:      max path =     1.113%,  total =     3.425%

    Net Co_mem_L/CTS_5 (2 terminals)
    Guided length:  max path =    28.489um, total =    28.489um
    Routed length:  max path =    27.558um, total =    27.558um
    Deviation:      max path =    -3.268%,  total =    -3.268%

Set FIXED routing status on 33 net(s)
Set FIXED placed status on 31 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1833.86 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1833.86 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.86 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 33  Num Prerouted Wires = 2225
[NR-eGR] Read numTotalNets=2411  numIgnoredNets=33
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2378 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2378 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.518965e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7770
[NR-eGR]     M2  (2H) length: 6.442260e+03um, number of vias: 11591
[NR-eGR]     M3  (3V) length: 9.006869e+03um, number of vias: 1667
[NR-eGR]     M4  (4H) length: 5.043344e+03um, number of vias: 710
[NR-eGR]     M5  (5V) length: 2.427877e+03um, number of vias: 348
[NR-eGR]     M6  (6H) length: 4.179572e+03um, number of vias: 28
[NR-eGR]     M7  (7V) length: 1.515200e+01um, number of vias: 0
[NR-eGR] Total length: 2.711507e+04um, number of vias: 22114
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.48 sec, Real: 0.54 sec, Curr Mem: 1869.25 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:00.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        33 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=33, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.6 real=0:00:04.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - Routing Tools
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'MSDAP' of instances=6682 and nets=4534 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1869.254M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - extractRC
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
    cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
    cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
    sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
    wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
    hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=59.7ps count=11 avg=35.9ps sd=14.0ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
    Leaf  : target=59.7ps count=22 avg=34.8ps sd=11.8ps min=16.9ps max=55.7ps {12 <= 35.8ps, 7 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
     Invs: INVx8_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.4*], 98.3% {120.3, 141.7} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
  Skew group summary after routing clock trees:
    skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
    skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.4*], 98.3% {120.3, 141.7} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
  CCOpt::Phase::Routing done. (took cpu=0:00:04.9 real=0:00:05.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
**Info: (IMPSP-307): Design contains fractional 20 cells.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 33, tested: 33, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    leaf               0                    0           0            0                    0                  0
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
      cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
      wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
      hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=59.7ps count=11 avg=35.9ps sd=14.0ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
      Leaf  : target=59.7ps count=22 avg=34.8ps sd=11.8ps min=16.9ps max=55.7ps {12 <= 35.8ps, 7 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.4*], 98.3% {120.3, 141.7} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
      skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.4*], 98.3% {120.3, 141.7} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Upsizing to fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 33, tested: 33, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    leaf               0                    0           0            0                    0                  0
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
      cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
      wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
      hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=59.7ps count=11 avg=35.9ps sd=14.0ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
      Leaf  : target=59.7ps count=22 avg=34.8ps sd=11.8ps min=16.9ps max=55.7ps {12 <= 35.8ps, 7 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.6*], 98.3% {120.3, 141.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
    Skew group summary PostConditioning after DRV fixing:
      skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
      skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.6*], 98.3% {120.3, 141.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 33, nets tested: 33, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
      cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
      wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
      hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=59.7ps count=11 avg=35.9ps sd=14.0ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
      Leaf  : target=59.7ps count=22 avg=34.8ps sd=11.8ps min=16.9ps max=55.7ps {12 <= 35.8ps, 7 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.6*], 98.3% {120.3, 141.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
      skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.6*], 98.3% {120.3, 141.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Buffering to fix DRVs
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 1 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized           Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0           0                   0                    0                   0
    trunk              5 [62.5%]            0           0                   0                    0 (0.0%)            5 (100.0%)
    leaf               3 [37.5%]            0           1 (33.3%)           0                    1 (33.3%)           2 (66.7%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total              8 [100.0%]           0           1 (12.5%)           0                    1 (12.5%)           7 (87.5%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 1, Sized but same area: 0, Unchanged: 7, Area change: -0.175um^2 (-1.558%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
      cell areas       : b=10.906um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.052um^2
      cell capacitance : b=62.519fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.514fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
      wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
      hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=59.7ps count=11 avg=35.9ps sd=14.1ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
      Leaf  : target=59.7ps count=22 avg=35.7ps sd=12.2ps min=16.9ps max=55.7ps {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
       Invs: INVx8_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.4, avg=135.1, sd=4.9], skew [24.7 vs 21.6*], 97.7% {123.3, 144.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
      skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.4, avg=135.1, sd=4.9], skew [24.7 vs 21.6*], 97.7% {123.3, 144.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:02:08 mem=1930.2M) ***
Total net bbox length = 2.591e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1930.2MB
Summary Report:
Instances move: 0 (out of 2254 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.591e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1930.2MB
*** Finished place_detail (0:02:08 mem=1930.2M) ***
    Moved 0, flipped 0 and cell swapped 0 of 423 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
    Set dirty flag on 9 insts, 18 nets
  PostConditioning done.
Net route status summary:
  Clock:        33 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=33, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
    cell areas       : b=10.906um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.052um^2
    cell capacitance : b=62.519fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.514fF
    sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
    wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
    hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=59.7ps count=11 avg=35.9ps sd=14.1ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
    Leaf  : target=59.7ps count=22 avg=35.7ps sd=12.2ps min=16.9ps max=55.7ps {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
     Invs: INVx8_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.4, avg=135.1, sd=4.9], skew [24.7 vs 21.6*], 97.7% {123.3, 144.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
  Skew group summary after post-conditioning:
    skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
    skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.4, avg=135.1, sd=4.9], skew [24.7 vs 21.6*], 97.7% {123.3, 144.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.1 real=0:00:01.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::PostConditioning
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                        30      10.906      62.519
  Inverters                       1       0.146       3.995
  Integrated Clock Gates          0       0.000       0.000
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                            31      11.052      66.514
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      826.725
  Leaf       883.629
  Total     1710.354
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        680.346
  Leaf         689.450
  Total       1369.796
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -------------------------------------
  Type     Gate       Wire      Total
  -------------------------------------
  Top        0.000     0.000      0.000
  Trunk     66.507     4.432     70.939
  Leaf     362.022     5.622    367.644
  Total    428.528    10.054    438.583
  -------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------------------
  Count    Total      Average    Std. Dev.    Min      Max
  -----------------------------------------------------------
   392     362.024     0.924       2.339      0.461    13.063
  -----------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum    Top 10 violations
  ------------------------------------------------------------------------------------------
  Remaining Transition    ps         1        2.9         0.0       2.9    [2.9]
  ------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                          Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk        59.7      11       35.9        14.1       18.5    62.6    {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}     {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
  Leaf         59.7      22       35.7        12.2       16.9    55.7    {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}                                   -
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------------------------
  Name                      Type        Inst     Inst Area 
                                        Count    (um^2)
  ---------------------------------------------------------
  BUFx24_ASAP7_75t_SL       buffer       19        8.311
  BUFx16f_ASAP7_75t_SRAM    buffer        4        1.283
  BUFx12f_ASAP7_75t_SRAM    buffer        3        0.787
  BUFx6f_ASAP7_75t_SRAM     buffer        3        0.437
  BUFx3_ASAP7_75t_SRAM      buffer        1        0.087
  INVx8_ASAP7_75t_SRAM      inverter      1        0.146
  ---------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                 Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode    120.7     145.4     24.7    21.6*            47.3            12.7            135.1         4.9      97.7% {123.3, 144.9}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                 Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  PVT_0P63V_100C.setup_delay:setup.late    Dclk/my_constraint_mode     59.9      79.9     20.0       21.4          22.8            12.3             70.5         6.6      100% {59.9, 79.9}
  PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode    120.7     145.4     24.7    21.6*            47.3            12.7            135.1         4.9      97.7% {123.3, 144.9}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                 Min/Max    Delay    Pin
  --------------------------------------------------------------------------------------------------------------
  PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode    Min        120.7    alu_ctrl/kL_reg[5]/CLK
  PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode    Max        145.4    Co_mem_L/mem_0_3/CE
  --------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 2 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 2 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ps):
  
  -------------------------------------------------------------------------------------------------------------------------------
  Half corner                            Violation  Slew    Slew      Dont   Ideal  Target         Pin
                                         amount     target  achieved  touch  net?   source         
                                                                      net?                         
  -------------------------------------------------------------------------------------------------------------------------------
  PVT_0P63V_100C.setup_delay:setup.late     2.9      59.7     62.6    N      N      auto computed  Co_mem_L/CTS_ccl_a_buf_00042/A
  PVT_0P63V_100C.setup_delay:setup.late     0.6      59.7     60.3    N      N      auto computed  Co_mem_L/CTS_ccl_a_buf_00039/A
  -------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via cts_target_max_transition_time property.
  pin explicit - target is explicitly set for this pin via cts_pin_target_max_transition_time property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1955.29)
Total number of fetched objects 2484
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 2484
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2065.83 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2065.83 CPU=0:00:00.4 REAL=0:00:01.0)
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 126.739
	 Executing: set_clock_latency -source -early -min -rise -126.739 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 126.739
	 Executing: set_clock_latency -source -late -min -rise -126.739 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 139.14
	 Executing: set_clock_latency -source -early -min -fall -139.14 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 139.14
	 Executing: set_clock_latency -source -late -min -fall -139.14 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 126.739
	 Executing: set_clock_latency -source -early -max -rise -126.739 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 126.739
	 Executing: set_clock_latency -source -late -max -rise -126.739 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 139.14
	 Executing: set_clock_latency -source -early -max -fall -139.14 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 139.14
	 Executing: set_clock_latency -source -late -max -fall -139.14 [get_pins Sclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 61.3725
	 Executing: set_clock_latency -source -early -min -rise -61.3725 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 61.3725
	 Executing: set_clock_latency -source -late -min -rise -61.3725 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 64.8921
	 Executing: set_clock_latency -source -early -min -fall -64.8921 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 64.8921
	 Executing: set_clock_latency -source -late -min -fall -64.8921 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 61.3725
	 Executing: set_clock_latency -source -early -max -rise -61.3725 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 61.3725
	 Executing: set_clock_latency -source -late -max -rise -61.3725 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 64.8921
	 Executing: set_clock_latency -source -early -max -fall -64.8921 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 64.8921
	 Executing: set_clock_latency -source -late -max -fall -64.8921 [get_pins Dclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 84.1677
	 Executing: set_clock_latency -source -early -min -rise -84.1677 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 84.1677
	 Executing: set_clock_latency -source -late -min -rise -84.1677 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 88.0231
	 Executing: set_clock_latency -source -early -min -fall -88.0231 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 88.0231
	 Executing: set_clock_latency -source -late -min -fall -88.0231 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 84.1677
	 Executing: set_clock_latency -source -early -max -rise -84.1677 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 84.1677
	 Executing: set_clock_latency -source -late -max -rise -84.1677 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 88.0231
	 Executing: set_clock_latency -source -early -max -fall -88.0231 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 88.0231
	 Executing: set_clock_latency -source -late -max -fall -88.0231 [get_pins Sclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 40.9021
	 Executing: set_clock_latency -source -early -min -rise -40.9021 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 40.9021
	 Executing: set_clock_latency -source -late -min -rise -40.9021 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 42.2632
	 Executing: set_clock_latency -source -early -min -fall -42.2632 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 42.2632
	 Executing: set_clock_latency -source -late -min -fall -42.2632 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 40.9021
	 Executing: set_clock_latency -source -early -max -rise -40.9021 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 40.9021
	 Executing: set_clock_latency -source -late -max -rise -40.9021 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 42.2632
	 Executing: set_clock_latency -source -early -max -fall -42.2632 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 42.2632
	 Executing: set_clock_latency -source -late -max -fall -42.2632 [get_pins Dclk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.8 real=0:00:00.8)
Clock DAG stats after update timingGraph:
  cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
  cell areas       : b=10.906um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.052um^2
  cell capacitance : b=62.519fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.514fF
  sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
  wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
  wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
  hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=59.7ps count=11 avg=35.9ps sd=14.1ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
  Leaf  : target=59.7ps count=22 avg=35.7ps sd=12.2ps min=16.9ps max=55.7ps {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
   Invs: INVx8_ASAP7_75t_SRAM: 1 
Primary reporting skew groups after update timingGraph:
  skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.4, avg=135.1, sd=4.9], skew [24.7 vs 21.6*], 97.7% {123.3, 144.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
Skew group summary after update timingGraph:
  skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
  skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.4, avg=135.1, sd=4.9], skew [24.7 vs 21.6*], 97.7% {123.3, 144.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
Logging CTS constraint violations...
  Clock tree Sclk has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell CTS_ccl_buf_00105 (a lib_cell BUFx24_ASAP7_75t_SL) at (87.750,83.430), in power domain AO with half corner PVT_0P63V_100C.setup_delay:setup.late. The worst violation was at the pin Co_mem_L/CTS_ccl_a_buf_00042/A with a slew time target of 59.7ps. Achieved a slew time of 62.6ps.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 21.6ps for skew group Sclk/my_constraint_mode in half corner PVT_0P63V_100C.setup_delay:setup.late. Achieved skew of 24.7ps.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.8 real=0:00:00.8)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Tidy Up And Update Timing
Runtime done. (took cpu=0:00:24.8 real=0:00:25.3)
Runtime Summary
===============
Clock Runtime:  (63%) Core CTS          15.53 (Init 5.50, Construction 3.97, Implementation 3.92, eGRPC 0.91, PostConditioning 0.77, Other 0.48)
Clock Runtime:  (26%) CTS services       6.41 (RefinePlace 1.35, EarlyGlobalClock 1.24, NanoRoute 3.58, ExtractRC 0.25, TimingAnalysis 0.00)
Clock Runtime:  (10%) Other CTS          2.64 (Init 0.63, CongRepair/EGR-DP 1.24, TimingUpdate 0.77, Other 0.00)
Clock Runtime: (100%) Total             24.58

Synthesizing clock trees with CCOpt done.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1691.2M, totSessionCpu=0:02:09 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] CPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'AO' (tag=1) Default
GigaOpt running with 1 threads.
**Info: (IMPSP-307): Design contains fractional 20 cells.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell DECAPx10_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_SRAM, site asap7sc7p5t.
	...
	Reporting only the 20 first cells found...
.
**opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1705.8M, totSessionCpu=0:02:12 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1829.4M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1839.18)
Total number of fetched objects 2484
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1943.29 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1943.29 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:13 mem=1943.3M)
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.483  | 15.483  | 32.916  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      7 (14)      |   -0.053   |      7 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.295%
------------------------------------------------------------
**opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 1737.1M, totSessionCpu=0:02:13 **
** INFO : this run is activating low effort ccoptDesign flow
**Info: (IMPSP-307): Design contains fractional 20 cells.
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 1890.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1890.3M) ***
*** Starting optimizing excluded clock nets MEM= 1890.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1890.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 33 nets with fixed/cover wires excluded.
Info: 33 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:13.1/0:02:32.7 (0.9), mem = 1890.3M
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** DrvOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:02:17.0/0:02:36.6 (0.9), mem = 2010.8M
GigaOpt HFN: restore maxLocalDensity to 0.92
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
Info: 33 nets with fixed/cover wires excluded.
Info: 33 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:17.1/0:02:36.7 (0.9), mem = 2010.8M
**Info: (IMPSP-307): Design contains fractional 20 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    38|   124|    -0.12|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       0|       0|       0|   1.30|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       8|       0|       7|   1.30| 0:00:00.0|  2048.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       0|       0|       0|   1.30| 0:00:00.0|  2048.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 33 constrained nets 
Layer 4 has 31 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2048.9M) ***

*** Starting place_detail (0:02:20 mem=2064.9M) ***
Total net bbox length = 2.592e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
Move report: Detail placement moves 8 insts, mean move: 0.20 um, max move: 0.27 um
	Max move on inst (pipo/FE_OFC100_dataL_4): (111.51, 5.13) --> (111.24, 5.13)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2064.9MB
Summary Report:
Instances move: 8 (out of 2231 movable)
Instances flipped: 6
Mean displacement: 0.20 um
Max displacement: 0.27 um (Instance: pipo/FE_OFC100_dataL_4) (111.51, 5.13) -> (111.24, 5.13)
	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx2_ASAP7_75t_SL
Total net bbox length = 2.592e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2064.9MB
*** Finished place_detail (0:02:21 mem=2064.9M) ***
*** maximum move = 0.27 um ***
*** Finished re-routing un-routed nets (2064.9M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=2064.9M) ***
*** DrvOpt [finish] : cpu/real = 0:00:03.6/0:00:03.7 (1.0), totSession cpu/real = 0:02:20.7/0:02:40.3 (0.9), mem = 2029.9M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=1953.9M)                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.483  | 15.483  | 32.918  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.298%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:12, real = 0:00:12, mem = 1834.1M, totSessionCpu=0:02:21 **
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 33 nets with fixed/cover wires excluded.
Info: 33 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:22.1/0:02:41.7 (0.9), mem = 1989.0M
Usable buffer cells for single buffer setup transform:
HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL 
Number of usable buffer cells above: 19
Reclaim Optimization WNS Slack 0.005  TNS Slack 0.000 Density 1.30
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     1.30%|        -|   0.005|   0.000|   0:00:00.0| 1989.0M|
|     1.30%|        2|   0.005|   0.000|   0:00:00.0| 2028.6M|
|     1.30%|       21|   0.005|   0.000|   0:00:00.0| 2028.6M|
|     1.30%|        2|   0.005|   0.000|   0:00:00.0| 2028.6M|
|     1.30%|        8|   0.005|   0.000|   0:00:00.0| 2028.6M|
|     1.30%|        0|   0.005|   0.000|   0:00:00.0| 2028.6M|
|     1.30%|        0|   0.005|   0.000|   0:00:00.0| 2028.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.005  TNS Slack 0.000 Density 1.30
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 33 constrained nets 
Layer 4 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** Starting place_detail (0:02:23 mem=2028.6M) ***
Total net bbox length = 2.592e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
Move report: Detail placement moves 6 insts, mean move: 0.32 um, max move: 0.97 um
	Max move on inst (alu_ctrl/g9242__1881): (192.46, 69.39) --> (192.62, 68.58)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2031.7MB
Summary Report:
Instances move: 6 (out of 2229 movable)
Instances flipped: 0
Mean displacement: 0.32 um
Max displacement: 0.97 um (Instance: alu_ctrl/g9242__1881) (192.456, 69.39) -> (192.618, 68.58)
	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI22xp5_ASAP7_75t_SL
Total net bbox length = 2.592e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2031.7MB
*** Finished place_detail (0:02:24 mem=2031.7M) ***
*** maximum move = 0.97 um ***
*** Finished re-routing un-routed nets (2031.7M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=2031.7M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:02:23.9/0:02:43.5 (0.9), mem = 2031.7M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1955.60M, totSessionCpu=0:02:24).
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1955.60 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1955.60 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 33  Num Prerouted Wires = 2258
[NR-eGR] Read numTotalNets=2417  numIgnoredNets=33
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2384 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.097010e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 2374 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.519910e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.41 seconds, mem = 1993.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
Clear WL bound data that no need be kept to net call of ip
End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1981.79 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1981.79 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1981.79 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 33  Num Prerouted Wires = 2258
[NR-eGR] Read numTotalNets=2417  numIgnoredNets=33
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2384 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.097010e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 2374 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.519910e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7782
[NR-eGR]     M2  (2H) length: 6.549024e+03um, number of vias: 11632
[NR-eGR]     M3  (3V) length: 8.127521e+03um, number of vias: 1676
[NR-eGR]     M4  (4H) length: 4.956636e+03um, number of vias: 748
[NR-eGR]     M5  (5V) length: 3.198851e+03um, number of vias: 361
[NR-eGR]     M6  (6H) length: 4.165668e+03um, number of vias: 38
[NR-eGR]     M7  (7V) length: 1.284160e+02um, number of vias: 0
[NR-eGR] Total length: 2.712612e+04um, number of vias: 22237
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.57 sec, Curr Mem: 1903.87 MB )
Extraction called for design 'MSDAP' of instances=6688 and nets=2951 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1903.871M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1919.66)
Total number of fetched objects 2490
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1991.77 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1991.77 CPU=0:00:00.7 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 1 -maintainWNS -postCTS
Info: 33 nets with fixed/cover wires excluded.
Info: 33 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:26.0/0:02:45.8 (0.9), mem = 1991.8M
**Info: (IMPSP-307): Design contains fractional 20 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    21|    54|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       0|       0|       0|   1.30|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       2|       0|       0|   1.30| 0:00:00.0|  2022.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       0|       0|       0|   1.30| 0:00:00.0|  2022.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 33 constrained nets 
Layer 4 has 29 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2022.6M) ***

*** Starting place_detail (0:02:29 mem=2038.6M) ***
Total net bbox length = 2.592e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
Move report: Detail placement moves 2 insts, mean move: 0.27 um, max move: 0.27 um
	Max move on inst (pipo/FE_OFC104_dataL_4): (111.51, 5.13) --> (111.24, 5.13)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2038.6MB
Summary Report:
Instances move: 2 (out of 2231 movable)
Instances flipped: 0
Mean displacement: 0.27 um
Max displacement: 0.27 um (Instance: pipo/FE_OFC104_dataL_4) (111.51, 5.13) -> (111.24, 5.13)
	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx2_ASAP7_75t_SL
Total net bbox length = 2.592e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2038.6MB
*** Finished place_detail (0:02:29 mem=2038.6M) ***
*** maximum move = 0.27 um ***
*** Finished re-routing un-routed nets (2038.6M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2038.6M) ***
*** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:02:28.9/0:02:48.7 (0.9), mem = 2003.5M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.413%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MSDAP' of instances=6690 and nets=2953 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1916.082M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1916.08 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.08 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 33  Num Prerouted Wires = 2258
[NR-eGR] Read numTotalNets=2419  numIgnoredNets=33
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2386 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.837160e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 2357 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.519964e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.50 sec, Curr Mem: 1953.00 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:31 mem=1953.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 2492
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:00.9 mem=0.0M)

Active hold views:
 PVT_0P77V_0C.hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M ***
Done building hold timer [7352 node(s), 9979 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), mem = 0.0M
_______________________________________________________________________
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 2492
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:00.9 mem=0.0M)

Active hold views:
 PVT_0P77V_0C.hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M ***
Done building hold timer [7352 node(s), 9979 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), mem = 0.0M

Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1951)
Total number of fetched objects 2492
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2013.57 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2013.57 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:33 mem=2013.6M)
Done building cte setup timing graph (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:02:33 mem=2013.6M ***
Restoring Auto Hold Views:  PVT_0P77V_0C.hold_view
Restoring Active Hold Views:  PVT_0P77V_0C.hold_view 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 12.1 ps, libStdDelay = 2.6 ps, minBufSize = 58320 (4.0)
*Info: worst delay setup view: PVT_0P63V_100C.setup_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view
Hold  views included:
 PVT_0P77V_0C.hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.483  | 15.483  | 32.918  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.095  | -0.089  | -0.095  |
|           TNS (ns):| -32.456 | -32.355 | -3.772  |
|    Violating Paths:|   461   |   461   |   78    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.297%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:27, real = 0:00:27, mem = 1844.4M, totSessionCpu=0:02:36 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:36.0/0:02:56.0 (0.9), mem = 1958.6M
*info: Run opt_design holdfix with 1 thread.
Info: 33 nets with fixed/cover wires excluded.
Info: 33 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.
**Info: (IMPSP-307): Design contains fractional 20 cells.

*** Starting Core Fixing (fixHold) cpu=0:00:05.0 real=0:00:06.0 totSessionCpu=0:02:36 mem=1977.7M density=1.298% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.095|   -32.46|     461|          0|       0(     0)|     1.30%|   0:00:00.0|  1987.7M|
|   1|  -0.095|   -32.46|     461|          0|       0(     0)|     1.30%|   0:00:00.0|  2006.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.095|   -32.46|     461|          0|       0(     0)|     1.30%|   0:00:00.0|  2006.7M|
|   1|  -0.075|   -11.07|     393|        439|       0(     0)|     1.50%|   0:00:04.0|  2033.5M|
|   2|  -0.006|    -0.07|      71|        354|       1(     0)|     1.63%|   0:00:03.0|  2052.6M|
|   3|  -0.000|    -0.00|       1|         69|       1(     1)|     1.64%|   0:00:01.0|  2052.6M|
|   4|   0.000|     0.00|       0|          1|       0(     0)|     1.65%|   0:00:00.0|  2052.6M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 863 cells added for Phase I
*info:    Total 2 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=0:02:45 mem=2052.6M density=1.645% ***

*info:
*info: Added a total of 863 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUFx2_ASAP7_75t_SRAM' used
*info:            1 cell  of type 'BUFx4f_ASAP7_75t_SL' used
*info:            4 cells of type 'HB1xp67_ASAP7_75t_L' used
*info:            7 cells of type 'HB1xp67_ASAP7_75t_R' used
*info:           77 cells of type 'HB1xp67_ASAP7_75t_SL' used
*info:           29 cells of type 'HB1xp67_ASAP7_75t_SRAM' used
*info:            3 cells of type 'HB2xp67_ASAP7_75t_L' used
*info:           25 cells of type 'HB2xp67_ASAP7_75t_R' used
*info:            1 cell  of type 'HB2xp67_ASAP7_75t_SL' used
*info:           38 cells of type 'HB2xp67_ASAP7_75t_SRAM' used
*info:            1 cell  of type 'HB3xp67_ASAP7_75t_L' used
*info:           35 cells of type 'HB3xp67_ASAP7_75t_R' used
*info:          222 cells of type 'HB3xp67_ASAP7_75t_SRAM' used
*info:          419 cells of type 'HB4xp67_ASAP7_75t_SRAM' used
*info:
*info: Total 2 instances resized
*info:       in which 1 FF resizing
*info:

*** Starting place_detail (0:02:45 mem=2068.6M) ***
Total net bbox length = 2.732e+04 (1.602e+04 1.130e+04) (ext = 1.921e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2068.6MB
Summary Report:
Instances move: 0 (out of 3094 movable)
Instances flipped: 159
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.736e+04 (1.606e+04 1.130e+04) (ext = 1.921e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2068.6MB
*** Finished place_detail (0:02:46 mem=2068.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2068.6M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2068.6M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:14.6 real=0:00:15.0 totSessionCpu=0:02:46 mem=2068.6M density=1.645%) ***
*** HoldOpt [finish] : cpu/real = 0:00:09.8/0:00:09.9 (1.0), totSession cpu/real = 0:02:45.8/0:03:05.9 (0.9), mem = 2033.5M
**INFO: total 865 insts, 0 nets marked don't touch
**INFO: total 865 insts, 0 nets marked don't touch DB property
**INFO: total 865 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 46.344%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0013
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 46.344%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0013)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1970.47 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1970.47 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 33  Num Prerouted Wires = 2258
[NR-eGR] Read numTotalNets=3282  numIgnoredNets=33
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3249 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.838780e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 3214 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.659608e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.49 sec, Curr Mem: 2013.39 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir hammer_cts_debug
**opt_design ... cpu = 0:00:37, real = 0:00:38, mem = 1792.7M, totSessionCpu=0:02:47 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=5.52734)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3.79297 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3.79297 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:02.0 mem=3.8M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), mem = 0.0M
_______________________________________________________________________
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=5.52734)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3.79297 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3.79297 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:02.0 mem=3.8M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), mem = 0.0M

Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1937.54)
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2009.64 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2009.64 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:49 mem=2009.6M)
2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 
Hold  views included:
 PVT_0P77V_0C.hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.092  | 15.092  | 32.485  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.005  |
|           TNS (ns):| -0.000  | -0.000  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.645%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:40, real = 0:00:42, mem = 1844.7M, totSessionCpu=0:02:49 **
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns         15.092 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_postcts
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.early...
Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.early...
Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.late...
Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 8 warning(s), 1 error(s)

#% End ccopt_design (date=05/07 15:24:49, total cpu=0:01:06, real=0:01:08, peak res=1953.9M, current mem=1771.4M)
@file 122:
@file 123: # 16. Add filler cells
@file 124: set_db add_fillers_cells "DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx2b_ASAP7_75t_R DECAPx2b_ASAP7_75t_L DECAPx2b_ASAP7_75t_SL DECAPx2b_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM"
@file 125: add_fillers
**Info: (IMPSP-307): Design contains fractional 20 cells.
*INFO: Adding fillers to module Co_mem_L.
*INFO:   Added 64472 filler insts (cell DECAPx10_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 2845 filler insts (cell DECAPx6_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 611 filler insts (cell DECAPx4_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 2870 filler insts (cell DECAPx2_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 1532 filler insts (cell DECAPx1_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO: Total 72330 filler insts added - prefix FILLER_AO (CPU: 0:00:02.4).
For 72330 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to module Co_mem_L.
*INFO:   Added 0 filler inst of any cell-type.
@file 126: set_db add_fillers_cells "FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM"
@file 127: add_fillers
**Info: (IMPSP-307): Design contains fractional 20 cells.
*INFO: Adding fillers to module Co_mem_L.
*INFO:   Added 5172 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 3827 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO: Total 8999 filler insts added - prefix FILLER_AO (CPU: 0:00:00.8).
For 8999 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
@file 128:
@file 129: # 17. Route your design
@file 130:
@file 131: #set_db route_design_with_via_in_pin true
@file 132: #set_db route_design_detail_search_and_repair true
@file 133: #set_db route_design_detail_post_route_swap_via true
@file 134: #set_db route_design_extra_via_enclosure 0.04
@file 135: route_design
#% Begin route_design (date=05/07 15:24:52, mem=1813.0M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1813.02 (MB), peak = 1953.86 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.

Begin checking placement ... (start mem=1901.3M, init mem=1913.1M)
*info: Placed = 88882          (Fixed = 4459)
*info: Unplaced = 0           
Placement Density:100.00%(22263/22263)
Placement Density (including fixed std cells):100.00%(22392/22392)
PowerDomain Density <AO>:99.98%(22259/22263)
Finished check_place (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=1901.3M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (33) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1901.3M) ***
#Start route 33 clock and analog nets...

route_global_detail

#set_db route_design_detail_end_iteration 5
#set_db route_design_bottom_routing_layer 2
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_top_routing_layer 7
#set_db route_design_with_eco true
#set_db route_design_with_si_driven true
#set_db route_design_with_timing_driven true
#set_db route_design_with_via_in_pin "true"
#Start route_global_detail on Wed May  7 15:24:53 2025
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=3783
#need_extraction net=3783 (total=3816)
#WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed May  7 15:24:53 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3322 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
# M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1857.48 (MB), peak = 1953.86 (MB)
#Merging special wires: starts on Wed May  7 15:24:54 2025 with memory = 1857.73 (MB), peak = 1953.86 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.49 (MB)
#Total memory = 1858.45 (MB)
#Peak memory = 1953.86 (MB)
#
#Finished routing data preparation on Wed May  7 15:24:54 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 26.33 (MB)
#Total memory = 1858.45 (MB)
#Peak memory = 1953.86 (MB)
#
#
#Start global routing on Wed May  7 15:24:54 2025
#
#
#Start global routing initialization on Wed May  7 15:24:54 2025
#
#Number of eco nets is 3
#
#Start global routing data preparation on Wed May  7 15:24:54 2025
#
#Start routing resource analysis on Wed May  7 15:24:54 2025
#
#Routing resource analysis is done on Wed May  7 15:24:55 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V        4022        2557      148070   100.00%
#  M2             H        2827        1849      148070    39.23%
#  M3             V        4022        2557      148070    38.35%
#  M4             H        3590          84      148070     1.04%
#  M5             V        4828           0      148070     0.00%
#  M6             H        2159         515      148070    12.24%
#  M7             V        2847         676      148070    12.22%
#  --------------------------------------------------------------
#  Total                  24295      22.57%     1036490    29.01%
#
#  33 nets (0.86%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed May  7 15:24:55 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1874.75 (MB), peak = 1953.86 (MB)
#
#
#Global routing initialization is done on Wed May  7 15:24:55 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1874.75 (MB), peak = 1953.86 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.84 (MB), peak = 1953.86 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.84 (MB), peak = 1953.86 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 532 (skipped).
#Total number of nets with skipped attribute = 3251 (skipped).
#Total number of routable nets = 33.
#Total number of nets in the design = 3816.
#
#3 routable nets have only global wires.
#30 routable nets have only detail routed wires.
#3251 skipped nets have only detail routed wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#30 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3               0  
#------------------------------------------------
#        Total                  3               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 33           35                10            3216  
#-------------------------------------------------------------------------------
#        Total                 33           35                10            3216  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 1712 um.
#Total half perimeter of net bounding box = 1524 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 20 um.
#Total wire length on LAYER M3 = 731 um.
#Total wire length on LAYER M4 = 901 um.
#Total wire length on LAYER M5 = 60 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 1483
#Up-Via Summary (total 1483):
#           
#-----------------------
# M1                439
# M2                448
# M3                579
# M4                 17
#-----------------------
#                  1483 
#
#Total number of involved priority nets 3
#Maximum src to sink distance for priority net 76.2
#Average of max src_to_sink distance for priority net 32.9
#Average of ave src_to_sink distance for priority net 8.3
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 21.55 (MB)
#Total memory = 1880.00 (MB)
#Peak memory = 1953.86 (MB)
#
#Finished global routing on Wed May  7 15:24:55 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.81 (MB), peak = 1953.86 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 3 hboxes and 2 vertical wires in 4 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 1713 um.
#Total half perimeter of net bounding box = 1524 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 20 um.
#Total wire length on LAYER M3 = 731 um.
#Total wire length on LAYER M4 = 902 um.
#Total wire length on LAYER M5 = 60 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 1483
#Up-Via Summary (total 1483):
#           
#-----------------------
# M1                439
# M2                448
# M3                579
# M4                 17
#-----------------------
#                  1483 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.60 (MB), peak = 1953.86 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 26.71 (MB)
#Total memory = 1858.62 (MB)
#Peak memory = 1953.86 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.29 (MB), peak = 1953.86 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1896.53 (MB), peak = 1953.86 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1896.25 (MB), peak = 1953.86 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1894.32 (MB), peak = 1953.86 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1899.88 (MB), peak = 1953.86 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1897.89 (MB), peak = 1953.86 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1901.23 (MB), peak = 1953.86 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1901.46 (MB), peak = 1953.86 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1901.39 (MB), peak = 1953.86 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1901.41 (MB), peak = 1953.86 (MB)
# ECO: 6.9% of the total area was rechecked for DRC, and 0.1% required routing.
#   number of violations = 0
#82329 out of 88882 instances (92.6%) need to be verified(marked ipoed), dirty area = 54.9%.
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1902.76 (MB), peak = 1953.86 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 1712 um.
#Total half perimeter of net bounding box = 1524 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 21 um.
#Total wire length on LAYER M3 = 731 um.
#Total wire length on LAYER M4 = 901 um.
#Total wire length on LAYER M5 = 60 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 1485
#Up-Via Summary (total 1485):
#           
#-----------------------
# M1                440
# M2                449
# M3                579
# M4                 17
#-----------------------
#                  1485 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.49 (MB)
#Total memory = 1864.11 (MB)
#Peak memory = 1953.86 (MB)
#route_detail Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.49 (MB)
#Total memory = 1864.11 (MB)
#Peak memory = 1953.86 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -8.33 (MB)
#Total memory = 1810.86 (MB)
#Peak memory = 1953.86 (MB)
#Number of warnings = 3
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed May  7 15:24:58 2025
#
#**INFO: auto set of droutePostRouteSwapVia to multiCut

route_global_detail

#set_db route_design_detail_post_route_swap_via "multiCut"
#set_db route_design_bottom_routing_layer 2
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_top_routing_layer 7
#set_db route_design_with_si_driven true
#set_db route_design_with_timing_driven true
#set_db route_design_with_via_in_pin "true"
#Start route_global_detail on Wed May  7 15:24:58 2025
#
#Generating timing data, please wait...
#3322 total nets, 33 already routed, 33 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1775.70 (MB), peak = 1953.86 (MB)
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx06a.utdallas.edu)
#  Generated on:      Wed May  7 15:24:59 2025
#  Design:            MSDAP
#  Command:           route_design
###############################################################
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1995.61 CPU=0:00:00.4 REAL=0:00:00.0)
Path 1: MET (15092.629 ps) Setup Check with Pin shiftL/tempreg_reg[39]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: reg2reg
         Startpoint: (R) Data_mem_L/mem_0_0/CE
              Clock: (R) Sclk
           Endpoint: (F) shiftL/tempreg_reg[39]/D
              Clock: (F) Sclk

                         Capture        Launch
         Clock Edge:+  16666.650         0.000
        Src Latency:+   -139.140      -126.739
        Net Latency:+    126.800 (P)   141.000 (P)
            Arrival:=  16654.311        14.261

              Setup:-      8.221
        Uncertainty:-    100.000
        Cppr Adjust:+      0.000
      Required Time:=  16546.090
       Launch Clock:=     14.261
          Data Path:+   1439.200
              Slack:=  15092.629

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell                    Fanout   Trans     Delay    Arrival  
#                                                                                                     (ps)      (ps)       (ps)  
#------------------------------------------------------------------------------------------------------------------------------
  Data_mem_L/mem_0_0/CE                      -      CE        R     (arrival)                    1  43.700         -     14.269  
  Data_mem_L/mem_0_0/O[0]                    -      CE->O[0]  R     SRAM1RW256x8                 1  43.700   204.800    219.069  
  Data_mem_L/g1509__5477/Y                   -      B->Y      R     AND2x2_ASAP7_75t_SL          1  30.300    21.400    240.470  
  addL/sub_6_75_Y_add_6_39_g921__6417/Y      -      A->Y      R     XOR2xp5_ASAP7_75t_SL         2  20.500    35.000    275.470  
  addL/sub_6_75_Y_add_6_39_g912__7482/Y      -      B->Y      F     MAJIxp5_ASAP7_75t_SL         1  91.500    19.300    294.770  
  addL/FE_PHC309_sub_6_75_Y_add_6_39_n_43/Y  -      A->Y      F     HB3xp67_ASAP7_75t_SRAM       2  65.600   131.500    426.270  
  addL/sub_6_75_Y_add_6_39_g899/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  53.000    19.700    445.969  
  addL/sub_6_75_Y_add_6_39_g886__9315/Y      -      C->Y      F     MAJIxp5_ASAP7_75t_SL         2  30.900    20.900    466.869  
  addL/sub_6_75_Y_add_6_39_g883__7482/Y      -      C->Y      R     MAJIxp5_ASAP7_75t_SL         2  55.700    32.400    499.269  
  addL/sub_6_75_Y_add_6_39_g880__1881/Y      -      C->Y      F     MAJIxp5_ASAP7_75t_SL         2  66.900    23.400    522.669  
  addL/sub_6_75_Y_add_6_39_g878__6131/Y      -      C->Y      R     MAJIxp5_ASAP7_75t_SL         2  55.700    29.200    551.868  
  addL/sub_6_75_Y_add_6_39_g875__8246/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  60.900    24.300    576.168  
  addL/sub_6_75_Y_add_6_39_g873__5122/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL         2  51.100    31.200    607.368  
  addL/sub_6_75_Y_add_6_39_g870__2802/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  61.000    25.000    632.368  
  addL/sub_6_75_Y_add_6_39_g868__1617/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL         2  52.500    31.300    663.668  
  addL/sub_6_75_Y_add_6_39_g865__6783/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  61.000    24.500    688.168  
  addL/sub_6_75_Y_add_6_39_g863__5526/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL         2  51.100    31.000    719.168  
  addL/sub_6_75_Y_add_6_39_g860__4319/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  60.600    24.300    743.468  
  addL/sub_6_75_Y_add_6_39_g858__6260/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL         2  50.900    30.900    774.367  
  addL/sub_6_75_Y_add_6_39_g855__2398/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  60.500    24.300    798.667  
  addL/sub_6_75_Y_add_6_39_g853__5477/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL         2  50.900    30.900    829.566  
  addL/sub_6_75_Y_add_6_39_g850__7410/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  60.500    23.100    852.666  
  addL/sub_6_75_Y_add_6_39_g849/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.500    18.400    871.065  
  addL/sub_6_75_Y_add_6_39_g847__1666/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  31.000    19.600    890.665  
  addL/sub_6_75_Y_add_6_39_g846/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.500    18.400    909.064  
  addL/sub_6_75_Y_add_6_39_g844__2883/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  31.000    19.500    928.564  
  addL/sub_6_75_Y_add_6_39_g843/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.500    18.400    946.964  
  addL/sub_6_75_Y_add_6_39_g841__9315/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  31.000    19.500    966.464  
  addL/sub_6_75_Y_add_6_39_g840/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.500    18.400    984.863  
  addL/sub_6_75_Y_add_6_39_g838__4733/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  31.000    19.600   1004.463  
  addL/sub_6_75_Y_add_6_39_g837/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.500    18.400   1022.862  
  addL/sub_6_75_Y_add_6_39_g835__5115/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  31.000    19.600   1042.462  
  addL/sub_6_75_Y_add_6_39_g834/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.500    18.300   1060.762  
  addL/sub_6_75_Y_add_6_39_g832__6131/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  30.900    19.500   1080.262  
  addL/sub_6_75_Y_add_6_39_g831/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.400    18.200   1098.462  
  addL/sub_6_75_Y_add_6_39_g829__8246/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         1  30.900    16.400   1114.862  
  addL/sub_6_75_Y_add_6_39_g827__1705/Y      -      B->Y      R     XNOR2xp5_ASAP7_75t_SL        2  69.400    29.900   1144.762  
  shiftL/g1865/Y                             -      B2->Y     F     AOI22xp5_ASAP7_75t_SL        1  48.700    14.300   1159.062  
  shiftL/FE_PHC799_n_8/Y                     -      A->Y      F     HB4xp67_ASAP7_75t_SRAM       1  72.400   153.300   1312.361  
  shiftL/FE_PHC494_n_8/Y                     -      A->Y      F     HB4xp67_ASAP7_75t_SRAM       1  43.100   141.100   1453.461  
  shiftL/tempreg_reg[39]/D                   -      D         F     DFFLQNx1_ASAP7_75t_SL        1  42.100     0.000   1453.461  
#------------------------------------------------------------------------------------------------------------------------------

###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx06a.utdallas.edu)
#  Generated on:      Wed May  7 15:24:59 2025
#  Design:            MSDAP
#  Command:           route_design
###############################################################
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1.00, clk period 33333.30
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1839.01 (MB), peak = 1953.86 (MB)
#Library Standard Delay: 2.60ps
#Slack threshold: 5.20ps
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx06a.utdallas.edu)
#  Generated on:      Wed May  7 15:25:00 2025
#  Design:            MSDAP
#  Command:           route_design
###############################################################
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.07 (MB), peak = 1953.86 (MB)
#Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1840.98 (MB), peak = 1953.86 (MB)
#Default setup view is reset to PVT_0P63V_100C.setup_view.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1843.12 (MB), peak = 1953.86 (MB)
#Current view: PVT_0P63V_100C.setup_view 
#Current enabled view: PVT_0P63V_100C.setup_view 
MSDAP
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1769.19 (MB), peak = 1953.86 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=3816)
#WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Start routing data preparation on Wed May  7 15:25:02 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3322 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
# M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.09 (MB), peak = 1953.86 (MB)
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (MB)
#Total memory = 1815.09 (MB)
#Peak memory = 1953.86 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 35
#	(M4)35 
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 10
#	net priority                  : 10
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Max Expansion Ratio      |        10 |
#| Preferred Layer Effort   |        35 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| M4 (z=3)       |       35 |
#+----------------+----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1815.72 (MB), peak = 1953.86 (MB)
#Merging special wires: starts on Wed May  7 15:25:02 2025 with memory = 1815.72 (MB), peak = 1953.86 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
#
#Connectivity extraction summary:
#33 routed net(s) are imported.
#3251 (85.19%) nets are without wires.
#532 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 3816.
#
#
#Finished routing data preparation on Wed May  7 15:25:02 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.24 (MB)
#Total memory = 1815.96 (MB)
#Peak memory = 1953.86 (MB)
#
#
#Start global routing on Wed May  7 15:25:02 2025
#
#
#Start global routing initialization on Wed May  7 15:25:02 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed May  7 15:25:02 2025
#
#Start routing resource analysis on Wed May  7 15:25:02 2025
#
#Routing resource analysis is done on Wed May  7 15:25:03 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V        4022        2557      148070   100.00%
#  M2             H        2827        1849      148070    39.23%
#  M3             V        4022        2557      148070    38.35%
#  M4             H        3590          84      148070     1.04%
#  M5             V        4828           0      148070     0.00%
#  M6             H        2159         515      148070    12.24%
#  M7             V        2847         676      148070    12.22%
#  --------------------------------------------------------------
#  Total                  24295      22.57%     1036490    29.01%
#
#  33 nets (0.86%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed May  7 15:25:03 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1832.42 (MB), peak = 1953.86 (MB)
#
#
#Global routing initialization is done on Wed May  7 15:25:03 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1832.42 (MB), peak = 1953.86 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1861.59 (MB), peak = 1953.86 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.59 (MB), peak = 1953.86 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 532 (skipped).
#Total number of routable nets = 3284.
#Total number of nets in the design = 3816.
#
#3251 routable nets have only global wires.
#33 routable nets have only detail routed wires.
#35 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#33 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           35                10            3216  
#------------------------------------------------------------
#        Total           35                10            3216  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 33           35                10            3216  
#-------------------------------------------------------------------------------
#        Total                 33           35                10            3216  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M2(H)   |          0.00 |          0.00 |
[hotspot] |    M3(V)   |          0.00 |          0.00 |
[hotspot] |    M4(H)   |          0.00 |          0.00 |
[hotspot] |    M5(V)   |          0.00 |          0.00 |
[hotspot] |    M6(H)   |          0.00 |          0.00 |
[hotspot] |    M7(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 27573 um.
#Total half perimeter of net bounding box = 29276 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1763 um.
#Total wire length on LAYER M3 = 8599 um.
#Total wire length on LAYER M4 = 13626 um.
#Total wire length on LAYER M5 = 3083 um.
#Total wire length on LAYER M6 = 417 um.
#Total wire length on LAYER M7 = 85 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 18531
#Up-Via Summary (total 18531):
#           
#-----------------------
# M1               9240
# M2               6541
# M3               2177
# M4                419
# M5                136
# M6                 18
#-----------------------
#                 18531 
#
#Total number of involved regular nets 714
#Maximum src to sink distance  180.1
#Average of max src_to_sink distance  21.5
#Average of ave src_to_sink distance  15.3
#Total number of involved priority nets 10
#Maximum src to sink distance for priority net 112.3
#Average of max src_to_sink distance for priority net 107.7
#Average of ave src_to_sink distance for priority net 68.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 46.65 (MB)
#Total memory = 1862.62 (MB)
#Peak memory = 1953.86 (MB)
#
#Finished global routing on Wed May  7 15:25:05 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1818.10 (MB), peak = 1953.86 (MB)
#Start Track Assignment.
#Done with 4303 horizontal wires in 3 hboxes and 4147 vertical wires in 4 hboxes.
#Done with 616 horizontal wires in 3 hboxes and 563 vertical wires in 4 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 4 vertical wires in 4 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2          1696.70 	  0.04%  	  0.00% 	  0.01%
# M3          7838.20 	  0.01%  	  0.00% 	  0.00%
# M4         12729.39 	  0.01%  	  0.00% 	  0.00%
# M5          3023.24 	  0.00%  	  0.00% 	  0.00%
# M6           418.48 	  0.00%  	  0.00% 	  0.00%
# M7            84.50 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       25790.51  	  0.01% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 27715 um.
#Total half perimeter of net bounding box = 29276 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1870 um.
#Total wire length on LAYER M3 = 8597 um.
#Total wire length on LAYER M4 = 13650 um.
#Total wire length on LAYER M5 = 3085 um.
#Total wire length on LAYER M6 = 428 um.
#Total wire length on LAYER M7 = 85 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 18531
#Up-Via Summary (total 18531):
#           
#-----------------------
# M1               9240
# M2               6541
# M3               2177
# M4                419
# M5                136
# M6                 18
#-----------------------
#                 18531 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1819.88 (MB), peak = 1953.86 (MB)
#
#number of short segments in preferred routing layers
#	M4        M5        Total 
#	47        26        73        
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 36 != ict width 200.0
#
#layer[1] tech spc 36 != ict spc 232.0
#
#layer[2] tech width 36 != ict width 144.0
#
#layer[2] tech spc 36 != ict spc 144.0
#
#layer[3] tech width 36 != ict width 144.0
#
#layer[3] tech spc 36 != ict spc 144.0
#
#layer[4] tech width 48 != ict width 144.0
#
#layer[4] tech spc 48 != ict spc 144.0
#
#layer[5] tech width 48 != ict width 192.0
#
#layer[5] tech spc 48 != ict spc 192.0
#
#layer[6] tech width 64 != ict width 192.0
#
#layer[6] tech spc 64 != ict spc 192.0
#
#layer[7] tech width 64 != ict width 256.0
#
#layer[7] tech spc 64 != ict spc 256.0
#
#layer[8] tech width 80 != ict width 256.0
#
#layer[8] tech spc 80 != ict spc 256.0
#
#layer[9] tech width 80 != ict width 320.0
#
#layer[9] tech spc 80 != ict spc 320.0
#
#layer[10] tech width 80 != ict width 320.0
#
#layer[10] tech spc 4000 != ict spc 320.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
#cap_table index1 size mismatch 15 12
#Generating the tQuantus model file automatically.
#num_tile=18480 avg_aspect_ratio=1.300976 
#Vertical num_row 48 per_row= 384 halo= 49000 
#hor_num_col = 94 final aspect_ratio= 1.006901
#Build RC corners: cpu time = 00:00:19, elapsed time = 00:00:31, memory = 1999.49 (MB), peak = 1999.49 (MB)
#
#Start Post Track Assignment Wire Spread.
#Done with 732 horizontal wires in 3 hboxes and 697 vertical wires in 4 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Init Design Signature = -1114804460
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#16x13 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 96 hboxes with single thread on machine with  3.89GHz 512KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 3282 nets were built. 1912 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:04 .
#   Increased memory =    11.20 (MB), total memory =  1860.02 (MB), peak memory =  1999.89 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1851.26 (MB), peak = 1999.89 (MB)
#RC Statistics: 0 Res, 10039 Ground Cap, 0 XCap (Edge to Edge)
#Start writing rcdb into /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d
2025/05/07 15:25:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:25:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
#Finish writing rcdb with 20086 nodes, 16804 edges, and 0 xcaps
#1912 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2081.355M)
Following multi-corner parasitics specified:
	/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell MSDAP has rcdb /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d specified
Cell MSDAP, hinst 
Reading RCDB with compressed RC data.
2025/05/07 15:25:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:25:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:25:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:25:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Done read_parasitics... (cpu: 0:00:00.3 real: 0:00:00.0 mem: 2057.355M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#Final Design Signature = 352231884
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:26
#Elapsed time = 00:00:37
#Increased memory = 33.64 (MB)
#Total memory = 1853.52 (MB)
#Peak memory = 1999.89 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx06a.utdallas.edu)
#  Generated on:      Wed May  7 15:25:43 2025
#  Design:            MSDAP
#  Command:           route_design
###############################################################
Reading RCDB with compressed RC data.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2152.3 CPU=0:00:00.5 REAL=0:00:01.0)
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3347. 
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2126.57 CPU=0:00:00.0 REAL=0:00:00.0)
Path 1: MET (15087.905 ps) Setup Check with Pin shiftL/tempreg_reg[39]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: reg2reg
         Startpoint: (R) Data_mem_L/mem_0_0/CE
              Clock: (R) Sclk
           Endpoint: (F) shiftL/tempreg_reg[39]/D
              Clock: (F) Sclk

                         Capture        Launch
         Clock Edge:+  16666.650         0.000
        Src Latency:+   -139.140      -126.739
        Net Latency:+    126.898 (P)   141.000 (P)
            Arrival:=  16654.408        14.261

              Setup:-      8.242
        Uncertainty:-    100.000
        Cppr Adjust:+      0.000
      Required Time:=  16546.166
       Launch Clock:=     14.261
          Data Path:+   1444.000
              Slack:=  15087.905
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |               Timing Point                | Flags |   Arc    | Edge |          Cell          | Fanout |  Trans |  Delay  |  Arrival | 
     |                                           |       |          |      |                        |        |  (ps)  |  (ps)   |   (ps)   | 
     |-------------------------------------------+-------+----------+------+------------------------+--------+--------+---------+----------| 
     | Data_mem_L/mem_0_0/CE                     |       | CE       |  R   | (arrival)              |      1 | 44.100 |         |   14.268 | 
     | Data_mem_L/mem_0_0/O[0]                   |       | CE->O[0] |  R   | SRAM1RW256x8           |      1 | 44.100 | 205.200 |  219.468 | 
     | Data_mem_L/g1509__5477/Y                  |       | B->Y     |  R   | AND2x2_ASAP7_75t_SL    |      1 | 30.400 |  21.500 |  240.968 | 
     | addL/sub_6_75_Y_add_6_39_g921__6417/Y     |       | A->Y     |  R   | XOR2xp5_ASAP7_75t_SL   |      2 | 20.700 |  35.500 |  276.468 | 
     | addL/sub_6_75_Y_add_6_39_g912__7482/Y     |       | B->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      1 | 93.400 |  19.600 |  296.067 | 
     | addL/FE_PHC309_sub_6_75_Y_add_6_39_n_43/Y |       | A->Y     |  F   | HB3xp67_ASAP7_75t_SRAM |      2 | 66.100 | 131.700 |  427.767 | 
     | addL/sub_6_75_Y_add_6_39_g899/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 53.000 |  19.600 |  447.366 | 
     | addL/sub_6_75_Y_add_6_39_g886__9315/Y     |       | C->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 30.900 |  20.900 |  468.267 | 
     | addL/sub_6_75_Y_add_6_39_g883__7482/Y     |       | C->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 55.900 |  32.800 |  501.066 | 
     | addL/sub_6_75_Y_add_6_39_g880__1881/Y     |       | C->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 67.200 |  23.400 |  524.467 | 
     | addL/sub_6_75_Y_add_6_39_g878__6131/Y     |       | C->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 55.800 |  29.400 |  553.867 | 
     | addL/sub_6_75_Y_add_6_39_g875__8246/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 61.100 |  24.300 |  578.167 | 
     | addL/sub_6_75_Y_add_6_39_g873__5122/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 51.300 |  31.400 |  609.566 | 
     | addL/sub_6_75_Y_add_6_39_g870__2802/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 61.600 |  25.200 |  634.767 | 
     | addL/sub_6_75_Y_add_6_39_g868__1617/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 52.800 |  31.300 |  666.066 | 
     | addL/sub_6_75_Y_add_6_39_g865__6783/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 61.200 |  24.600 |  690.667 | 
     | addL/sub_6_75_Y_add_6_39_g863__5526/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 51.700 |  31.100 |  721.767 | 
     | addL/sub_6_75_Y_add_6_39_g860__4319/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 60.900 |  24.500 |  746.267 | 
     | addL/sub_6_75_Y_add_6_39_g858__6260/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 51.200 |  31.200 |  777.467 | 
     | addL/sub_6_75_Y_add_6_39_g855__2398/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 60.900 |  24.300 |  801.767 | 
     | addL/sub_6_75_Y_add_6_39_g853__5477/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 51.000 |  30.900 |  832.666 | 
     | addL/sub_6_75_Y_add_6_39_g850__7410/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 60.700 |  23.100 |  855.766 | 
     | addL/sub_6_75_Y_add_6_39_g849/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.700 |  18.500 |  874.266 | 
     | addL/sub_6_75_Y_add_6_39_g847__1666/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 31.100 |  19.600 |  893.865 | 
     | addL/sub_6_75_Y_add_6_39_g846/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.600 |  18.600 |  912.465 | 
     | addL/sub_6_75_Y_add_6_39_g844__2883/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 31.300 |  19.600 |  932.064 | 
     | addL/sub_6_75_Y_add_6_39_g843/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.700 |  18.300 |  950.364 | 
     | addL/sub_6_75_Y_add_6_39_g841__9315/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 31.000 |  19.600 |  969.964 | 
     | addL/sub_6_75_Y_add_6_39_g840/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.700 |  18.300 |  988.264 | 
     | addL/sub_6_75_Y_add_6_39_g838__4733/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 31.000 |  19.600 | 1007.863 | 
     | addL/sub_6_75_Y_add_6_39_g837/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.700 |  18.500 | 1026.363 | 
     | addL/sub_6_75_Y_add_6_39_g835__5115/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 31.100 |  19.600 | 1045.963 | 
     | addL/sub_6_75_Y_add_6_39_g834/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.800 |  18.300 | 1064.263 | 
     | addL/sub_6_75_Y_add_6_39_g832__6131/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 31.100 |  19.600 | 1083.862 | 
     | addL/sub_6_75_Y_add_6_39_g831/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.700 |  18.300 | 1102.162 | 
     | addL/sub_6_75_Y_add_6_39_g829__8246/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      1 | 31.000 |  16.500 | 1118.662 | 
     | addL/sub_6_75_Y_add_6_39_g827__1705/Y     |       | B->Y     |  R   | XNOR2xp5_ASAP7_75t_SL  |      2 | 69.700 |  30.100 | 1148.762 | 
     | shiftL/g1865/Y                            |       | B2->Y    |  F   | AOI22xp5_ASAP7_75t_SL  |      1 | 49.000 |  14.400 | 1163.161 | 
     | shiftL/FE_PHC799_n_8/Y                    |       | A->Y     |  F   | HB4xp67_ASAP7_75t_SRAM |      1 | 73.100 | 153.700 | 1316.860 | 
     | shiftL/FE_PHC494_n_8/Y                    |       | A->Y     |  F   | HB4xp67_ASAP7_75t_SRAM |      1 | 43.300 | 141.400 | 1458.261 | 
     | shiftL/tempreg_reg[39]/D                  |       | D        |  F   | DFFLQNx1_ASAP7_75t_SL  |      1 | 42.300 |   0.000 | 1458.261 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 

###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx06a.utdallas.edu)
#  Generated on:      Wed May  7 15:25:45 2025
#  Design:            MSDAP
#  Command:           route_design
###############################################################
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1.00, clk period 33333.30
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1825.34 (MB), peak = 1999.89 (MB)
#Library Standard Delay: 2.60ps
#Slack threshold: 0.00ps
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx06a.utdallas.edu)
#  Generated on:      Wed May  7 15:25:45 2025
#  Design:            MSDAP
#  Command:           route_design
###############################################################
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.39 (MB), peak = 1999.89 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.39 (MB), peak = 1999.89 (MB)
Worst slack reported in the design = 32589.845703 (late)

*** writeDesignTiming (0:00:00.1) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.07 (MB), peak = 1999.89 (MB)
Un-suppress "**WARN ..." messages.
MSDAP
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 3282
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Max Expansion Ratio      |        10 |
#| Preferred Layer Effort   |        35 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| M4 (z=3)       |       35 |
#+----------------+----------+
#
#----------------------------------------------------
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1854.78 (MB), peak = 1999.89 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 3282
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 90 horizontal wires in 3 hboxes and 128 vertical wires in 4 hboxes.
#Done with 8 horizontal wires in 3 hboxes and 21 vertical wires in 4 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 4 vertical wires in 4 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2          1691.20 	  0.01%  	  0.00% 	  0.00%
# M3          7836.03 	  0.01%  	  0.00% 	  0.00%
# M4         12728.97 	  0.01%  	  0.00% 	  0.00%
# M5          3022.68 	  0.00%  	  0.00% 	  0.00%
# M6           418.48 	  0.00%  	  0.00% 	  0.00%
# M7            84.50 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       25781.87  	  0.01% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 27687 um.
#Total half perimeter of net bounding box = 29276 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1863 um.
#Total wire length on LAYER M3 = 8587 um.
#Total wire length on LAYER M4 = 13641 um.
#Total wire length on LAYER M5 = 3084 um.
#Total wire length on LAYER M6 = 427 um.
#Total wire length on LAYER M7 = 85 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 18531
#Up-Via Summary (total 18531):
#           
#-----------------------
# M1               9240
# M2               6541
# M3               2177
# M4                419
# M5                136
# M6                 18
#-----------------------
#                 18531 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1857.81 (MB), peak = 1999.89 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:44
#Increased memory = 52.57 (MB)
#Total memory = 1854.80 (MB)
#Peak memory = 1999.89 (MB)
#Start reading timing information from file .timing_file_343034.tif.gz ...
#Read in timing information for 41 ports, 3139 instances from timing file .timing_file_343034.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 323 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1925.32 (MB), peak = 1999.89 (MB)
#    completing 20% with 580 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1935.47 (MB), peak = 1999.89 (MB)
#    completing 30% with 840 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1941.51 (MB), peak = 1999.89 (MB)
#    completing 40% with 862 violations
#    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1938.00 (MB), peak = 1999.89 (MB)
#    completing 50% with 937 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1941.74 (MB), peak = 1999.89 (MB)
#    completing 60% with 1006 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1945.46 (MB), peak = 1999.89 (MB)
#    completing 70% with 1206 violations
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1945.19 (MB), peak = 1999.89 (MB)
#    completing 80% with 1146 violations
#    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1944.09 (MB), peak = 1999.89 (MB)
#    completing 90% with 1221 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1941.91 (MB), peak = 1999.89 (MB)
#    completing 100% with 1178 violations
#    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1946.20 (MB), peak = 1999.89 (MB)
#   number of violations = 1178
#
#    By Layer and Type :
#	         MetSpc     Loop   CutSpc   WidTbl     Rect ViaInPin   Others   Totals
#	M1            2        0        0        0        0       31        0       33
#	M2            2        0        0        0        0        0       14       16
#	M3            1        0      105        0        2        0       43      151
#	M4          127      100       98      264      316       49       21      975
#	M5            0        0        0        0        0        0        2        2
#	M6            0        0        0        0        0        0        1        1
#	Totals      132      100      203      264      318       80       81     1178
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1946.35 (MB), peak = 1999.89 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 128
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   WidTbl ViaInPin   Totals
#	M1            2        0        0        0        0       32       34
#	M2            0        0        0        2        0        0        2
#	M3            0        0        0        0        0        0        0
#	M4            2        1        0        1       87        0       91
#	M5            0        0        0        0        0        0        0
#	M6            0        0        1        0        0        0        1
#	Totals        4        1        1        3       87       32      128
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1965.17 (MB), peak = 1999.89 (MB)
#start 2nd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 74
#
#    By Layer and Type :
#	         MetSpc    Short    EolKO   WidTbl ViaInPin   Totals
#	M1            2        0        0        0       32       34
#	M2            0        0        1        0        0        1
#	M3            0        0        0        0        0        0
#	M4            0        0        0       38        0       38
#	M5            0        0        0        0        0        0
#	M6            0        1        0        0        0        1
#	Totals        2        1        1       38       32       74
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1974.63 (MB), peak = 1999.89 (MB)
#start 3rd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 62
#
#    By Layer and Type :
#	         MetSpc    Short    EolKO   WidTbl ViaInPin   Totals
#	M1            2        0        0        0       32       34
#	M2            0        0        1        0        0        1
#	M3            0        0        0        0        0        0
#	M4            0        0        0       26        0       26
#	M5            0        0        0        0        0        0
#	M6            0        1        0        0        0        1
#	Totals        2        1        1       26       32       62
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1968.16 (MB), peak = 1999.89 (MB)
#start 4th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 39
#
#    By Layer and Type :
#	         MetSpc    Short   WidTbl ViaInPin   Totals
#	M1            1        0        0       32       33
#	M2            0        0        0        0        0
#	M3            0        0        0        0        0
#	M4            0        0        5        0        5
#	M5            0        0        0        0        0
#	M6            0        1        0        0        1
#	Totals        1        1        5       32       39
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1970.13 (MB), peak = 1999.89 (MB)
#start 5th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 42
#
#    By Layer and Type :
#	         MetSpc    Short   WidTbl ViaInPin   Totals
#	M1            4        0        0       32       36
#	M2            0        0        0        0        0
#	M3            0        0        0        0        0
#	M4            0        0        5        0        5
#	M5            0        0        0        0        0
#	M6            0        1        0        0        1
#	Totals        4        1        5       32       42
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1968.28 (MB), peak = 1999.89 (MB)
#start 6th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            2        0       32       34
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        2        1       32       35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1969.73 (MB), peak = 1999.89 (MB)
#start 7th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            5        0       32       37
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        5        1       32       38
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1976.95 (MB), peak = 1999.89 (MB)
#start 8th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            2        0       32       34
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        2        1       32       35
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1975.97 (MB), peak = 1999.89 (MB)
#start 9th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            3        0       32       35
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        3        1       32       36
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1974.38 (MB), peak = 1999.89 (MB)
#start 10th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            2        0       32       34
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        2        1       32       35
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1976.96 (MB), peak = 1999.89 (MB)
#start 11th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            3        0       32       35
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        3        1       32       36
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1979.69 (MB), peak = 1999.89 (MB)
#start 12th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            2        0       32       34
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        2        1       32       35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1982.72 (MB), peak = 1999.89 (MB)
#start 13th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            4        0       32       36
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        4        1       32       37
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1983.97 (MB), peak = 1999.89 (MB)
#start 14th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            3        0       32       35
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        3        1       32       36
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1986.80 (MB), peak = 1999.89 (MB)
#start 15th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            1        0       32       33
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        1        1       32       34
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1987.75 (MB), peak = 1999.89 (MB)
#start 16th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            5        0       32       37
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        5        1       32       38
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1979.94 (MB), peak = 1999.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 27647 um.
#Total half perimeter of net bounding box = 29276 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2375 um.
#Total wire length on LAYER M3 = 8437 um.
#Total wire length on LAYER M4 = 13071 um.
#Total wire length on LAYER M5 = 3146 um.
#Total wire length on LAYER M6 = 524 um.
#Total wire length on LAYER M7 = 93 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 22451
#Up-Via Summary (total 22451):
#           
#-----------------------
# M1               9633
# M2               9274
# M3               2282
# M4                772
# M5                472
# M6                 18
#-----------------------
#                 22451 
#
#Total number of DRC violations = 38
#Total number of violations on LAYER M1 = 37
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = 2.25 (MB)
#Total memory = 1857.05 (MB)
#Peak memory = 1999.89 (MB)
#
#Start Post Route via swapping...
#11.22% of area are rerouted by ECO routing.
#deterministic_schedule_search_repair_queue1
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            5        0       32       37
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        5        1       32       38
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1886.42 (MB), peak = 1999.89 (MB)
#CELL_VIEW MSDAP,init has 38 DRC violations
#Total number of DRC violations = 38
#Total number of violations on LAYER M1 = 37
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 27647 um.
#Total half perimeter of net bounding box = 29276 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2375 um.
#Total wire length on LAYER M3 = 8437 um.
#Total wire length on LAYER M4 = 13071 um.
#Total wire length on LAYER M5 = 3146 um.
#Total wire length on LAYER M6 = 524 um.
#Total wire length on LAYER M7 = 93 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 22451
#Total number of multi-cut vias = 560 (  2.5%)
#Total number of single cut vias = 21891 ( 97.5%)
#Up-Via Summary (total 22451):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9625 ( 99.9%)         8 (  0.1%)       9633
# M2              9274 (100.0%)         0 (  0.0%)       9274
# M3              1969 ( 86.3%)       313 ( 13.7%)       2282
# M4               535 ( 69.3%)       237 ( 30.7%)        772
# M5               470 ( 99.6%)         2 (  0.4%)        472
# M6                18 (100.0%)         0 (  0.0%)         18
#-----------------------------------------------------------
#                21891 ( 97.5%)       560 (  2.5%)      22451 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            5        0       32       37
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        5        1       32       38
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1929.98 (MB), peak = 1999.89 (MB)
#CELL_VIEW MSDAP,init has 38 DRC violations
#Total number of DRC violations = 38
#Total number of violations on LAYER M1 = 37
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May  7 15:26:18 2025
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 27647 um.
#Total half perimeter of net bounding box = 29276 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2375 um.
#Total wire length on LAYER M3 = 8437 um.
#Total wire length on LAYER M4 = 13071 um.
#Total wire length on LAYER M5 = 3146 um.
#Total wire length on LAYER M6 = 524 um.
#Total wire length on LAYER M7 = 93 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 22451
#Total number of multi-cut vias = 560 (  2.5%)
#Total number of single cut vias = 21891 ( 97.5%)
#Up-Via Summary (total 22451):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9625 ( 99.9%)         8 (  0.1%)       9633
# M2              9274 (100.0%)         0 (  0.0%)       9274
# M3              1969 ( 86.3%)       313 ( 13.7%)       2282
# M4               535 ( 69.3%)       237 ( 30.7%)        772
# M5               470 ( 99.6%)         2 (  0.4%)        472
# M6                18 (100.0%)         0 (  0.0%)         18
#-----------------------------------------------------------
#                21891 ( 97.5%)       560 (  2.5%)      22451 
#
#
#Start DRC checking..
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            5        0       32       37
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        5        1       32       38
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1928.70 (MB), peak = 1999.89 (MB)
#CELL_VIEW MSDAP,init has 38 DRC violations
#Total number of DRC violations = 38
#Total number of violations on LAYER M1 = 37
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            5        0       32       37
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        5        1       32       38
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1863.04 (MB), peak = 1999.89 (MB)
#CELL_VIEW MSDAP,init has 38 DRC violations
#Total number of DRC violations = 38
#Total number of violations on LAYER M1 = 37
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 27647 um.
#Total half perimeter of net bounding box = 29276 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2375 um.
#Total wire length on LAYER M3 = 8437 um.
#Total wire length on LAYER M4 = 13071 um.
#Total wire length on LAYER M5 = 3146 um.
#Total wire length on LAYER M6 = 524 um.
#Total wire length on LAYER M7 = 93 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 22451
#Total number of multi-cut vias = 560 (  2.5%)
#Total number of single cut vias = 21891 ( 97.5%)
#Up-Via Summary (total 22451):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9625 ( 99.9%)         8 (  0.1%)       9633
# M2              9274 (100.0%)         0 (  0.0%)       9274
# M3              1969 ( 86.3%)       313 ( 13.7%)       2282
# M4               535 ( 69.3%)       237 ( 30.7%)        772
# M5               470 ( 99.6%)         2 (  0.4%)        472
# M6                18 (100.0%)         0 (  0.0%)         18
#-----------------------------------------------------------
#                21891 ( 97.5%)       560 (  2.5%)      22451 
#
#route_detail Statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:36
#Increased memory = 6.70 (MB)
#Total memory = 1861.50 (MB)
#Peak memory = 1999.89 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:01:12
#Elapsed time = 00:01:24
#Increased memory = 32.09 (MB)
#Total memory = 1805.67 (MB)
#Peak memory = 1999.89 (MB)
#Number of warnings = 3
#Total number of warnings = 26
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed May  7 15:26:22 2025
#
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
#Default setup view is reset to PVT_0P63V_100C.setup_view.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       route_design
#route_design: cpu time = 00:01:20, elapsed time = 00:01:32, memory = 1800.45 (MB), peak = 1999.89 (MB)
#% End route_design (date=05/07 15:26:25, total cpu=0:01:20, real=0:01:33, peak res=1999.9M, current mem=1800.4M)
@file 136: #opt_design -post_route -hold
@file 137: #opt_design -post_route -setup
@file 138: opt_design -post_route -setup -hold -expanded_views
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1800.4M, totSessionCpu=0:04:14 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Enable merging buffers from different footprints for postRoute code for MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] CPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'AO' (tag=1) Default
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**Info: (IMPSP-307): Design contains fractional 20 cells.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell DECAPx10_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_SRAM, site asap7sc7p5t.
	...
	Reporting only the 20 first cells found...
.
**opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1851.0M, totSessionCpu=0:04:16 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**Info: (IMPSP-307): Design contains fractional 20 cells.

Begin checking placement ... (start mem=2025.9M, init mem=2025.9M)
*info: Placed = 88882          (Fixed = 4459)
*info: Unplaced = 0           
Placement Density:100.00%(22263/22263)
Placement Density (including fixed std cells):100.00%(22392/22392)
PowerDomain Density <AO>:99.98%(22259/22263)
Finished check_place (total: cpu=0:00:02.5, real=0:00:02.0; vio checks: cpu=0:00:02.3, real=0:00:02.0; mem=2014.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
#num needed restored net=0
#need_extraction net=0 (total=3816)
#WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
#Start routing data preparation on Wed May  7 15:26:30 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3322 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
# M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1842.79 (MB), peak = 1999.89 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 36 != ict width 200.0
#
#layer[1] tech spc 36 != ict spc 232.0
#
#layer[2] tech width 36 != ict width 144.0
#
#layer[2] tech spc 36 != ict spc 144.0
#
#layer[3] tech width 36 != ict width 144.0
#
#layer[3] tech spc 36 != ict spc 144.0
#
#layer[4] tech width 48 != ict width 144.0
#
#layer[4] tech spc 48 != ict spc 144.0
#
#layer[5] tech width 48 != ict width 192.0
#
#layer[5] tech spc 48 != ict spc 192.0
#
#layer[6] tech width 64 != ict width 192.0
#
#layer[6] tech spc 64 != ict spc 192.0
#
#layer[7] tech width 64 != ict width 256.0
#
#layer[7] tech spc 64 != ict spc 256.0
#
#layer[8] tech width 80 != ict width 256.0
#
#layer[8] tech spc 80 != ict spc 256.0
#
#layer[9] tech width 80 != ict width 320.0
#
#layer[9] tech spc 80 != ict spc 320.0
#
#layer[10] tech width 80 != ict width 320.0
#
#layer[10] tech spc 4000 != ict spc 320.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1867.26 (MB), peak = 1999.89 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 36 != ict width 200.0
#
#layer[1] tech spc 36 != ict spc 232.0
#
#layer[2] tech width 36 != ict width 144.0
#
#layer[2] tech spc 36 != ict spc 144.0
#
#layer[3] tech width 36 != ict width 144.0
#
#layer[3] tech spc 36 != ict spc 144.0
#
#layer[4] tech width 48 != ict width 144.0
#
#layer[4] tech spc 48 != ict spc 144.0
#
#layer[5] tech width 48 != ict width 192.0
#
#layer[5] tech spc 48 != ict spc 192.0
#
#layer[6] tech width 64 != ict width 192.0
#
#layer[6] tech spc 64 != ict spc 192.0
#
#layer[7] tech width 64 != ict width 256.0
#
#layer[7] tech spc 64 != ict spc 256.0
#
#layer[8] tech width 80 != ict width 256.0
#
#layer[8] tech spc 80 != ict spc 256.0
#
#layer[9] tech width 80 != ict width 320.0
#
#layer[9] tech spc 80 != ict spc 320.0
#
#layer[10] tech width 80 != ict width 320.0
#
#layer[10] tech spc 4000 != ict spc 320.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1877.25 (MB), peak = 1999.89 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Wed May  7 15:26:35 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3322 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1871.45 (MB), peak = 1999.89 (MB)
#Start routing data preparation on Wed May  7 15:26:36 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3322 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1871.45 (MB), peak = 1999.89 (MB)
#Init Design Signature = 1016684812
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#16x13 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 96 hboxes with single thread on machine with  3.89GHz 512KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 3282 nets were built. 1927 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:05 .
#   Increased memory =    14.34 (MB), total memory =  1886.49 (MB), peak memory =  1999.89 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1877.60 (MB), peak = 1999.89 (MB)
#RC Statistics: 17070 Res, 10321 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.86, Avg V/H Edge Length: 2528.34 (11931), Avg L-Edge Length: 1384.39 (3674)
#Start writing rcdb into /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d
2025/05/07 15:26:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:26:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
#Finish writing rcdb with 20368 nodes, 17086 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1882.75 (MB), peak = 1999.89 (MB)
Restoring parasitic data from file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2080.723M)
Following multi-corner parasitics specified:
	/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell MSDAP has rcdb /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d specified
Cell MSDAP, hinst 
Reading RCDB with compressed RC data.
2025/05/07 15:26:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:26:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:26:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:26:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 2056.723M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:10
#Elapsed time = 00:00:11
#Increased memory = 36.89 (MB)
#Total memory = 1879.68 (MB)
#Peak memory = 1999.89 (MB)
#
#1927 inserted nodes are removed
#Final Design Signature = 1016684812
Reading RCDB with compressed RC data.
Deleted 0 physical inst  (cell FILLER_ASAP7_75t_R / prefix -).
Deleted 5172 physical insts (cell FILLER_ASAP7_75t_L / prefix -).
Deleted 0 physical inst  (cell FILLER_ASAP7_75t_SL / prefix -).
Deleted 0 physical inst  (cell FILLER_ASAP7_75t_SRAM / prefix -).
Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_R / prefix -).
Deleted 3827 physical insts (cell FILLERxp5_ASAP7_75t_L / prefix -).
Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_SL / prefix -).
Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix -).
Total physical insts deleted = 8999.
AAE DB initialization (MEM=2045.8 CPU=0:00:00.1 REAL=0:00:00.0) 
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.417969)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=6.68359 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6.68359 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:03.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:03.2 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), mem = 0.0M
_______________________________________________________________________
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.417969)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=6.68359 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6.68359 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:03.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:03.2 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), mem = 0.0M

Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2074.42)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2146.41 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2146.41 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2138.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2138.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2103.53)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3347. 
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2109.68 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2109.68 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:04:33 mem=2109.7M)
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.097  | 15.097  | 32.488  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.645%
       (99.072% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:20, real = 0:00:21, mem = 1779.8M, totSessionCpu=0:04:34 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        33 (unrouted=0, trialRouted=0, noStatus=0, routed=33, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3783 (unrouted=532, trialRouted=0, noStatus=0, routed=3251, fixed=0, [crossesIlmBoundary=0, tooFewTerms=532, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 31 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 20 cells.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
    Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 10 cells
    Original list had 10 cells:
    BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
    New trimmed list has 9 cells:
    BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
    Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 8 of 21 cells
    Original list had 21 cells:
    CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
    New trimmed list has 13 cells:
    CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
    Clock tree balancer configuration for clock_trees Dclk Sclk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain AO:
      Buffers:     {BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
      Inverters:   {CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
      Clock gates: ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4_ASAP7_75t_SL ICGx4_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx3_ASAP7_75t_SL ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx5_ASAP7_75t_SRAM ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx4_ASAP7_75t_SRAM ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
      Unblocked area available for placement of any clock cells in power_domain AO: 22045.514um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: cts_route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
      Slew time target (leaf):    59.7ps
      Slew time target (trunk):   59.7ps
      Slew time target (top):     59.7ps (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 21.4ps
      Buffer max distance: 124.870um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUFx3_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=195.844um, saturatedSlew=56.8ps, speed=2705.028um per ns, cellArea=0.447um^2 per 1000um}
      Inverter  : {lib_cell:INVx2_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=128.422um, saturatedSlew=55.4ps, speed=2983.089um per ns, cellArea=0.454um^2 per 1000um}
      Clock gate: {lib_cell:ICGx2_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=109.238um, saturatedSlew=58.4ps, speed=2758.535um per ns, cellArea=2.536um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group Dclk/my_constraint_mode:
      Sources:                     pin Dclk
      Total number of sinks:       38
      Delay constrained sinks:     38
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner PVT_0P63V_100C.setup_delay:setup.late:
      Skew target:                 21.4ps
    Clock tree balancer configuration for skew_group Sclk/my_constraint_mode:
      Sources:                     pin Sclk
      Total number of sinks:       354
      Delay constrained sinks:     354
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner PVT_0P63V_100C.setup_delay:setup.late:
      Skew target:                 21.4ps
    Primary reporting skew groups are:
    skew_group Sclk/my_constraint_mode with 354 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer     Via Cell      Res.      Cap.     RC       Top of Stack
    Range                   (Ohm)     (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2     VIA12         10.000    0.000    0.003    false
    M2-M3     VIA23         10.000    0.000    0.004    false
    M3-M4     VIA34         10.000    0.001    0.007    false
    M4-M5     VIA45         10.000    0.001    0.011    false
    M5-M6     VIA56         10.000    0.001    0.010    false
    M6-M7     VIA67         10.000    0.001    0.009    false
    M7-M8     VIA78         10.000    0.002    0.017    false
    M8-M9     VIA89         10.000    0.003    0.025    false
    M9-Pad    NR_VIA9_VH     1.600    0.001    0.002    false
    ----------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Validating CTS configuration
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
    cell areas       : b=10.906um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.052um^2
    cell capacitance : b=62.519fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.514fF
    sink capacitance : count=392, total=362.011fF, avg=0.923fF, sd=2.339fF, min=0.461fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=4.319fF, leaf=5.646fF, total=9.964fF
    wire lengths     : top=0.000um, trunk=826.725um, leaf=885.471um, total=1712.196um
    hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.558um, total=1369.904um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=1, worst=[3.1ps]} avg=3.1ps sd=0.0ps sum=3.1ps
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=59.7ps count=11 avg=35.9ps sd=14.1ps min=18.6ps max=62.8ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
    Leaf  : target=59.7ps count=22 avg=35.8ps sd=12.2ps min=17.0ps max=55.7ps {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
     Invs: INVx8_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.Sclk/my_constraint_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group Dclk/my_constraint_mode: insertion delay [min=60.3, max=80.4, avg=70.9, sd=6.6], skew [20.1 vs 21.4], 100% {60.3, 80.4} (wid=35.3 ws=23.1) (gid=59.9 gs=22.6)
    skew_group Sclk/my_constraint_mode: insertion delay [min=120.9, max=145.9, avg=135.1, sd=4.8], skew [25.0 vs 21.6*], 98% {123.5, 145.1} (wid=65.3 ws=47.6) (gid=119.7 gs=46.6)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 33, tested: 33, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  -------------------------------------------------------------------------------------------------------------------
  top                0                    0           0            0                    0                  0
  trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
  leaf               0                    0           0            0                    0                  0
  -------------------------------------------------------------------------------------------------------------------
  Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
    cell areas       : b=10.906um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.052um^2
    cell capacitance : b=62.519fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.514fF
    sink capacitance : count=392, total=362.011fF, avg=0.923fF, sd=2.339fF, min=0.461fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=4.319fF, leaf=5.646fF, total=9.964fF
    wire lengths     : top=0.000um, trunk=826.725um, leaf=885.471um, total=1712.196um
    hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.558um, total=1369.904um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=1, worst=[3.1ps]} avg=3.1ps sd=0.0ps sum=3.1ps
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=59.7ps count=11 avg=35.9ps sd=14.1ps min=18.6ps max=62.8ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
    Leaf  : target=59.7ps count=22 avg=35.8ps sd=12.2ps min=17.0ps max=55.7ps {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
     Invs: INVx8_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.Sclk/my_constraint_mode: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group Dclk/my_constraint_mode: insertion delay [min=60.3, max=80.4, avg=70.9, sd=6.6], skew [20.1 vs 21.4], 100% {60.3, 80.4} (wid=35.3 ws=23.1) (gid=59.9 gs=22.6)
    skew_group Sclk/my_constraint_mode: insertion delay [min=120.9, max=145.9, avg=135.1, sd=4.8], skew [25.0 vs 21.6*], 98% {123.5, 145.1} (wid=65.3 ws=47.6) (gid=119.7 gs=46.6)
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing DRVs
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 2 insts, 4 nets
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
    cell areas       : b=10.906um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.052um^2
    cell capacitance : b=62.519fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.514fF
    sink capacitance : count=392, total=362.011fF, avg=0.923fF, sd=2.339fF, min=0.461fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=4.319fF, leaf=5.646fF, total=9.964fF
    wire lengths     : top=0.000um, trunk=826.725um, leaf=885.471um, total=1712.196um
    hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.558um, total=1369.904um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=1, worst=[3.1ps]} avg=3.1ps sd=0.0ps sum=3.1ps
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=59.7ps count=11 avg=35.9ps sd=14.1ps min=18.6ps max=62.8ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
    Leaf  : target=59.7ps count=22 avg=35.8ps sd=12.2ps min=17.0ps max=55.7ps {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
     Invs: INVx8_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups PRO final:
    skew_group default.Sclk/my_constraint_mode: unconstrained
  Skew group summary PRO final:
    skew_group Dclk/my_constraint_mode: insertion delay [min=60.3, max=80.4, avg=70.9, sd=6.6], skew [20.1 vs 21.4], 100% {60.3, 80.4} (wid=35.3 ws=23.1) (gid=59.9 gs=22.6)
    skew_group Sclk/my_constraint_mode: insertion delay [min=120.9, max=145.9, avg=135.1, sd=4.8], skew [25.0 vs 21.6*], 98% {123.5, 145.1} (wid=65.3 ws=47.6) (gid=119.7 gs=46.6)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:        33 (unrouted=0, trialRouted=0, noStatus=0, routed=33, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3783 (unrouted=532, trialRouted=0, noStatus=0, routed=3251, fixed=0, [crossesIlmBoundary=0, tooFewTerms=532, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:02.8 real=0:00:02.8)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      PRO
**INFO: Start fixing DRV (Mem = 2098.92M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.92 -numThreads 1  -glitch
Info: 33 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:36.9/0:05:11.4 (0.9), mem = 2098.9M
**Info: (IMPSP-307): Design contains fractional 20 cells.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    47|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.10|     0.00|       0|       0|       0|  99.10|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.10|     0.00|       0|       0|       2|  99.10| 0:00:01.0|  2252.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.10|     0.00|       0|       0|       0|  99.10| 0:00:00.0|  2252.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 33 constrained nets 
Layer 4 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2252.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:04:41.9/0:05:16.5 (0.9), mem = 2233.0M
Running refinePlace -preserveRouting true
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:04:42 mem=2233.0M) ***
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2233.0MB
*** Finished place_detail (0:04:42 mem=2233.0M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:28, real = 0:00:29, mem = 1949.7M, totSessionCpu=0:04:42 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 2188.95M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=2189.0M)                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.097  | 15.097  | 32.489  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.644%
       (99.072% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:28, real = 0:00:29, mem = 1949.7M, totSessionCpu=0:04:42 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**ERROR: (IMPOPT-310):	Design density (99.07%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:44 mem=2179.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 PVT_0P77V_0C.hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3347. 
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  12.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:00:05.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:05.2 mem=0.0M ***
Timing Data dump into file /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/coe_eosdata_7cMXnt/PVT_0P77V_0C.hold_view.twf, for view: PVT_0P77V_0C.hold_view 
	 Dumping view 1 PVT_0P77V_0C.hold_view 
Done building hold timer [8977 node(s), 11524 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:00:05.5 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), mem = 0.0M
_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:04:46 mem=2179.4M ***
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 PVT_0P77V_0C.hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3347. 
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  12.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:00:05.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:05.2 mem=0.0M ***
Timing Data dump into file /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/coe_eosdata_7cMXnt/PVT_0P77V_0C.hold_view.twf, for view: PVT_0P77V_0C.hold_view 
	 Dumping view 1 PVT_0P77V_0C.hold_view 
Done building hold timer [8977 node(s), 11524 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:00:05.5 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), mem = 0.0M

Restoring Auto Hold Views:  PVT_0P77V_0C.hold_view
Restoring Active Hold Views:  PVT_0P77V_0C.hold_view 
Restoring Hold Target Slack: 0
Loading timing data from /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/coe_eosdata_7cMXnt/PVT_0P77V_0C.hold_view.twf 
	 Loading view 1 PVT_0P77V_0C.hold_view 

*Info: minBufDelay = 12.1 ps, libStdDelay = 2.6 ps, minBufSize = 58320 (4.0)
*Info: worst delay setup view: PVT_0P63V_100C.setup_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view
Hold  views included:
 PVT_0P77V_0C.hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.097  | 15.097  | 32.489  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.008  | -0.022  |
|           TNS (ns):| -0.050  | -0.028  | -0.022  |
|    Violating Paths:|    9    |    8    |    1    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.644%
       (99.072% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:35, real = 0:00:37, mem = 1937.5M, totSessionCpu=0:04:49 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:49.1/0:05:24.3 (0.9), mem = 2179.4M
*info: Run opt_design holdfix with 1 thread.
Info: 33 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.
**Info: (IMPSP-307): Design contains fractional 20 cells.

*** Starting Core Fixing (fixHold) cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:04:50 mem=2198.5M density=99.103% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   0|  -0.022|    -0.05|       9|          0|       0(     0)|    99.10%|   0:00:00.0|  2208.5M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   0|  -0.022|    -0.05|       9|          0|       0(     0)|    99.10%|   0:00:00.0|  2208.5M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 31 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:06.2 real=0:00:07.0 totSessionCpu=0:04:50 mem=2208.5M density=99.103% ***


*** Finish Post Route Hold Fixing (cpu=0:00:06.2 real=0:00:07.0 totSessionCpu=0:04:50 mem=2208.5M density=99.103%) ***
*** HoldOpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:04:50.1/0:05:25.3 (0.9), mem = 2189.4M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:           0.000 ps      15096.912 ps  postroute.hold
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:38, real = 0:00:39, mem = 1933.6M, totSessionCpu=0:04:52 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2167.97M, totSessionCpu=0:04:53).
**opt_design ... cpu = 0:00:39, real = 0:00:40, mem = 1937.9M, totSessionCpu=0:04:53 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 15.097 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 15.097 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.097  | 15.097  | 32.489  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.644%
       (99.072% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:39, real = 0:00:41, mem = 1888.8M, totSessionCpu=0:04:54 **
**Info: (IMPSP-307): Design contains fractional 20 cells.
For 8999 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Adding fillers to module Co_mem_L.
*INFO:   Added 1 filler inst  (cell FILLER_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 5172 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 3827 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO: Total 9000 filler insts added - prefix FILLER_AO (CPU: 0:00:01.0).
For 1 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 3
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 3

route_global_detail

#set_db route_design_bottom_routing_layer 2
#set_db route_design_top_routing_layer 7
#set_db route_design_with_eco true
#set_db route_design_with_via_in_pin "true"
#Start route_global_detail on Wed May  7 15:27:07 2025
#
#num needed restored net=0
#need_extraction net=0 (total=3816)
#WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
#Processed 3 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(2 insts marked dirty, reset pre-exisiting dirty flag on 5 insts, 4 nets marked need extraction)
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed May  7 15:27:08 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3322 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
# M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.38 (MB), peak = 2017.53 (MB)
#Merging special wires: starts on Wed May  7 15:27:08 2025 with memory = 1861.38 (MB), peak = 2017.53 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 194.08700 57.37500 ) on M1 for NET shiftR/FE_PHN398_n_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#2 routed nets are extracted.
#    1 (0.03%) extracted nets are partially routed.
#3282 routed net(s) are imported.
#532 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 3816.
#
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1861.38 (MB)
#Peak memory = 2017.53 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed May  7 15:27:09 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.88 (MB)
#Total memory = 1861.38 (MB)
#Peak memory = 2017.53 (MB)
#
#
#Start global routing on Wed May  7 15:27:09 2025
#
#
#Start global routing initialization on Wed May  7 15:27:09 2025
#
#Number of eco nets is 1
#
#Start global routing data preparation on Wed May  7 15:27:09 2025
#
#Start routing resource analysis on Wed May  7 15:27:09 2025
#
#Routing resource analysis is done on Wed May  7 15:27:09 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V        4022        2557      148070   100.00%
#  M2             H        2827        1849      148070    39.23%
#  M3             V        4022        2557      148070    38.35%
#  M4             H        3590          84      148070     1.04%
#  M5             V        4828           0      148070     0.00%
#  M6             H        2159         515      148070    12.24%
#  M7             V        2847         676      148070    12.22%
#  --------------------------------------------------------------
#  Total                  24295      22.57%     1036490    29.01%
#
#  33 nets (0.86%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed May  7 15:27:09 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1876.62 (MB), peak = 2017.53 (MB)
#
#
#Global routing initialization is done on Wed May  7 15:27:09 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1876.62 (MB), peak = 2017.53 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1877.27 (MB), peak = 2017.53 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1877.27 (MB), peak = 2017.53 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 532 (skipped).
#Total number of routable nets = 3284.
#Total number of nets in the design = 3816.
#
#1 routable net has only global wires.
#3283 routable nets have only detail routed wires.
#68 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 33           35                10            3216  
#-------------------------------------------------------------------------------
#        Total                 33           35                10            3216  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 27647 um.
#Total half perimeter of net bounding box = 29276 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2375 um.
#Total wire length on LAYER M3 = 8437 um.
#Total wire length on LAYER M4 = 13071 um.
#Total wire length on LAYER M5 = 3146 um.
#Total wire length on LAYER M6 = 524 um.
#Total wire length on LAYER M7 = 93 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 22451
#Total number of multi-cut vias = 560 (  2.5%)
#Total number of single cut vias = 21891 ( 97.5%)
#Up-Via Summary (total 22451):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9625 ( 99.9%)         8 (  0.1%)       9633
# M2              9274 (100.0%)         0 (  0.0%)       9274
# M3              1969 ( 86.3%)       313 ( 13.7%)       2282
# M4               535 ( 69.3%)       237 ( 30.7%)        772
# M5               470 ( 99.6%)         2 (  0.4%)        472
# M6                18 (100.0%)         0 (  0.0%)         18
#-----------------------------------------------------------
#                21891 ( 97.5%)       560 (  2.5%)      22451 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.59 (MB)
#Total memory = 1877.97 (MB)
#Peak memory = 2017.53 (MB)
#
#Finished global routing on Wed May  7 15:27:10 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1863.52 (MB), peak = 2017.53 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 4 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 27647 um.
#Total half perimeter of net bounding box = 29276 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2375 um.
#Total wire length on LAYER M3 = 8437 um.
#Total wire length on LAYER M4 = 13071 um.
#Total wire length on LAYER M5 = 3146 um.
#Total wire length on LAYER M6 = 524 um.
#Total wire length on LAYER M7 = 93 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 22451
#Total number of multi-cut vias = 560 (  2.5%)
#Total number of single cut vias = 21891 ( 97.5%)
#Up-Via Summary (total 22451):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9625 ( 99.9%)         8 (  0.1%)       9633
# M2              9274 (100.0%)         0 (  0.0%)       9274
# M3              1969 ( 86.3%)       313 ( 13.7%)       2282
# M4               535 ( 69.3%)       237 ( 30.7%)        772
# M5               470 ( 99.6%)         2 (  0.4%)        472
# M6                18 (100.0%)         0 (  0.0%)         18
#-----------------------------------------------------------
#                21891 ( 97.5%)       560 (  2.5%)      22451 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1863.89 (MB), peak = 2017.53 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.63 (MB)
#Total memory = 1864.13 (MB)
#Peak memory = 2017.53 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 38 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.49 (MB), peak = 2017.53 (MB)
#    completing 20% with 38 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.49 (MB), peak = 2017.53 (MB)
#    completing 30% with 38 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.49 (MB), peak = 2017.53 (MB)
#    completing 40% with 38 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.49 (MB), peak = 2017.53 (MB)
#    completing 50% with 38 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
#    completing 60% with 38 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
#    completing 70% with 38 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
#    completing 80% with 38 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
#    completing 90% with 38 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
#    completing 100% with 38 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
# ECO: 0.0% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            5        0       32       37
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        5        1       32       38
#2 out of 88883 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            5        0       32       37
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        5        1       32       38
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            3        0       32       35
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        3        1       32       36
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1925.61 (MB), peak = 2017.53 (MB)
#start 2nd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            2        0       32       34
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        2        1       32       35
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1932.66 (MB), peak = 2017.53 (MB)
#start 3rd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            4        0       32       36
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        4        1       32       37
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1942.20 (MB), peak = 2017.53 (MB)
#start 4th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            1        0       32       33
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        1        1       32       34
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1945.53 (MB), peak = 2017.53 (MB)
#start 5th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            2        0       32       34
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        2        1       32       35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1943.35 (MB), peak = 2017.53 (MB)
#start 6th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            1        0       32       33
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        1        1       32       34
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1971.66 (MB), peak = 2017.53 (MB)
#start 7th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            5        0       32       37
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        5        1       32       38
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1977.58 (MB), peak = 2017.53 (MB)
#start 8th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            4        0       32       36
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        4        1       32       37
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1976.43 (MB), peak = 2017.53 (MB)
#start 9th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            2        0       32       34
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        2        1       32       35
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1975.56 (MB), peak = 2017.53 (MB)
#start 10th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            1        0       32       33
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        1        1       32       34
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1974.87 (MB), peak = 2017.53 (MB)
#start 11th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            4        0       32       36
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        4        1       32       37
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1977.42 (MB), peak = 2017.53 (MB)
#start 12th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            4        0       32       36
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        4        1       32       37
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1988.44 (MB), peak = 2017.53 (MB)
#start 13th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            4        0       32       36
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        4        1       32       37
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1990.48 (MB), peak = 2017.53 (MB)
#start 14th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            3        0       32       35
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        3        1       32       36
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1991.86 (MB), peak = 2017.53 (MB)
#start 15th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            2        0       32       34
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        2        1       32       35
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1990.21 (MB), peak = 2017.53 (MB)
#start 16th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            3        0       32       35
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        3        1       32       36
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1990.22 (MB), peak = 2017.53 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 27646 um.
#Total half perimeter of net bounding box = 29276 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2376 um.
#Total wire length on LAYER M3 = 8437 um.
#Total wire length on LAYER M4 = 13071 um.
#Total wire length on LAYER M5 = 3144 um.
#Total wire length on LAYER M6 = 524 um.
#Total wire length on LAYER M7 = 95 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 22447
#Total number of multi-cut vias = 560 (  2.5%)
#Total number of single cut vias = 21887 ( 97.5%)
#Up-Via Summary (total 22447):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9625 ( 99.9%)         8 (  0.1%)       9633
# M2              9270 (100.0%)         0 (  0.0%)       9270
# M3              1969 ( 86.3%)       313 ( 13.7%)       2282
# M4               535 ( 69.3%)       237 ( 30.7%)        772
# M5               470 ( 99.6%)         2 (  0.4%)        472
# M6                18 (100.0%)         0 (  0.0%)         18
#-----------------------------------------------------------
#                21887 ( 97.5%)       560 (  2.5%)      22447 
#
#Total number of DRC violations = 36
#Total number of violations on LAYER M1 = 35
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 11.48 (MB)
#Total memory = 1875.61 (MB)
#Peak memory = 2017.53 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May  7 15:27:17 2025
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 27646 um.
#Total half perimeter of net bounding box = 29276 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2376 um.
#Total wire length on LAYER M3 = 8437 um.
#Total wire length on LAYER M4 = 13071 um.
#Total wire length on LAYER M5 = 3144 um.
#Total wire length on LAYER M6 = 524 um.
#Total wire length on LAYER M7 = 95 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 22447
#Total number of multi-cut vias = 560 (  2.5%)
#Total number of single cut vias = 21887 ( 97.5%)
#Up-Via Summary (total 22447):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9625 ( 99.9%)         8 (  0.1%)       9633
# M2              9270 (100.0%)         0 (  0.0%)       9270
# M3              1969 ( 86.3%)       313 ( 13.7%)       2282
# M4               535 ( 69.3%)       237 ( 30.7%)        772
# M5               470 ( 99.6%)         2 (  0.4%)        472
# M6                18 (100.0%)         0 (  0.0%)         18
#-----------------------------------------------------------
#                21887 ( 97.5%)       560 (  2.5%)      22447 
#
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            3        0       32       35
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        1        0        1
#	Totals        3        1       32       36
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1881.15 (MB), peak = 2017.53 (MB)
#CELL_VIEW MSDAP,init has 36 DRC violations
#Total number of DRC violations = 36
#Total number of violations on LAYER M1 = 35
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 27646 um.
#Total half perimeter of net bounding box = 29276 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2376 um.
#Total wire length on LAYER M3 = 8437 um.
#Total wire length on LAYER M4 = 13071 um.
#Total wire length on LAYER M5 = 3144 um.
#Total wire length on LAYER M6 = 524 um.
#Total wire length on LAYER M7 = 95 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 22447
#Total number of multi-cut vias = 560 (  2.5%)
#Total number of single cut vias = 21887 ( 97.5%)
#Up-Via Summary (total 22447):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9625 ( 99.9%)         8 (  0.1%)       9633
# M2              9270 (100.0%)         0 (  0.0%)       9270
# M3              1969 ( 86.3%)       313 ( 13.7%)       2282
# M4               535 ( 69.3%)       237 ( 30.7%)        772
# M5               470 ( 99.6%)         2 (  0.4%)        472
# M6                18 (100.0%)         0 (  0.0%)         18
#-----------------------------------------------------------
#                21887 ( 97.5%)       560 (  2.5%)      22447 
#
#route_detail Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 11.48 (MB)
#Total memory = 1875.61 (MB)
#Peak memory = 2017.53 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -70.80 (MB)
#Total memory = 1816.27 (MB)
#Peak memory = 2017.53 (MB)
#Number of warnings = 3
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed May  7 15:27:18 2025
#
**opt_design ... cpu = 0:00:51, real = 0:00:53, mem = 1780.6M, totSessionCpu=0:05:05 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
#num needed restored net=0
#need_extraction net=0 (total=3816)
#WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
#Start routing data preparation on Wed May  7 15:27:19 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3322 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
# M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1795.94 (MB), peak = 2017.53 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 36 != ict width 200.0
#
#layer[1] tech spc 36 != ict spc 232.0
#
#layer[2] tech width 36 != ict width 144.0
#
#layer[2] tech spc 36 != ict spc 144.0
#
#layer[3] tech width 36 != ict width 144.0
#
#layer[3] tech spc 36 != ict spc 144.0
#
#layer[4] tech width 48 != ict width 144.0
#
#layer[4] tech spc 48 != ict spc 144.0
#
#layer[5] tech width 48 != ict width 192.0
#
#layer[5] tech spc 48 != ict spc 192.0
#
#layer[6] tech width 64 != ict width 192.0
#
#layer[6] tech spc 64 != ict spc 192.0
#
#layer[7] tech width 64 != ict width 256.0
#
#layer[7] tech spc 64 != ict spc 256.0
#
#layer[8] tech width 80 != ict width 256.0
#
#layer[8] tech spc 80 != ict spc 256.0
#
#layer[9] tech width 80 != ict width 320.0
#
#layer[9] tech spc 80 != ict spc 320.0
#
#layer[10] tech width 80 != ict width 320.0
#
#layer[10] tech spc 4000 != ict spc 320.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1822.68 (MB), peak = 2017.53 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 36 != ict width 200.0
#
#layer[1] tech spc 36 != ict spc 232.0
#
#layer[2] tech width 36 != ict width 144.0
#
#layer[2] tech spc 36 != ict spc 144.0
#
#layer[3] tech width 36 != ict width 144.0
#
#layer[3] tech spc 36 != ict spc 144.0
#
#layer[4] tech width 48 != ict width 144.0
#
#layer[4] tech spc 48 != ict spc 144.0
#
#layer[5] tech width 48 != ict width 192.0
#
#layer[5] tech spc 48 != ict spc 192.0
#
#layer[6] tech width 64 != ict width 192.0
#
#layer[6] tech spc 64 != ict spc 192.0
#
#layer[7] tech width 64 != ict width 256.0
#
#layer[7] tech spc 64 != ict spc 256.0
#
#layer[8] tech width 80 != ict width 256.0
#
#layer[8] tech spc 80 != ict spc 256.0
#
#layer[9] tech width 80 != ict width 320.0
#
#layer[9] tech spc 80 != ict spc 320.0
#
#layer[10] tech width 80 != ict width 320.0
#
#layer[10] tech spc 4000 != ict spc 320.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1832.67 (MB), peak = 2017.53 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Wed May  7 15:27:24 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3322 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.81 (MB), peak = 2017.53 (MB)
#Start routing data preparation on Wed May  7 15:27:24 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3322 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.81 (MB), peak = 2017.53 (MB)
#Init Design Signature = 977788766
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#16x13 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 96 hboxes with single thread on machine with  3.69GHz 512KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 3282 nets were built. 1927 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:05 .
#   Increased memory =    13.78 (MB), total memory =  1840.86 (MB), peak memory =  2017.53 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1832.66 (MB), peak = 2017.53 (MB)
#RC Statistics: 17070 Res, 10321 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.86, Avg V/H Edge Length: 2527.73 (11934), Avg L-Edge Length: 1383.39 (3671)
#Start writing rcdb into /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d
2025/05/07 15:27:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
#Finish writing rcdb with 20368 nodes, 17086 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.42 (MB), peak = 2017.53 (MB)
Restoring parasitic data from file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2115.852M)
Following multi-corner parasitics specified:
	/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell MSDAP has rcdb /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d specified
Cell MSDAP, hinst 
Reading RCDB with compressed RC data.
2025/05/07 15:27:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:27:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 2095.852M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:10
#Elapsed time = 00:00:11
#Increased memory = 38.82 (MB)
#Total memory = 1834.76 (MB)
#Peak memory = 2017.53 (MB)
#
#1927 inserted nodes are removed
#Final Design Signature = 977788766
**opt_design ... cpu = 0:01:03, real = 0:01:06, mem = 1800.9M, totSessionCpu=0:05:17 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2095.41)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2152.14 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2152.14 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2152.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2152.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2117.25)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3347. 
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2123.41 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2123.41 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:05:19 mem=2123.4M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.097  | 15.097  | 32.488  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.644%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:01:05, real = 0:01:09, mem = 1865.6M, totSessionCpu=0:05:20 **
**opt_design ... cpu = 0:01:05, real = 0:01:09, mem = 1865.6M, totSessionCpu=0:05:20 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:01:05, real = 0:01:09, mem = 1865.6M, totSessionCpu=0:05:20 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2112.40M, totSessionCpu=0:05:20).
**opt_design ... cpu = 0:01:06, real = 0:01:09, mem = 1865.6M, totSessionCpu=0:05:20 **

[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       postroute.recovery
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:08, real = 0:01:11, mem = 1855.3M, totSessionCpu=0:05:22 **
2025/05/07 15:27:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3347. 
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  12.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:00:07.3 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:02.6/0:00:02.7 (1.0), mem = 0.0M
_______________________________________________________________________
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3347. 
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  12.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:00:07.3 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:02.6/0:00:02.7 (1.0), mem = 0.0M

2025/05/07 15:27:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>

------------------------------------------------------------
     opt_design Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 
Hold  views included:
 PVT_0P77V_0C.hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.097  | 15.097  | 32.488  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+
|PVT_0P63V_100C.setup_view
|                    | 15.097  | 15.097  | 32.488  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.008  | -0.022  |
|           TNS (ns):| -0.050  | -0.028  | -0.022  |
|    Violating Paths:|    9    |    8    |    1    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+
|PVT_0P77V_0C.hold_view
|                    | -0.022  | -0.008  | -0.022  |
|                    | -0.050  | -0.028  | -0.022  |
|                    |    9    |    8    |    1    |
|                    |   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.644%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:01:11, real = 0:01:15, mem = 1867.1M, totSessionCpu=0:05:25 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns         15.097 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_postroute
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       postroute
@file 139:
@file 140: write_db MSDAP_FINAL -def -verilog
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/07 15:27:44, mem=1843.1M)
% Begin Save ccopt configuration ... (date=05/07 15:27:44, mem=1844.7M)
% End Save ccopt configuration ... (date=05/07 15:27:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1845.3M, current mem=1845.3M)
% Begin Save netlist data ... (date=05/07 15:27:44, mem=1845.3M)
Writing Binary DB to MSDAP_FINAL.tmp/MSDAP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/07 15:27:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1845.3M, current mem=1845.3M)
Writing Netlist "MSDAP_FINAL.tmp/MSDAP.v.gz" ...
2025/05/07 15:27:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:27:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving congestion map file MSDAP_FINAL.tmp/MSDAP.route.congmap.gz ...
2025/05/07 15:27:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save AAE data ... (date=05/07 15:27:45, mem=1845.9M)
Saving AAE Data ...
% End Save AAE data ... (date=05/07 15:27:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1846.0M, current mem=1846.0M)
% Begin Save clock tree data ... (date=05/07 15:27:45, mem=1899.2M)
% End Save clock tree data ... (date=05/07 15:27:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1899.2M, current mem=1899.2M)
Saving preference file MSDAP_FINAL.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2025/05/07 15:27:46 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:46 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save floorplan data ... (date=05/07 15:27:46, mem=1920.2M)
Saving floorplan file ...
2025/05/07 15:27:46 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:46 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% End Save floorplan data ... (date=05/07 15:27:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1920.2M, current mem=1920.2M)
Saving PG file MSDAP_FINAL.tmp/MSDAP.pg.gz
2025/05/07 15:27:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2097.3M) ***
Saving Drc markers ...
2025/05/07 15:27:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
... 36 markers are saved ...
... 36 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/07 15:27:47, mem=1920.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/07 15:27:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1920.3M, current mem=1920.3M)
% Begin Save routing data ... (date=05/07 15:27:47, mem=1920.3M)
Saving route file ...
2025/05/07 15:27:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2097.3M) ***
% End Save routing data ... (date=05/07 15:27:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1920.4M, current mem=1920.4M)
Saving Def ...
Writing DEF file 'MSDAP_FINAL.tmp/MSDAP.def.gz', current time is Wed May  7 15:27:47 2025 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
2025/05/07 15:27:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:27:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
DEF file 'MSDAP_FINAL.tmp/MSDAP.def.gz' is written, current time is Wed May  7 15:27:47 2025 ...
Saving property file MSDAP_FINAL.tmp/MSDAP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2100.3M) ***
#Saving pin access data to file MSDAP_FINAL.tmp/MSDAP.apa ...
#
Saving preRoute extracted patterns in file 'MSDAP_FINAL.tmp/MSDAP.techData.gz' ...
Saving preRoute extraction data in directory 'MSDAP_FINAL.tmp/extraction/' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
% Begin Save power constraints data ... (date=05/07 15:27:48, mem=1924.9M)
% End Save power constraints data ... (date=05/07 15:27:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1924.9M, current mem=1924.9M)
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design MSDAP_FINAL.tmp
#% End save design ... (date=05/07 15:27:53, total cpu=0:00:04.6, real=0:00:09.0, peak res=1927.3M, current mem=1927.3M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 141: set_db write_stream_virtual_connection false
@file 142:
@file 143: write_netlist MSDAP_lvs.v -top_module_first -top_module MSDAP -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM } 
Writing Netlist "MSDAP_lvs.v" ...
**WARN: (IMPVL-535):	-topModuleFirst is not supported for saving physical netlist.  The option will be ignored.
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
@file 144:
@file 145: write_netlist MSDAP_sim.v -top_module_first -top_module MSDAP -exclude_leaf_cells -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM } 
Writing Netlist "MSDAP_sim.v" ...
@file 146:
@file 147: #write_stream -mode ALL -map_file /proj/cad/library/asap7/asap7_pdk_r1p7/cdslib/asap7_TechLib \
@file 148: #-uniquify_cell_names -merge { \
@file 149: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_L_201211.gds \
@file 150: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_R_201211.gds \
@file 151: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_SL_201211.gds \
@file 152: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_SRAM_201211.gds \
@file 153: #/home/eng/t/txg150930/workspace/ASIC/Memory/gds/SRAM1RW128x12_x4.gds \
@file 154: #/home/eng/t/txg150930/workspace/ASIC/Memory/gds/SRAM1RW256x8_x4.gds \
@file 155: #/home/eng/t/txg150930/workspace/ASIC/Memory/gds/SRAM2RW16x8_x4.gds }  \
@file 156: #MSDAP.gds
@file 157:
@file 158: #write_sdf MSDAP_physical.sdf
@file 159:
@file 160: # 18. Extracts RC characteristics for the interconnects
@file 161: set_db extract_rc_coupled true
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
@file 162: extract_rc
#num needed restored net=0
#need_extraction net=0 (total=3816)
#WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
#Start routing data preparation on Wed May  7 15:27:53 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3322 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
# M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
# M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
# M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1920.96 (MB), peak = 2017.53 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 36 != ict width 200.0
#
#layer[1] tech spc 36 != ict spc 232.0
#
#layer[2] tech width 36 != ict width 144.0
#
#layer[2] tech spc 36 != ict spc 144.0
#
#layer[3] tech width 36 != ict width 144.0
#
#layer[3] tech spc 36 != ict spc 144.0
#
#layer[4] tech width 48 != ict width 144.0
#
#layer[4] tech spc 48 != ict spc 144.0
#
#layer[5] tech width 48 != ict width 192.0
#
#layer[5] tech spc 48 != ict spc 192.0
#
#layer[6] tech width 64 != ict width 192.0
#
#layer[6] tech spc 64 != ict spc 192.0
#
#layer[7] tech width 64 != ict width 256.0
#
#layer[7] tech spc 64 != ict spc 256.0
#
#layer[8] tech width 80 != ict width 256.0
#
#layer[8] tech spc 80 != ict spc 256.0
#
#layer[9] tech width 80 != ict width 320.0
#
#layer[9] tech spc 80 != ict spc 320.0
#
#layer[10] tech width 80 != ict width 320.0
#
#layer[10] tech spc 4000 != ict spc 320.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1945.45 (MB), peak = 2017.53 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 36 != ict width 200.0
#
#layer[1] tech spc 36 != ict spc 232.0
#
#layer[2] tech width 36 != ict width 144.0
#
#layer[2] tech spc 36 != ict spc 144.0
#
#layer[3] tech width 36 != ict width 144.0
#
#layer[3] tech spc 36 != ict spc 144.0
#
#layer[4] tech width 48 != ict width 144.0
#
#layer[4] tech spc 48 != ict spc 144.0
#
#layer[5] tech width 48 != ict width 192.0
#
#layer[5] tech spc 48 != ict spc 192.0
#
#layer[6] tech width 64 != ict width 192.0
#
#layer[6] tech spc 64 != ict spc 192.0
#
#layer[7] tech width 64 != ict width 256.0
#
#layer[7] tech spc 64 != ict spc 256.0
#
#layer[8] tech width 80 != ict width 256.0
#
#layer[8] tech spc 80 != ict spc 256.0
#
#layer[9] tech width 80 != ict width 320.0
#
#layer[9] tech spc 80 != ict spc 320.0
#
#layer[10] tech width 80 != ict width 320.0
#
#layer[10] tech spc 4000 != ict spc 320.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1955.43 (MB), peak = 2017.53 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Wed May  7 15:27:59 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3322 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1949.60 (MB), peak = 2017.53 (MB)
#Start routing data preparation on Wed May  7 15:27:59 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3322 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1949.60 (MB), peak = 2017.53 (MB)
#Init Design Signature = 977788766
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#16x13 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 96 hboxes with single thread on machine with  3.69GHz 512KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 3282 nets were built. 1927 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:05 .
#   Increased memory =    13.46 (MB), total memory =  1963.33 (MB), peak memory =  2017.53 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1954.94 (MB), peak = 2017.53 (MB)
#RC Statistics: 17070 Res, 10321 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.86, Avg V/H Edge Length: 2527.73 (11934), Avg L-Edge Length: 1383.39 (3671)
#Start writing rcdb into /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d
2025/05/07 15:28:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:28:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
#Finish writing rcdb with 20368 nodes, 17086 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1958.61 (MB), peak = 2017.53 (MB)
Restoring parasitic data from file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2183.348M)
Following multi-corner parasitics specified:
	/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell MSDAP has rcdb /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d specified
Cell MSDAP, hinst 
Reading RCDB with compressed RC data.
2025/05/07 15:28:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:28:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/07 15:28:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:28:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 2159.348M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:10
#Elapsed time = 00:00:11
#Increased memory = 34.85 (MB)
#Total memory = 1955.81 (MB)
#Peak memory = 2017.53 (MB)
#
#1927 inserted nodes are removed
#Final Design Signature = 977788766
@file 163:
@file 164: #write_parasitics -spef_file MSDAP.PVT_0P63V_100C.par.spef -rc_corner PVT_0P63V_100C.setup_rc
@file 165: #write_parasitics -spef_file MSDAP.PVT_0P77V_0C.par.spef -rc_corner PVT_0P77V_0C.hold_rc
@file 166:
@file 167: # 19. Save the design
@file 168: write_db MSDAP_FINAL
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/07 15:28:06, mem=1861.0M)
% Begin Save ccopt configuration ... (date=05/07 15:28:06, mem=1861.0M)
% End Save ccopt configuration ... (date=05/07 15:28:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1861.4M, current mem=1861.4M)
% Begin Save netlist data ... (date=05/07 15:28:06, mem=1861.5M)
Writing Binary DB to MSDAP_FINAL.tmp/MSDAP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/07 15:28:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1861.5M, current mem=1861.5M)
2025/05/07 15:28:06 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:28:06 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving congestion map file MSDAP_FINAL.tmp/MSDAP.route.congmap.gz ...
2025/05/07 15:28:06 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:28:06 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save AAE data ... (date=05/07 15:28:06, mem=1861.7M)
Saving AAE Data ...
% End Save AAE data ... (date=05/07 15:28:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1861.7M, current mem=1861.7M)
% Begin Save clock tree data ... (date=05/07 15:28:06, mem=1861.7M)
% End Save clock tree data ... (date=05/07 15:28:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1861.7M, current mem=1861.7M)
Saving preference file MSDAP_FINAL.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2025/05/07 15:28:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:28:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save floorplan data ... (date=05/07 15:28:07, mem=1866.8M)
Saving floorplan file ...
2025/05/07 15:28:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:28:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% End Save floorplan data ... (date=05/07 15:28:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1866.8M, current mem=1866.8M)
Saving PG file MSDAP_FINAL.tmp/MSDAP.pg.gz
2025/05/07 15:28:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:28:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2110.2M) ***
Saving Drc markers ...
2025/05/07 15:28:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:28:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
... 36 markers are saved ...
... 36 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/07 15:28:08, mem=1866.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/07 15:28:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1866.8M, current mem=1866.8M)
% Begin Save routing data ... (date=05/07 15:28:08, mem=1866.8M)
Saving route file ...
2025/05/07 15:28:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/07 15:28:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2110.2M) ***
% End Save routing data ... (date=05/07 15:28:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1866.8M, current mem=1866.8M)
Saving property file MSDAP_FINAL.tmp/MSDAP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2113.2M) ***
#Saving pin access data to file MSDAP_FINAL.tmp/MSDAP.apa ...
#
Saving preRoute extracted patterns in file 'MSDAP_FINAL.tmp/MSDAP.techData.gz' ...
Saving preRoute extraction data in directory 'MSDAP_FINAL.tmp/extraction/' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
% Begin Save power constraints data ... (date=05/07 15:28:08, mem=1867.1M)
% End Save power constraints data ... (date=05/07 15:28:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1867.1M, current mem=1867.1M)
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design MSDAP_FINAL.tmp
#% End save design ... (date=05/07 15:28:13, total cpu=0:00:04.1, real=0:00:07.0, peak res=1883.5M, current mem=1867.6M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 169:
@file 170: # 20. Output reports
@file 171: #exec mkdir -f "reports"
@file 172: if {[file exists "reports"]} {
@file 173: file delete -force "reports"
@file 174: }
@file 175: file mkdir "reports"
@file 176:
@file 177: report_timing -late -max_paths 3 > reports/setup.rpt
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2144.92)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Reading RCDB with compressed RC data.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2213.28 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2213.28 CPU=0:00:00.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2213.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2213.3M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2177.39)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3347. 
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2183.55 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2183.55 CPU=0:00:00.1 REAL=0:00:00.0)
@file 178: report_timing -early -max_paths 3 > reports/hold.rpt
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2154.14)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2259.67 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2259.67 CPU=0:00:01.0 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2259.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2259.7M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2174.79)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3347. 
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  12.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2180.94 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2180.94 CPU=0:00:00.1 REAL=0:00:00.0)
@file 179: report_power -out_file reports/power.rpt
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.63V	    VDD
Using Power View: PVT_0P63V_100C.setup_view.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2156.53)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2223.9 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2223.9 CPU=0:00:00.8 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2223.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2223.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2178.02)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3347. 
Total number of fetched objects 3347
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3816,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2184.18 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2184.18 CPU=0:00:00.1 REAL=0:00:00.0)
Load RC corner of view PVT_0P63V_100C.setup_view

Begin Power Analysis

PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
    0.00V	    VSS
    0.63V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1878.75MB/3103.45MB/1999.49MB)

Begin Processing Timing Window Data for Power Calculation

Sclk(30MHz) CK: assigning clock Sclk to net Sclk
Dclk(768049Hz) CK: assigning clock Dclk to net Dclk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1879.11MB/3103.45MB/1999.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1879.11MB/3103.45MB/1999.49MB)

Begin Processing Signal Activity


Starting Levelizing
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT)
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 10%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 20%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 30%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 40%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 50%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 60%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 70%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 80%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 90%

Finished Levelizing
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT)

Starting Activity Propagation
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 10%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 20%

Finished Activity Propagation
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1879.70MB/3103.45MB/1999.49MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 3
      # of cell(s) missing leakage table: 3
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
SRAM1RW128x12                             internal power, leakge power, 
SRAM1RW256x8                              internal power, leakge power, 
SRAM2RW16x8                               internal power, leakge power, 



Starting Calculating power
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT)
 ... Calculating switching power
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 10%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 20%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 30%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 40%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 50%
 ... Calculating internal and leakage power
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 60%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 70%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 80%
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 90%

Finished Calculating power
2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1883.55MB/3103.45MB/1999.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1883.55MB/3103.45MB/1999.49MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1883.86MB/3103.45MB/1999.49MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1883.86MB/3103.45MB/1999.49MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.03232322 	   16.2835%
Total Switching Power:       0.01207941 	    6.0853%
Total Leakage Power:         0.15410016 	   77.6312%
Total Power:                 0.19850278
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1884.67MB/3103.45MB/1999.49MB)


Output file is reports/power.rpt
@file 180: report_area -out_file reports/area.rpt
@file 181: check_drc -limit 2000 -out_file reports/drc.rpt
#-limit 2000                             # int, default=2000, user setting
#-report reports/drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 2161.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 15.840 15.264} 1 of 180
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {15.840 0.000 31.680 15.264} 2 of 180
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {31.680 0.000 47.520 15.264} 3 of 180
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {47.520 0.000 63.360 15.264} 4 of 180
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {63.360 0.000 79.200 15.264} 5 of 180
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {79.200 0.000 95.040 15.264} 6 of 180
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {95.040 0.000 110.880 15.264} 7 of 180
  VERIFY DRC ...... Sub-Area : 7 complete 1 Viols.
  VERIFY DRC ...... Sub-Area: {110.880 0.000 126.720 15.264} 8 of 180
  VERIFY DRC ...... Sub-Area : 8 complete 2 Viols.
  VERIFY DRC ...... Sub-Area: {126.720 0.000 142.560 15.264} 9 of 180
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {142.560 0.000 158.400 15.264} 10 of 180
  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {158.400 0.000 174.240 15.264} 11 of 180
  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {174.240 0.000 190.080 15.264} 12 of 180
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {190.080 0.000 205.920 15.264} 13 of 180
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {205.920 0.000 221.760 15.264} 14 of 180
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {221.760 0.000 236.880 15.264} 15 of 180
  VERIFY DRC ...... Sub-Area : 15 complete 1 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 15.264 15.840 30.528} 16 of 180
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {15.840 15.264 31.680 30.528} 17 of 180
  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {31.680 15.264 47.520 30.528} 18 of 180
  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {47.520 15.264 63.360 30.528} 19 of 180
  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {63.360 15.264 79.200 30.528} 20 of 180
  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {79.200 15.264 95.040 30.528} 21 of 180
  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {95.040 15.264 110.880 30.528} 22 of 180
  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {110.880 15.264 126.720 30.528} 23 of 180
  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {126.720 15.264 142.560 30.528} 24 of 180
  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {142.560 15.264 158.400 30.528} 25 of 180
  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {158.400 15.264 174.240 30.528} 26 of 180
  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {174.240 15.264 190.080 30.528} 27 of 180
  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {190.080 15.264 205.920 30.528} 28 of 180
  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {205.920 15.264 221.760 30.528} 29 of 180
  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {221.760 15.264 236.880 30.528} 30 of 180
  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 30.528 15.840 45.792} 31 of 180
  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {15.840 30.528 31.680 45.792} 32 of 180
  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {31.680 30.528 47.520 45.792} 33 of 180
  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {47.520 30.528 63.360 45.792} 34 of 180
  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {63.360 30.528 79.200 45.792} 35 of 180
  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {79.200 30.528 95.040 45.792} 36 of 180
  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {95.040 30.528 110.880 45.792} 37 of 180
  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {110.880 30.528 126.720 45.792} 38 of 180
  VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {126.720 30.528 142.560 45.792} 39 of 180
  VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {142.560 30.528 158.400 45.792} 40 of 180
  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {158.400 30.528 174.240 45.792} 41 of 180
  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {174.240 30.528 190.080 45.792} 42 of 180
  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {190.080 30.528 205.920 45.792} 43 of 180
  VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {205.920 30.528 221.760 45.792} 44 of 180
  VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {221.760 30.528 236.880 45.792} 45 of 180
  VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 45.792 15.840 61.056} 46 of 180
  VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {15.840 45.792 31.680 61.056} 47 of 180
  VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {31.680 45.792 47.520 61.056} 48 of 180
  VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {47.520 45.792 63.360 61.056} 49 of 180
  VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {63.360 45.792 79.200 61.056} 50 of 180
  VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {79.200 45.792 95.040 61.056} 51 of 180
  VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {95.040 45.792 110.880 61.056} 52 of 180
  VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {110.880 45.792 126.720 61.056} 53 of 180
  VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {126.720 45.792 142.560 61.056} 54 of 180
  VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {142.560 45.792 158.400 61.056} 55 of 180
  VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {158.400 45.792 174.240 61.056} 56 of 180
  VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {174.240 45.792 190.080 61.056} 57 of 180
  VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {190.080 45.792 205.920 61.056} 58 of 180
  VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {205.920 45.792 221.760 61.056} 59 of 180
  VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {221.760 45.792 236.880 61.056} 60 of 180
  VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 61.056 15.840 76.320} 61 of 180
  VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {15.840 61.056 31.680 76.320} 62 of 180
  VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {31.680 61.056 47.520 76.320} 63 of 180
  VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {47.520 61.056 63.360 76.320} 64 of 180
  VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {63.360 61.056 79.200 76.320} 65 of 180
  VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {79.200 61.056 95.040 76.320} 66 of 180
  VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {95.040 61.056 110.880 76.320} 67 of 180
  VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {110.880 61.056 126.720 76.320} 68 of 180
  VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {126.720 61.056 142.560 76.320} 69 of 180
  VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {142.560 61.056 158.400 76.320} 70 of 180
  VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {158.400 61.056 174.240 76.320} 71 of 180
  VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {174.240 61.056 190.080 76.320} 72 of 180
  VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {190.080 61.056 205.920 76.320} 73 of 180
  VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {205.920 61.056 221.760 76.320} 74 of 180
  VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {221.760 61.056 236.880 76.320} 75 of 180
  VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 76.320 15.840 91.584} 76 of 180
  VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {15.840 76.320 31.680 91.584} 77 of 180
  VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {31.680 76.320 47.520 91.584} 78 of 180
  VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {47.520 76.320 63.360 91.584} 79 of 180
  VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {63.360 76.320 79.200 91.584} 80 of 180
  VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {79.200 76.320 95.040 91.584} 81 of 180
  VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {95.040 76.320 110.880 91.584} 82 of 180
  VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {110.880 76.320 126.720 91.584} 83 of 180
  VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {126.720 76.320 142.560 91.584} 84 of 180
  VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {142.560 76.320 158.400 91.584} 85 of 180
  VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {158.400 76.320 174.240 91.584} 86 of 180
  VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {174.240 76.320 190.080 91.584} 87 of 180
  VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {190.080 76.320 205.920 91.584} 88 of 180
  VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {205.920 76.320 221.760 91.584} 89 of 180
  VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {221.760 76.320 236.880 91.584} 90 of 180
  VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 91.584 15.840 106.848} 91 of 180
  VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {15.840 91.584 31.680 106.848} 92 of 180
  VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {31.680 91.584 47.520 106.848} 93 of 180
  VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {47.520 91.584 63.360 106.848} 94 of 180
  VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {63.360 91.584 79.200 106.848} 95 of 180
  VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {79.200 91.584 95.040 106.848} 96 of 180
  VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {95.040 91.584 110.880 106.848} 97 of 180
  VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {110.880 91.584 126.720 106.848} 98 of 180
  VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {126.720 91.584 142.560 106.848} 99 of 180
  VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {142.560 91.584 158.400 106.848} 100 of 180
  VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {158.400 91.584 174.240 106.848} 101 of 180
  VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {174.240 91.584 190.080 106.848} 102 of 180
  VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {190.080 91.584 205.920 106.848} 103 of 180
  VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {205.920 91.584 221.760 106.848} 104 of 180
  VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {221.760 91.584 236.880 106.848} 105 of 180
  VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 106.848 15.840 122.112} 106 of 180
  VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {15.840 106.848 31.680 122.112} 107 of 180
  VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {31.680 106.848 47.520 122.112} 108 of 180
  VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {47.520 106.848 63.360 122.112} 109 of 180
  VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {63.360 106.848 79.200 122.112} 110 of 180
  VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {79.200 106.848 95.040 122.112} 111 of 180
  VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {95.040 106.848 110.880 122.112} 112 of 180
  VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {110.880 106.848 126.720 122.112} 113 of 180
  VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {126.720 106.848 142.560 122.112} 114 of 180
  VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {142.560 106.848 158.400 122.112} 115 of 180
  VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {158.400 106.848 174.240 122.112} 116 of 180
  VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {174.240 106.848 190.080 122.112} 117 of 180
  VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {190.080 106.848 205.920 122.112} 118 of 180
  VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {205.920 106.848 221.760 122.112} 119 of 180
  VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {221.760 106.848 236.880 122.112} 120 of 180
  VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 122.112 15.840 137.376} 121 of 180
  VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {15.840 122.112 31.680 137.376} 122 of 180
  VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {31.680 122.112 47.520 137.376} 123 of 180
  VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {47.520 122.112 63.360 137.376} 124 of 180
  VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {63.360 122.112 79.200 137.376} 125 of 180
  VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {79.200 122.112 95.040 137.376} 126 of 180
  VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {95.040 122.112 110.880 137.376} 127 of 180
  VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {110.880 122.112 126.720 137.376} 128 of 180
  VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {126.720 122.112 142.560 137.376} 129 of 180
  VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {142.560 122.112 158.400 137.376} 130 of 180
  VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {158.400 122.112 174.240 137.376} 131 of 180
  VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {174.240 122.112 190.080 137.376} 132 of 180
  VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {190.080 122.112 205.920 137.376} 133 of 180
  VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {205.920 122.112 221.760 137.376} 134 of 180
  VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {221.760 122.112 236.880 137.376} 135 of 180
  VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 137.376 15.840 152.640} 136 of 180
  VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {15.840 137.376 31.680 152.640} 137 of 180
  VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {31.680 137.376 47.520 152.640} 138 of 180
  VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {47.520 137.376 63.360 152.640} 139 of 180
  VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {63.360 137.376 79.200 152.640} 140 of 180
  VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {79.200 137.376 95.040 152.640} 141 of 180
  VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {95.040 137.376 110.880 152.640} 142 of 180
  VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {110.880 137.376 126.720 152.640} 143 of 180
  VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {126.720 137.376 142.560 152.640} 144 of 180
  VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {142.560 137.376 158.400 152.640} 145 of 180
  VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {158.400 137.376 174.240 152.640} 146 of 180
  VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {174.240 137.376 190.080 152.640} 147 of 180
  VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {190.080 137.376 205.920 152.640} 148 of 180
  VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {205.920 137.376 221.760 152.640} 149 of 180
  VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {221.760 137.376 236.880 152.640} 150 of 180
  VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 152.640 15.840 167.904} 151 of 180
  VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {15.840 152.640 31.680 167.904} 152 of 180
  VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {31.680 152.640 47.520 167.904} 153 of 180
  VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {47.520 152.640 63.360 167.904} 154 of 180
  VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {63.360 152.640 79.200 167.904} 155 of 180
  VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {79.200 152.640 95.040 167.904} 156 of 180
  VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {95.040 152.640 110.880 167.904} 157 of 180
  VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {110.880 152.640 126.720 167.904} 158 of 180
  VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {126.720 152.640 142.560 167.904} 159 of 180
  VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {142.560 152.640 158.400 167.904} 160 of 180
  VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {158.400 152.640 174.240 167.904} 161 of 180
  VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {174.240 152.640 190.080 167.904} 162 of 180
  VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {190.080 152.640 205.920 167.904} 163 of 180
  VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {205.920 152.640 221.760 167.904} 164 of 180
  VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {221.760 152.640 236.880 167.904} 165 of 180
  VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 167.904 15.840 180.324} 166 of 180
  VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {15.840 167.904 31.680 180.324} 167 of 180
  VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {31.680 167.904 47.520 180.324} 168 of 180
  VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {47.520 167.904 63.360 180.324} 169 of 180
  VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {63.360 167.904 79.200 180.324} 170 of 180
  VERIFY DRC ...... Sub-Area : 170 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {79.200 167.904 95.040 180.324} 171 of 180
  VERIFY DRC ...... Sub-Area : 171 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {95.040 167.904 110.880 180.324} 172 of 180
  VERIFY DRC ...... Sub-Area : 172 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {110.880 167.904 126.720 180.324} 173 of 180
  VERIFY DRC ...... Sub-Area : 173 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {126.720 167.904 142.560 180.324} 174 of 180
  VERIFY DRC ...... Sub-Area : 174 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {142.560 167.904 158.400 180.324} 175 of 180
  VERIFY DRC ...... Sub-Area : 175 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {158.400 167.904 174.240 180.324} 176 of 180
  VERIFY DRC ...... Sub-Area : 176 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {174.240 167.904 190.080 180.324} 177 of 180
  VERIFY DRC ...... Sub-Area : 177 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {190.080 167.904 205.920 180.324} 178 of 180
  VERIFY DRC ...... Sub-Area : 178 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {205.920 167.904 221.760 180.324} 179 of 180
  VERIFY DRC ...... Sub-Area : 179 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {221.760 167.904 236.880 180.324} 180 of 180
  VERIFY DRC ...... Sub-Area : 180 complete 0 Viols.

  Verification Complete : 4 Viols.

 *** End Verify DRC (CPU: 0:00:01.4  ELAPSED TIME: 2.00  MEM: 0.0M) ***

@file 182: #exit
#@ End verbose source par_updated.tcl
@innovus 2> vim reports/setup.rpt
@innovus 3> ls reports

@innovus 4> vim reports/drc.rpt
@innovus 5> vim reports/hold.rpt
@innovus 6> vim reports/drc.rpt
@innovus 7> ls
@innovus 8> vim par_updated.tcl
@innovus 9> ls

@innovus 10> vim par_updated.tcl
@innovus 11> pwd
/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl
@innovus 12> gui_select -point {0.07400 0.04600}
@innovus 13> gui_zoom -out
@innovus 14> gui_zoom -out
@innovus 15> gui_zoom -out
@innovus 16> gui_zoom -out
@innovus 17> gui_zoom -out
@innovus 18> gui_zoom -out
@innovus 19> gui_zoom -rect -26.43 22.765 -24.608 23.691
@innovus 20> gui_zoom -out
@innovus 21> gui_zoom -out
@innovus 22> gui_fit 
@innovus 23> vim par_updated.tcl
@innovus 24> read_db MSDAP_FINAL
#% Begin load design ... (date=05/09 11:31:47, mem=2039.0M)
##  Process: 90            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Reset to color id 0 for Co_mem_L (CO_MEM) and all their descendants.
Reset to color id 0 for Co_mem_R (CO_MEM_1) and all their descendants.
Reset to color id 0 for Data_mem_L (DATA_MEM) and all their descendants.
Reset to color id 0 for Data_mem_R (DATA_MEM_1) and all their descendants.
Reset to color id 0 for PISOL (PISO) and all their descendants.
Reset to color id 0 for PISOR (PISO_1) and all their descendants.
Reset to color id 0 for R_mem_L (R_MEM) and all their descendants.
Reset to color id 0 for R_mem_R (R_MEM_1) and all their descendants.
Reset to color id 0 for addL (adder) and all their descendants.
Reset to color id 0 for addR (adder_1) and all their descendants.
Reset to color id 0 for alu_ctrl (alu_controller) and all their descendants.
Reset to color id 0 for main_ctrl (main_controller) and all their descendants.
Reset to color id 0 for pipo (PIPO) and all their descendants.
Reset to color id 0 for shiftL (shifter) and all their descendants.
Reset to color id 0 for shiftR (shifter_1) and all their descendants.
Free PSO.
Cleaning up the current multi-corner RC extraction setup.
AAE DB initialization (MEM=2200.32 CPU=0:00:00.1 REAL=0:00:00.0) 
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Design MSDAP was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1890.750M, initial mem = 278.188M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
##  Process: 7             (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
Set Default Input Pin Transition as 0.1 ps.
Loading design 'MSDAP' saved by 'Innovus' '19.11-s128_1' on 'Wed May 7 15:28:12 2025'.
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib' ...
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib' ...
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW128x12_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM1RW256x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib' ...
Read 1 cells in library 'SRAM2RW16x8_PVT_0P63V_100C' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib' ...
Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib' ...
Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib' ...
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib' ...
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib' ...
Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib' ...
Message <TECHLIB-1171> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib' ...
Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib' ...
Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x12_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW16x8_PVT_0P77V_0C' 
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc

Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/asap7_tech_1x_201209.lef ...

Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/asap7sc7p5t_27_R_1x_201211.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M1 pitch 36.

Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/asap7sc7p5t_27_L_1x_201211.lef ...

Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/asap7sc7p5t_27_SL_1x_201211.lef ...

Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/asap7sc7p5t_27_SRAM_1x_201211.lef ...

Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/SRAM1RW128x12_x4.lef ...

Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/SRAM1RW256x8_x4.lef ...

Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/SRAM2RW16x8_x4.lef ...

viaInitial starts at Fri May  9 11:32:06 2025
viaInitial ends at Fri May  9 11:32:06 2025

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from MSDAP_FINAL/viewDefinition.tcl
% Begin Load netlist data ... (date=05/09 11:32:06, mem=1438.6M)
*** Begin netlist parsing (mem=1936.9M) ***
Created 811 new cells from 46 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/MSDAP.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#1 (Current mem = 1942.855M, initial mem = 278.188M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1942.9M) ***
% End Load netlist data ... (date=05/09 11:32:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1531.9M, current mem=1531.9M)
Set top cell to MSDAP.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell MSDAP ...
*** Netlist is unique.
Set DBUPerIGU to techSite asap7sc7p5t width 54.
** info: there are 1678 modules.
** info: there are 3125 stdCell insts.
** info: there are 14 macros.

*** Memory Usage v#1 (Current mem = 2022.855M, initial mem = 278.188M) ***
*info: set bottom ioPad orient R0

Honor LEF defined pitches for advanced node
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file MSDAP_FINAL/gui.pref.tcl ...
##  Process: 7             (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Offset for stripe breaking is set to 0.
The power planner will set stripe antenna targets to stripe.
**WARN: analysis view PVT_0P63V_100C.setup_view not found, use default_view_setup
**WARN: analysis view PVT_0P77V_0C.hold_view not found, use default_view_setup
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Process node set using 'set_design_mode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Loading preRoute extracted patterns from file 'MSDAP_FINAL/MSDAP.techData.gz' ...
Completed (cpu: 0:00:00.6 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: PVT_0P63V_100C.setup_view
    RC-Corner Name        : PVT_0P63V_100C.setup_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 100 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/mmmc/qrcTechFile_typ03_scaled4xV06'
 
 Analysis View: PVT_0P77V_0C.hold_view
    RC-Corner Name        : PVT_0P77V_0C.hold_rc
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/mmmc/qrcTechFile_typ03_scaled4xV06'
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/mmmc/modes/my_constraint_mode/my_constraint_mode.sdc' ...
Current (total cpu=0:10:52, real=44:10:33, peak res=2084.2M, current mem=1823.3M)
MSDAP
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1832.4M, current mem=1832.4M)
Current (total cpu=0:10:53, real=44:10:33, peak res=2084.2M, current mem=1832.4M)
Reading latency file '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/mmmc/views/PVT_0P63V_100C.setup_view/latency.sdc' ...
Reading latency file '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/mmmc/views/PVT_0P77V_0C.hold_view/latency.sdc' ...
Total number of combinational cells: 676
Total number of sequential cells: 132
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
Total number of usable buffers: 53
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 84
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 11
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
Reading floorplan file - MSDAP_FINAL/MSDAP.fp.gz (mem = 2192.9M).
% Begin Load floorplan data ... (date=05/09 11:32:09, mem=1829.0M)
2025/05/09 11:32:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/09 11:32:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*info: reset 3814 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
2025/05/09 11:32:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/09 11:32:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Set FPlanBox to (0 0 236880 180324)

Honor LEF defined pitches for advanced node
There are 19 members in group AO.
 ... processed partition successfully.
Reading binary special route file MSDAP_FINAL/MSDAP.fp.spr.gz (Created by Innovus v19.11-s128_1 on Wed May  7 15:28:07 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1830.4M, current mem=1830.4M)
There are 33 nets with weight being set
There are 68 nets with bottomPreferredRoutingLayer being set
There are 33 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2104):	Layer M10: Pitch=80 is less than min width=40 + min spacing=2000.
**ERROR: (IMPTR-2101):	Layer M10: Pitch=720x9 is still less than min width=2000 + min spacing=40.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 2252 out of 2252 tracks are narrower than 2.040um (space 2.000 + width 0.040).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=05/09 11:32:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1830.4M, current mem=1830.4M)
Reading congestion map file MSDAP_FINAL/MSDAP.route.congmap.gz ...
% Begin Load SymbolTable ... (date=05/09 11:32:09, mem=1830.4M)
2025/05/09 11:32:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/09 11:32:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
2025/05/09 11:32:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/09 11:32:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% End Load SymbolTable ... (date=05/09 11:32:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=1845.0M, current mem=1845.0M)
Loading place ...
% Begin Load placement data ... (date=05/09 11:32:10, mem=1843.9M)
Reading placement file - MSDAP_FINAL/MSDAP.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v19.11-s128_1 on Wed May  7 15:28:08 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Checked 4 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2205.9M) ***
Total net length = 2.736e+04 (1.606e+04 1.130e+04) (ext = 2.191e+03)
% End Load placement data ... (date=05/09 11:32:10, total cpu=0:00:00.3, real=0:00:00.0, peak res=1852.7M, current mem=1852.7M)
2025/05/09 11:32:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/09 11:32:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Reading PG file MSDAP_FINAL/MSDAP.pg.gz
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2202.9M) ***
% Begin Load routing data ... (date=05/09 11:32:10, mem=1853.2M)
Reading routing file - MSDAP_FINAL/MSDAP.route.gz.
2025/05/09 11:32:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/09 11:32:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Reading Innovus routing data (Created by Innovus v19.11-s128_1 on Wed May  7 15:28:08 2025 Format: 19.1) ...
*** Total 3324 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2202.9M) ***
% End Load routing data ... (date=05/09 11:32:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1856.4M, current mem=1856.4M)
Loading Drc markers ...
2025/05/09 11:32:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/09 11:32:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
... 36 markers are loaded ...
... 36 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file MSDAP_FINAL/MSDAP.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2207.9M) ***
Restoring CPF database ...
Total number of combinational cells: 676
Total number of sequential cells: 132
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
Total number of usable buffers: 53
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 84
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 11
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Verifying CPF level_shifter rules ...
Verifying CPF isolation rules ...
-noImplicitRules false                     # bool, default=false, private
No isolation cell in libraries.
No level shifter cell in libraries.
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
restoreCpf: cpu=0:00:00.21 real=0:00:01.00
Start generating vias ...
#WARNING (NRDB-2300) All best routing via in layer V1 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
#WARNING (NRDB-2300) All best routing via in layer V2 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
#WARNING (NRDB-2300) All best routing via in layer V3 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
#WARNING (NRDB-2300) All best routing via in layer V5 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
#WARNING (NRDB-2300) All best routing via in layer V7 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
#WARNING (NRDB-2300) All best routing via in layer V8 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
#WARNING (NRDB-2300) All best routing via in layer V9 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
Via generation completed successfully.
Generating auto layer map file.
Initializing preRoute extraction patterns for new vias... Generating auto layer map file.
Completed (cpu: 0:00:01.2 real: 0:00:01.0)
Offset for stripe breaking is set to 0.
The power planner will set stripe antenna targets to stripe.
Initializing multi-corner resistance tables ...
% Begin Load power constraints ... (date=05/09 11:32:12, mem=1880.6M)
source MSDAP_FINAL/MSDAP_power_constraints.tcl
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=05/09 11:32:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1880.6M, current mem=1880.6M)
% Begin load AAE data ... (date=05/09 11:32:12, mem=1880.6M)
AAE DB initialization (MEM=2223.97 CPU=0:00:00.2 REAL=0:00:00.0) 
% End load AAE data ... (date=05/09 11:32:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=1881.7M, current mem=1881.7M)
Restoring CCOpt config...
  Extracting original clock gating for Sclk...
    clock_tree Sclk contains 354 sinks and 0 clock gates.
    Extraction for Sclk complete.
  Extracting original clock gating for Sclk done.
  Extracting original clock gating for Dclk...
    clock_tree Dclk contains 38 sinks and 0 clock gates.
    Extraction for Dclk complete.
  Extracting original clock gating for Dclk done.
  The skew group Dclk/my_constraint_mode was created. It contains 38 sinks and 1 sources.
  The skew group Sclk/my_constraint_mode was created. It contains 354 sinks and 1 sources.
  The skew group Dclk/my_constraint_mode was created. It contains 38 sinks and 1 sources.
  The skew group Sclk/my_constraint_mode was created. It contains 354 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 676
Total number of sequential cells: 132
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
Total number of usable buffers: 53
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 84
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 11
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
timing_enable_separate_device_slew_effect_sensitivities
timing_enable_default_delay_arc
#% End load design ... (date=05/09 11:32:13, total cpu=0:00:23.8, real=0:00:26.0, peak res=2039.0M, current mem=1881.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-108            1  There is no overlap layer defined in any...
WARNING   IMPDBTCL-321         7  The attribute '%s' still works but will ...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
ERROR     TECHLIB-1171         8  The attribute '%s' of group '%s' on line...
WARNING   TECHLIB-1277         4  The %s '%s' has been defined for %s %s '...
*** Message Summary: 17 warning(s), 9 error(s)

0
@innovus 25> set calibre_home [exec realpath [exec dirname [exec which calibre]]/..]
/proj/cad/mentor_2021/aoi_cal_2021.1_33.19
@innovus 26> source $calibre_home/lib/cal_enc.tcl
#@ Begin verbose source /proj/cad/mentor_2021/aoi_cal_2021.1_33.19/lib/cal_enc.tcl (pre)
@file 1: #/************************************************************************CPY11*/
@file 2: #/*   Copyright Mentor Graphics Corporation 2018  All Rights Reserved.    CPY12*/
@file 3: #/*                                                                       CPY13*/
@file 4: #/*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION         CPY14*/
@file 5: #/*   WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS         CPY15*/
@file 6: #/*   LICENSORS AND IS SUBJECT TO LICENSE TERMS.                          CPY16*/
@file 7: #/************************************************************************CPY17*/
@file 8:
@file 9: if { [info commands mgc_load_calibre]=="" } {
@file 10:
@file 11: proc mgc_enc_is_common_ui_mode {} {
  set isCuiMode 0
  if { [info exists ::env(MGC_CALIBRE_INNOVUS_CUI_MODE)] && $::env(MGC_CALIBRE_INNOVUS_CUI_MODE)=="1298096" } {
    if { [info commands eval_legacy] == "eval_legacy" } {
      set isCuiMode 1
    }
  }
  return $isCuiMode
}
@file 20:
@file 21: proc mgc_load_calibre {} {
  global env

  if {[info exists env(CALIBRE_HOME)] && ($env(CALIBRE_HOME) != "")} {
    set env(MGC_HOME) $env(CALIBRE_HOME)
  }
  if {![info exists env(MGC_HOME)] || $env(MGC_HOME)==""} {
    puts "//   *** Environment variable CALIBRE_HOME or MGC_HOME must be set. ***"
    puts "//   *** Calibre interface NOT loaded. ***"
    return 0
  }

  set etclf [file join $env(MGC_HOME) lib cal_innovus.tcl]
  if { ![file readable $etclf] } {
    puts "//   *** Could not read Calibre interface files. ***"
    puts "//   *** Calibre interface NOT loaded. ***"
    return 0
  }

  if { [info commands eval_legacy]=="eval_legacy" && ![mgc_enc_is_common_ui_mode] } {
    eval_legacy "proc mgc_enc_is_common_ui_mode {} { return 0 }"
    if { [catch {eval_legacy "source -quiet $etclf"} msg] } {
      puts "//  ERROR while loading Calibre interface: $msg"
      return 0
    }
  } else {
    set opt ""
    if { [mgc_enc_is_common_ui_mode] } {
      set opt "-quiet"
    }
    if { [catch "source $opt $etclf" msg] } {
      puts "//  ERROR while loading Calibre interface: $msg"
      return 0
    }
  }

  return 1
}
@file 59:
@file 60: mgc_load_calibre
### Start verbose source output (echo_comments mode) for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/queryenc/edi_autofix_cmd.tcl' ...
#************************************************************************CPY11*#
#*   Copyright Mentor Graphics Corporation 2012  All Rights Reserved.    CPY12*#
#*                                                                       CPY13*#
#*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION         CPY14*#
#*   WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS         CPY15*#
#*   LICENSORS AND IS SUBJECT TO LICENSE TERMS.                          CPY16*#
#************************************************************************CPY17*#

@proc calibre_autofix {args} {

    # Check if design is loaded
    if {[dbgTopCell]==0} {
        error "No design loaded!"
    }
    if {[string compare $args ""]} {
        # If setup file is provided from icc_shell
        set setup_file $args
    } else {
        # If setup file is not provided open Select Setup File form
        set types {
            {"Tcl Files"     {.tcl} }
            {"All files"     *      }
        }
        set setup_file [tk_getOpenFile -title "Select Setup File" -filetypes $types -parent .]
        # Selecting file is canceled
        if {![string compare $setup_file ""]} {
            return
        }
    }

    set fid [open "| $::env(MGC_HOME)/bin/calibre -autofix $setup_file"]
    while {[gets $fid line]  >= 0} {
        puts $line
    }
    if {[catch {close $fid} msg] != 0} {
        if {[string match "*WARNING*" $msg]} {
            puts $msg
        } else {
            error $msg
        }
        global errorCode
        if {"CHILDSTATUS" == [lindex $errorCode 0]} {
            set exit_status [lindex $errorCode 2]
            puts "exit status is $exit_status"
        }
    }

    set fid [open $setup_file r]
    while {[gets $fid value]  >= 0} {
        if [string match "*set_output_dir*" $value] {
            set words [regexp -all -inline {\S+} $value]
            set first [lindex $words 0]
            if {![string match "#*" $first]} {
                set dir [lindex $words 1]
            }
        } elseif [string match "*set_output_def_file*" $value] {
            set words [regexp -all -inline {\S+} $value]
            set first [lindex $words 0]
            if {![string match "#*" $first]} {
                set def [lindex $words 1]
            }
        } elseif [string match "*set_output_eco_file*" $value] {
            set words [regexp -all -inline {\S+} $value]
            set first [lindex $words 0]
            if {![string match "#*" $first]} {
                set eco [lindex $words 1]
            }
        } 
    }
    if {![info exists dir]} {
        # set_output_dir command is not in the setup file or commented
        set dir Autofix
    }
    if {![info exists def]} {
        # set_output_def_file command is not in the setup file or commented
        set def calibre_autofix.def
    }
    if {[info exists eco] && $eco eq "edi"} {
        source $dir/calibre_autofix.tcl
    } else {
        defIn -specialnets -nets $dir/$def
    }
}

@proc useECOFile {$dir} {
    set rVal 0
    if {[file readable $dir/calibre_autofix.tcl]} {
        set rVal 1
    } 
    return $rVal
}
### End verbose source output for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/queryenc/edi_autofix_cmd.tcl'.
### Start verbose source output (echo_comments mode) for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/queryenc/encounter.tcl' ...
#************************************************************************CPY11*#
#*   Copyright Mentor Graphics Corporation 2004  All Rights Reserved.    CPY12*#
#*                                                                       CPY13*#
#*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION         CPY14*#
#*   WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS         CPY15*#
#*   LICENSORS AND IS SUBJECT TO LICENSE TERMS.                          CPY16*#
#*                                                                       CPY17*#
#*   DISCLAIMER OF WARRANTY:  Unless otherwise agreed in writing,        CPY18*#
#*   Mentor Graphics software and associated files are provided          CPY19*#
#*   "as is" and without warranty.  Mentor Graphics has no obligation    CPY1A*#
#*   to support or otherwise maintain software.  Mentor Graphics         CPY1B*#
#*   makes no warranties, express or implied with respect to software    CPY1C*#
#*   including any warranty of merchantability or fitness for a          CPY1D*#
#*   particular purpose.                                                 CPY1E*#
#*                                                                       CPY1F*#
#*   LIMITATION OF LIABILITY: Mentor Graphics is not liable for any      CPY1G*#
#*   property damage, personal injury, loss of profits, interruption     CPY1H*#
#*   of business, or for any other special, consequential or             CPY1I*#
#*   incidental damages, however caused, whether for breach of           CPY1J*#
#*   warranty, contract, tort (including negligence), strict             CPY1K*#
#*   liability or otherwise. In no event shall Mentor Graphics'          CPY1L*#
#*   liability exceed the amount paid for the product giving rise        CPY1M*#
#*   to the claim                                                        CPY1N*#
#************************************************************************CPY1O*#

##################################################################################
#
#
# encounter.tcl: Calibre-RVE server in the Encounter environment
#
#
##################################################################################


##################################################################################
#
# This file contains TCL code that opens a server socket and listens for
# Calibre-RVE commands on that socket.
# 
# This file should be sourced in the Encounter environment as follows:
#
# source encounter.tcl
#
##################################################################################

@package require Tcl 8.0
@package require Tk  8.0

@proc cmn_source_widgets {} {
	global _ui_vars _ui_fonts

	set geom [wm geom .]
	set _ui_vars(MainGeometry) $geom
	scan $geom "%dx%d+%d+%d" w h x y
	set _ui_vars(wmframeW) [expr [winfo rootx .] - $x]
	set _ui_vars(wmframeH) [expr [winfo rooty .] - $y]
	
	set _ui_fonts(Mono) -Adobe-Courier-Medium-R-Normal--*-150-*-*-*-*-*-*

	global tcl_platform
	if {$tcl_platform(platform) == "windows"} {
		set _ui_vars(IsPC) 1
		set _ui_vars(PathSeparator) ";"
	} else {
		set _ui_vars(IsPC) 0
		set _ui_vars(PathSeparator) ":"
	}
}

@cmn_source_widgets

@if {[info exists env(CALIBRE_HOME)] && ($env(CALIBRE_HOME) != "")} {
    set env(MGC_HOME) $env(CALIBRE_HOME)
}

@proc uimessage_Note {pw msg} {
	tk_messageBox -title Calibre -parent $pw -message $msg -type ok -icon info
}
@proc uimessage_Error {pw msg} {
	tk_messageBox -title Calibre -parent $pw -message $msg -type ok -icon error
}

@proc uimessage_YesNo {pw msg} {
	tk_messageBox -title Calibre -parent $pw -message $msg -type yesno -icon question
}

@proc mgc_integer_only {P} {
	if { $P=="-" } {
		return 1
	} elseif { [regexp {[ \t\n]} $P] } {
		return 0
	} else {
		return [string is integer $P]
	}
}

@proc mgc_no_white_spaces {P} {
	if { [regexp {[ \t\n]} $P] } {
		return 0
	} else {
		return 1
	}
}

###############################################################################
# uiutils_MakeScrolledText --
#
# Provides an easy way of creating text widget with scrollbars
#
# Arguments:
#   <f>          = Frame that will contain everything(gets created below)
#   <scrollbars> = What type of scrollbars will be used:
#                    {vt, hz, both, none}
#   [args]       = The remaining args that get passed to text widget creation
#
# Returned Value:
#   Handle to internal text widget
#
@proc uiutils_MakeScrolledText {f scrollbars args} {
	global _ui_vars
   
	if ![winfo exists $f] {frame $f}
	set main $f

	if {$scrollbars == "both"} {
		eval text $main.txt $args \
			-yscroll {[list dynsbar2::scrollSet [list grid $main.vt -row 0 -column 1 -sticky ns]]} \
			-xscroll {[list dynsbar2::scrollSet [list grid $main.hz -row 1 -column 0 -sticky we]]}
		scrollbar $main.vt -orient verti -command "$main.txt yview"
		scrollbar $main.hz -orient horiz -command "$main.txt xview"
	} elseif {$scrollbars == "vt"} {
		eval text $main.txt $args \
			-yscroll {[list dynsbar2::scrollSet [list grid $main.vt -row 0 -column 1 -sticky ns]]}
		scrollbar $main.vt -command "$main.txt yview"
	} elseif {$scrollbars == "hz"} {
		eval text $main.txt $args \
			-xscroll {[list dynsbar2::scrollSet [list grid $main.hz -row 1 -column 0 -sticky we]]}
		scrollbar $main.hz -orient horiz -command "$main.txt xview"
	} elseif {$scrollbars == "none"} {
		eval text $main.txt $args
	} else {
		return {}
	}
   
	grid $main.txt -row 0 -column 0 -sticky news
	grid rowconfig $main 0 -weight 1
	grid columnconfig $main 0 -weight 1

	return $main.txt
}

#################################################################
#
# uiprocs_PositionWindow -- Positions a window relative to the
#                     specified parent.
#
# Arguments:
#    <w>      = Window to be positioned
#    <parent> = Parent window it should be relative to
#    [mode]   = Defines relative position to parent
#    [showit] = Show window after setting geometry?
#
@proc uiprocs_PositionWindow {w parent {mode "center"} {showit {1}}} {
   global _ui_vars
   
   # First we will withdraw the window so user
   # doesn't see repaints caused by geometry change
   wm withdraw $w
   
   # Due to a problem in Tk4.x that exists on the PC, we must
   # force toplevel windows to be resizable for purposes of
   # letting Tk calculate geometry data. The effect of this
   # problem was that some dialogs would be sized incorrectly.
   set curr ""
   if {[winfo class $w] == "Toplevel"} {
      set curr [wm resizable $w] ;# save existing state
      wm resizable $w 1 1        ;# temporarily force resizable
   }

   # It is critical that we "update" before
   # querying for geometry information
   update

   # Now it's safe to restore the resizable state of "w"
   if {$curr != ""} { eval wm resizable $w $curr }

   # Get screen info
   set edge_right [winfo screenwidth .]
   set edge_bottom [winfo screenheight .]
   
   # Get parent info.  We first check if it's a toplevel
   # window by seeing if we can get wm geometry info.  We
   # really only want the x/y values from the "wm geometry"
   # call since they take into account the window's frame.
   if {[catch {wm geometry $parent} geom] != 0} {
      # If it's not a toplevel window then get the
      # "root-relative" x/y values
      set p_x      [winfo rootx $parent]
      set p_y      [winfo rooty $parent]
   } else {
      scan $geom "%dx%d+%d+%d" width height p_x p_y
   }
   set p_width  [winfo width $parent]
   set p_height [winfo height $parent]

   # Get info for target window(if curr size info
   # is not yet known then we have to use "requested" info)
   set w_width  [winfo width $w]
   set w_height [winfo height $w]
   if {$w_width == 1} {
      set w_width  [winfo reqwidth $w]
      set w_height [winfo reqheight $w]
   }

   set x {}
   set y {}
   switch $mode {
      "center" {
         set x [expr {$p_x + ($p_width/2) - ($w_width/2)}]
         set y [expr {$p_y + ($p_height/2) - ($w_height/2)}]
         # Adjust so window doesn't go off the screen
         if {$x < 0} { set x 0 } \
         elseif {[expr {$x + $w_width + (2* $_ui_vars(wmframeW))}] > $edge_right} {
            set x [expr {$x - ($x + $w_width + (2* $_ui_vars(wmframeW)) - $edge_right)}]
         }
         if {$y < 0} { set y 0 }
      }
      "bottom" {
         set x $p_x
         set y [expr {$p_y + $p_height}]
         # Adjust so window doesn't go off the screen
         if {$x < 0} {set x 0} \
         elseif {[expr {$x + $w_width + (2* $_ui_vars(wmframeW))}] > $edge_right} {
            set x [expr {$x - ($x + $w_width + (2* $_ui_vars(wmframeW)) - $edge_right)}]
         }
         if {$y < 0} { set y 0 } \
         elseif {[expr {$y + $w_height}] > $edge_bottom} {
            incr y [expr {$edge_bottom - ($y + $w_height)}]
         }
         # Check if we need to account for window manager decoration frame width
         if {($parent == ".") || \
             [regexp {Toplevel|FileViewer|ReportViewer} [winfo class $parent]]} {
            set y [expr {$y + $_ui_vars(wmframeH) + 5}] 
         }
      }
      "screencenter" {
         set x [expr {($edge_right/2) - ($w_width/2)}]
         set y [expr {($edge_bottom/2) - ($w_height/2)}]
      }
      "right" -
      "righttop" -
      "rightmiddle" -
      "rightbottom" {
         set x [expr {$p_x + $p_width}]

         # Check if we need to account for window manager decoration frame width
         if {($parent == ".") || \
             [regexp {Toplevel|FileViewer|ReportViewer} [winfo class $parent]]} {
            set x [expr {$x + (2* $_ui_vars(wmframeW)) + 2}]
         }
         if {[expr {$x + $w_width}] > $edge_right} {
            # Adjust so window doesn't go off the screen
            set x [expr {$x - ($x + $w_width - $edge_right)}]
         }
         if {($mode == "right") || ($mode == "righttop")} {
            set y [expr {$p_y}]
         } elseif {$mode == "rightmiddle"} {
            set y [expr {$p_y + ($p_height/2) - ($w_height/2)}]
         } elseif {$mode == "rightbottom"} {
            set y [expr {$p_y + $p_height - $w_height}]
         }
      }
      "left" {
         set x [expr {$p_x - $w_width}]
         set y $p_y

         # Check if we need to account for window manager decoration frame width
         if {($parent == ".") || \
             [regexp {Toplevel|FileViewer|ReportViewer} [winfo class $parent]]} {
            set x [expr {$x - (2* $_ui_vars(wmframeW)) - 2}]
         }
         # Adjust so window doesn't go off the screen
         if {$x < 0} { set x 0 }
         if {$y < 0} { set y 0 } \
         elseif {[expr {$y + $w_height}] > $edge_bottom} {
            incr y [expr {$edge_bottom - ($y + $w_height)}]
         }
      }
      "straddleright" -
      "straddlerightbottom" {
         set x [expr {$p_x + $p_width - ($w_width / 2)}]

         # Check if we need to account for window manager decoration frame width
         if {($parent == ".") || \
             [regexp {Toplevel|FileViewer|ReportViewer} [winfo class $parent]]} {
            set x [expr {$x + $_ui_vars(wmframeW) + 1}]
         }
         if {[expr {$x + $w_width}] > $edge_right} {
            # Adjust so window doesn't go off the screen
            set x [expr {$x - ($x + $w_width - $edge_right)}]
         }
         if {$mode == "straddleright"} {
            set y [expr {$p_y + ($p_height/2) - ($w_height/2)}]
         } else {
            set y [expr {$p_y + $p_height - ($w_height/2)}]
            
            # Adjust so window doesn't go off the screen
            if {[expr {$y + $w_height}] > $edge_bottom} {
               incr y [expr {$edge_bottom - ($y + $w_height)}]
            }
         }
         # Check if we need to account for window manager decoration frame width
         if {($parent == ".") || \
             [regexp {Toplevel|FileViewer|ReportViewer} [winfo class $parent]]} {
            set y [expr {$y - $_ui_vars(wmframeH) - 2}]
         }
      }
   }
   
   wm geometry $w +$x+$y
   if {$_ui_vars(IsPC)} {
      update idletasks     ;# required on pc to get positioning to occur
   }

   # Now we can show the window(if requested)
   if {$showit == 1} {
      wm deiconify $w
      #raise $w
   }
}

# Dynamic scrolling, take two . . . 
@namespace eval dynsbar2 {

	namespace export scrollSet hierScrollSet

	proc scrollSet {pcmd first last} {
		ScrollSet $pcmd $first $last
	}

	# hier adheres to old scrolling set subcommand format
	proc hierScrollSet {pcmd tU wU fU lU} {
		incr tU -1 ; # Bug in hw_hier.c? Gives us one more than the number of rows.
		if {$tU==0} {
			set first 0.0
			set last 1.0
		} else {
			set first [expr {double($fU) / $tU}]
			set last  [expr {double($lU) / $tU}]
			if {$first<0.0} {set first 0.0}
			if {$last>1.0} {set last 1.0}
		}
		ScrollSet $pcmd $first $last
	}

	proc ScrollSet {pcmd first last} {
		set sbar [lindex $pcmd 1]
		$sbar set $first $last
		if {($first!=$last) && (($first>0) || (($last>0) && ($last<1)))} {
			eval $pcmd
		}
	}
}

@namespace eval mgc_enc {
	variable vars
	variable cmap
    variable hlTextObjs
    variable hlEdgeObjs
    variable hlPolyObjs

	global env

	set vars(ENV_VARNAME) "MGC_CALIBRE_LAYOUT_SERVER"
	set env(MGC_CALIBRE_LAYOUT_SERVER_NAME) "Cadence:Encounter"
	set env(MGC_CGI_MONITOR_STDIN) 1

    # Turn on support for shorthand text highlight command
    set env(MGC_RVE_HILIGHT_SHORT_TEXT_CMDS) 1

	set vars(DEFAULT_PORT) 9189

	set vars(RFILE_BUSY) 0
	set vars(hl_objects) {}

	set vars(hl_layer) "rve_0"

	set vars(hl_layer_basen) rve
	set vars(hl_layer_index) 0
	set vars(max_hl_layer) 0
	set vars(got_show_layers) 0
	set vars(show_layers_lsw_is_current) 0

	set vars(server_sid) ""
	set vars(last_client_sid) ""
	set vars(client_sockets)    {}

	set vars(SRANGE_START) 5000
	set vars(SRANGE_END)   9999
	set vars(socket_number) -1
	set vars(socket_host)   ""

    set vars(runcode_version) 4.4
    set vars(protocol_version) 4.6
    set vars(optionalCommands) [list    \
        "mgc_rve_get_poly"              \
    ]
    set vars(CI_trigger_keys) [list]

    variable userCmds
    array set userCmds {}
    set vars(userCmdIdx) 0
    set vars(menuCmds) [list]

    array set hlTextObjs {}
    array set hlEdgeObjs {}
    array set hlPolyObjs {}

	# Name Other is intended for -stippleData option in setLayerPreference, we don't support it here since it don't have stipple name 
	set vars(rve_supported_patterns) [list None Solid Horizontal Vertical Grid Slash Backslash Cross Brick Other]
	set vars(OptionsFile) ".rveencdb"

	foreach type {"GDS" "Verilog" "DEF"} {
		if {![info exists vars(exportOptions$type)]} {
			set vars(exportOptions$type) ""
            if {$type eq "Verilog"} {
                if {[info exists env(MGC_CALIBRE_VERILOG_EXPORT_PARAM_FILE)]} {
                    set vlog_cnfig_file $env(MGC_CALIBRE_VERILOG_EXPORT_PARAM_FILE)
                    if {[file exists $vlog_cnfig_file]} {
                        if {![catch {set rf [open $vlog_cnfig_file r]}]} {
                            set vars(exportOptionsVerilog) [read $rf]
                            close $rf
                        } else {
                            puts "Can't open MGC_CALIBRE_VERILOG_EXPORT_PARAM_FILE \"$vlog_cnfig_file\" for reading"
                        }
                    } else {
                        puts "Can't find MGC_CALIBRE_VERILOG_EXPORT_PARAM_FILE \"$vlog_cnfig_file\""
                    }
                }
            }
		}
		if {![info exists vars(showDlgRunTime$type)]} {
			set vars(showDlgRunTime$type) 0
		}
	}
}

@proc mgc_enc::initRveHighlightPatterns {} {
	variable vars

	for {set i 0} {$i<16} {incr i} {
		set vars(rve_${i}_color)    red
		set vars(rve_${i}_pattern) None
		set vars(rve_${i}_selectable) 1
		set vars(rve_${i}_width)      1
	}

	if { [lsearch [package names] BLT]<0 } {
		return 1
	}

	# 16X16 named bitmap patterns supported in Encounter
	blt::bitmap define ::mgc_enc::Pattern_None {
		#define none16x16_width 16
		#define none16x16_height 16
		static unsigned char none16x16_bits[] = {
			0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
			0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
			0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
		}
	blt::bitmap define ::mgc_enc::Pattern_Solid {
		#define solid16x16_width 16
		#define solid16x16_height 16
		static unsigned char solid16x16_bits[] = {
			0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
			0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
			0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
		}
	blt::bitmap define ::mgc_enc::Pattern_Horizontal {
		#define horizontal16x16_width 16
		#define horizontal16x16_height 16
		static unsigned char horizontal16x16_bits[] = {
			0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0x00, 0x00,
			0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
			0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
		}
	blt::bitmap define ::mgc_enc::Pattern_Vertical {
		#define vertical16x16_width 16
		#define vertical16x16_height 16
		static unsigned char vertical16x16_bits[] = {
			0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11,
			0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11,
			0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11};
		}
	blt::bitmap define ::mgc_enc::Pattern_Grid {
		#define grid16x16_width 16
		#define grid16x16_height 16
		static unsigned char grid16x16_bits[] = {
			0x11, 0x11, 0x00, 0x00, 0x44, 0x44, 0x00, 0x00, 0x11, 0x11, 0x00, 0x00,
			0x44, 0x44, 0x00, 0x00, 0x11, 0x11, 0x00, 0x00, 0x44, 0x44, 0x00, 0x00,
			0x11, 0x11, 0x00, 0x00, 0x44, 0x44, 0x00, 0x00};
		}
	blt::bitmap define ::mgc_enc::Pattern_Slash {
		#define slash16x16_width 16
		#define slash16x16_height 16
		static unsigned char slash16x16_bits[] = {
			0x88, 0x88, 0x44, 0x44, 0x22, 0x22, 0x11, 0x11, 0x88, 0x88, 0x44, 0x44,
			0x22, 0x22, 0x11, 0x11, 0x88, 0x88, 0x44, 0x44, 0x22, 0x22, 0x11, 0x11,
			0x88, 0x88, 0x44, 0x44, 0x22, 0x22, 0x11, 0x11};
		}
	blt::bitmap define ::mgc_enc::Pattern_Backslash {
		#define backslash16x16_width 16
		#define backslash16x16_height 16
		static unsigned char backslash16x16_bits[] = {
			0x11, 0x11, 0x22, 0x22, 0x44, 0x44, 0x88, 0x88, 0x11, 0x11, 0x22, 0x22,
			0x44, 0x44, 0x88, 0x88, 0x11, 0x11, 0x22, 0x22, 0x44, 0x44, 0x88, 0x88,
			0x11, 0x11, 0x22, 0x22, 0x44, 0x44, 0x88, 0x88};
		}
	blt::bitmap define ::mgc_enc::Pattern_Cross {
		#define cross16x16_width 16
		#define cross16x16_height 16
		static unsigned char cross16x16_bits[] = {
			0x99, 0x99, 0x66, 0x66, 0x66, 0x66, 0x99, 0x99, 0x99, 0x99, 0x66, 0x66,
			0x66, 0x66, 0x99, 0x99, 0x99, 0x99, 0x66, 0x66, 0x66, 0x66, 0x99, 0x99,
			0x99, 0x99, 0x66, 0x66, 0x66, 0x66, 0x99, 0x99};
		}
	blt::bitmap define ::mgc_enc::Pattern_Brick {
		#define brick16x16_width 16
		#define brick16x16_height 16
		static unsigned char brick16x16_bits[] = {
			0xff, 0xff, 0x22, 0x22, 0x22, 0x22, 0xff, 0xff, 0x88, 0x88, 0x88, 0x88,
			0xff, 0xff, 0x22, 0x22, 0x22, 0x22, 0xff, 0xff, 0x88, 0x88, 0x88, 0x88,
			0xff, 0xff, 0x22, 0x22, 0x22, 0x22, 0xff, 0xff};
		}
	set vars(rve_pattern_loaded) 1
	return 1
} ;
# mgc_enc::loadRveFillPatterns

@proc mgc_enc::rve_highlight_pattern_changed {i c menuBtn name1 name2 op} {
	variable vars
	set sPattern $vars(rve_${i}_pattern)
	$c delete all ;# clean up the canvas
	set cw [$c cget -width]
	set ch [$c cget -height]
	set width 1
	if { [info exists vars(rve_${i}_width)] && [string is integer -strict $vars(rve_${i}_width)] } {
		set width $vars(rve_${i}_width)
	}
	set color red
	if { [info exists vars(rve_${i}_color)] } {
		set color $vars(rve_${i}_color)
	}
	set item [$c create rectangle 1 1 $cw $ch -width $width -outline $color -fill $color]
	if { [info exists vars(rve_pattern_loaded)] && $sPattern!="Other" } {
		$c itemconfigure $item -stipple ::mgc_enc::Pattern_$sPattern
	}
}

@proc mgc_enc::rve_choose_color {i} {
	variable vars
	set color [tk_chooseColor -initialcolor red -title "Choose highlight color for rve_$i"]
	if { $color!="" } {
		set vars(rve_${i}_color) $color
	}
}

@proc mgc_enc::setExportOptions {type options show_dlg_at_runtime} {
	variable vars

	set vars(exportOptions$type) $options
	set vars(showDlgRunTime$type) $show_dlg_at_runtime
}

@proc mgc_enc::getExportOptions {type} {
	variable vars

	set lOptions [list $vars(exportOptions$type) $vars(showDlgRunTime$type)]
	return $lOptions
}

@proc mgc_enc::ShowError {err} {
	puts stderr $err
	uimessage_Error . "Calibre Error: $err"
}

@proc mgc_enc::ShowNote {msg} {
	uimessage_Note . $msg
	return 1
}

@proc mgc_enc::TranscriptMessage {msg} {
	puts stdout $msg
}

@proc mgc_enc::SendCmdToClient {args} {
	variable vars
	set last_client $vars(last_client_sid)
	if {$last_client!=""} {
		catch {puts $last_client "$args\n"} msg
	}
	return 1
}

@proc mgc_enc::SetReturnVal {bool} {
	return $bool
}

@proc mgc_enc::DesignLoaded {{show_msg 0}} {
	if {[getTopCell]==0} {
		if {$show_msg} {
			mgc_enc::ShowNote "No design loaded!"
		} else {
			error "No design loaded!"
		}
		return 0
	}
	return 1
}

@proc mgc_enc::CheckCellMapping {rvecell editcell msg} {
	variable cmap

	set map_cell $rvecell
	if {[info exists cmap($rvecell)]} {
		set map_cell $cmap($rvecell)
	}

	if {[string compare $map_cell $editcell]} {

		if {![uimessage_YesNo . $msg]} {
			return 0
		}

		set cmap($rvecell) $editcell
	}

	return 1
}

@proc mgc_enc::CheckHighlightContext {fname editcell {is_import 0}} {
	variable vars

	set f [open $fname r]
	set line1 [split [gets $f]]
	set line2 [gets $f]
	close $f

	if {[string compare [lindex $line1 0] "mgc_rve_context"]==0} {

		set fcell [string trim [lindex $line1 1] "\""]

		if {$is_import} {
			set msg "Import data from RVE cell \"${fcell}\"\ninto Encounter cell \"${editcell}\"?"
		} else {
			set msg "Show highlights from RVE cell \"${fcell}\"\nin Encounter cell \"${editcell}\"?"
		}

		if {![CheckCellMapping $fcell $editcell $msg]} {
			return [SetReturnVal 0]
		}
	}

	if {!$is_import} {
		set reset 0
		if {$line2=="mgc_rve_delete_markers"} {
			set reset 1
		}
		setHighlightColor $reset
	}

	return [SetReturnVal 1]
}

@proc mgc_enc::CheckExportContext {rvecell editcell} {
	if {![CheckCellMapping $rvecell $editcell "Export Encounter cell \"${editcell}\"\nas Calibre cell \"${rvecell}\"?"]} {
		return [SetReturnVal 0]
	}
	return [SetReturnVal 1]
}

@proc mgc_enc::CloseClientSockets {} {
	variable vars
	foreach client_sid $vars(client_sockets) {
		if {$client_sid!=""} {
			close $client_sid
		}
	}
	set vars(client_sockets) {}
	set vars(last_client_sid) ""
}

@proc mgc_enc::CloseClientSocket {cid} {
	variable vars

	close $cid

	set newlist {}
	foreach client_sid $vars(client_sockets) {
		if {$client_sid!=$cid} {
			lappend newlist $client_sid
		}
	}
	set vars(client_sockets) $newlist

	if {$cid==$vars(last_client_sid)} {
		set vars(last_client_sid) ""
	}
}

@proc mgc_enc::CloseServerSocket {} {
	variable vars
	if {$vars(server_sid)!=""} {
		close $vars(server_sid)
	}
	set vars(server_sid) ""
}

@proc mgc_enc::CloseServer {} {
	CloseClientSockets
	CloseServerSocket
	exit 0
}

@proc mgc_enc::AutoSeekSocket {{host ""}} {
	variable vars
	
	set s_start $vars(SRANGE_START)
	set s_end   $vars(SRANGE_END)

	set host [string trim $host]
	set retval 1
	for {set i $s_start} {$i <= $s_end} {incr i} {
	    if { $host eq "" } {
		if { [IsPortAvailable $i] } {
			set retval [catch {socket -server mgc_enc::AcceptConnection $i} vars(server_sid)]
		}
	    } else {
		set retval [catch {socket -myaddr $host -server mgc_enc::AcceptConnection $i} vars(server_sid)]
	    }
	    if { $retval==0 } { return $i }
	}

	set vars(server_sid) ""
	if { $host eq "" } { set host "localhost" }
	set msg "Could not initialize layout server socket\non $host at any port between $s_start and $s_end.\n\nPlease specify a different socket number or host name\nby using the command:\n\nmgc_enc::initServerSocket <port_number> \[host_name\]\n"
	if { [info exists ::env(MGC_REALTIME_INNOVUS_ENABLED)] } {
		append msg "\nRealTime will be disabled!"
	}
	ShowError $msg
	return 0
}

#-------------------------------------------------------------------------------
# DR1273859/1374383/1376672: Need to ensure no other socket connection is listening on network addresses for this port
#-------------------------------------------------------------------------------
@proc mgc_enc::IsPortAvailable {portNum} {
	set netaddr "127.0.0.1"   ;# not localhost as this may resolve to ipv6 ::1 and successfully connect when 127.0.0.1:port is in use
	set retval [catch {socket -myaddr $netaddr -server mgc_enc::AcceptConnection $portNum} sid]
	if { $retval==0 } {
		close $sid
		set retval [catch {socket -myaddr [info hostname] -server mgc_enc::AcceptConnection $portNum} sid]
		if { $retval==0 } {
			close $sid
			return 1
		}
	}
	return 0
}

@proc mgc_enc::OnServerChangeEvent {PreOrPost host portNum} {
	if { [info exists ::env(MGC_REALTIME_INNOVUS_ENABLED)] } {
		if { [info procs ::calibre::realtime::${PreOrPost}EncServerChangeEvent]!="" } {
			::calibre::realtime::${PreOrPost}EncServerChangeEvent $host $portNum
		}
	}
}

@proc mgc_enc::CreateServerSocket {portNum {host ""} {autoSeek 1}} {
	variable vars
	global env

	if { $portNum=="" || [regexp "\[^0-9\]+" $portNum] } {
		ShowError "Invalid port-number specified ($portNum)."
		return 0
	}

	# Notify RealTime server to prevent it from exiting.
	OnServerChangeEvent "Pre" $vars(socket_host) $vars(socket_number)

	CloseClientSockets
	CloseServerSocket

	set announce_number 0

	set host [string trim $host]
	set retval 1
	if { $host eq "" } {
		if { [IsPortAvailable $portNum] } {
			set retval [catch {socket -server mgc_enc::AcceptConnection $portNum} vars(server_sid)]
		}
	} else {
		set retval [catch {socket -myaddr $host -server mgc_enc::AcceptConnection $portNum} vars(server_sid)]
	}
	if {$retval} {
		set vars(server_sid) ""
		if {!$autoSeek} {
			set msg "Could not initialize layout server socket\nat $host:$portNum.\n\nPlease specify a different socket number or host name\nby using the command:\n\nmgc_enc::initServerSocket <port_number> \[host_name\]\n"
			if { [info exists ::env(MGC_REALTIME_INNOVUS_ENABLED)] } {
				append msg "\nRealTime will be disabled!"
			}
			ShowError $msg
			OnServerChangeEvent "Post" $vars(socket_host) $vars(socket_number)
			return 0
		}

		set msg "Could not initialize Calibre layout-server socket at $host:$portNum. Trying to find free socket ..."
		TranscriptMessage $msg

		set portNum [AutoSeekSocket $host]
		if {$portNum==0} {
			OnServerChangeEvent "Post" $vars(socket_host) $vars(socket_number)
			return 0
		}
		set announce_number 1
	}

	if { $host eq "" } {
	    set msg "Calibre layout-server initialized successfully at socket localhost:$portNum"
	} else {
	    set msg "Calibre layout-server initialized successfully at socket $host:$portNum"
	}
	TranscriptMessage $msg

	set env($vars(ENV_VARNAME)) "$host:$portNum"
	if { ![info exists env(MGC_CALIBRE_SCHEMATIC_SERVER)] } {
	    set env(MGC_CALIBRE_SCHEMATIC_SERVER) "$host:$portNum"
	}
	set vars(socket_host) $host
	set vars(socket_number) $portNum

	# ER1202567: Innovus RealTime Step 1: Create Infrastructures
	OnServerChangeEvent "Post" $vars(socket_host) $vars(socket_number)

	return 1
}

@proc mgc_enc::GetDefaultSocket {} {
	variable vars
	global env

    set host ""
	if {[info exists env($vars(ENV_VARNAME))]} {

		set layout_env $env($vars(ENV_VARNAME))

		if {$layout_env==""} {
			# don't initialize the server socket!
			set msg "Environment variable MGC_CALIBRE_LAYOUT_SERVER is set to blank."
			TranscriptMessage $msg
			return 0
		}

		set colon_index [string first ":" $layout_env]
        if {$colon_index==-1} {
            set layout_port $layout_env
        } elseif {$colon_index==0} {
            set layout_port [string range $layout_env 1 end]
        } else {
            set host [string range $layout_env 0 [expr {$colon_index-1}]]
            set layout_port [string range $layout_env [expr {$colon_index+1}] end]
        }

		if { $layout_port=="" || [regexp "\[^0-9\]+" $layout_port] } {
			set msg "Invalid port-number specified ($layout_port).\nPlease set environment-variable\n$vars(ENV_VARNAME)\nto <hostname>:<socket number>."
			ShowError $msg
			return -1
		}
		
		return [list $host $layout_port]

	} else {
		return [list $host $vars(DEFAULT_PORT)]
	}
}

@proc mgc_enc::initServerSocket {{portNum ""} {host ""}} {
	variable vars

	set autoSeek 0

	if { $vars(socket_number)==$portNum && $vars(socket_host)==$host && $vars(server_sid)!="" } {
		return 1
	}

	if {$portNum=="" || $portNum<=0} {
		set lHostPort [GetDefaultSocket]
		set host    [lindex $lHostPort 0]
		set portNum [lindex $lHostPort 1]
		if {$portNum<=0} {
			# either don't init socket or error in port specification
			return 0
		}
		set autoSeek 1
	}

	return [CreateServerSocket $portNum $host $autoSeek]
}

@proc mgc_enc::AcceptConnection {cid addr port} {
	variable vars
	fileevent $cid readable "mgc_enc::ProcessClientInput $cid"
	fconfigure $cid -buffering line -blocking 0
	set vars(last_client_sid) $cid
	lappend vars(client_sockets) $cid

    # Initial acceptance notification
    set lElem [fconfigure $cid -sockname]
    set hostName [lindex $lElem 1]
    set portNum  [lindex $lElem 2]
    if { $hostName=="localhost" || $hostName=="localhost.localdomain" } {
        set hostName [info hostname] ;# do NOT use localhost as hostName, it doesn't work across different machines
    }

    set viewerName Cadence:Encounter
    set display [getDisplayEnvVar]
    set featureList "language Tcl runcode $vars(runcode_version)"
    foreach cmd $vars(optionalCommands) {
        append featureList " $cmd 1"
    }

    eval SendCmdToClient viewer_connected $hostName $portNum $display $viewerName $vars(protocol_version) $featureList
}

@proc mgc_enc::calculateTriggerKey {} {
    set key [clock seconds]
    set mod [expr {$key%10000}]
    set key [string range [expr {$key-([pid]*$mod)}] 4 end]
    return $key
}

# handles client communication: processes input received from RVE
@proc mgc_enc::ProcessClientInput {cid} {
	variable vars

	if {[gets $cid request] < 0} {
		if { [eof $cid] } {
			CloseClientSocket $cid
		}
	} else {
		# process the incoming request
		set old_socket $vars(last_client_sid)
		# ProcessCmd can cause us to try to send something across
		# the socket.  Make sure we talk to the right socket.
		set vars(last_client_sid) $cid
		# 1st send the incoming request to RealTime server
		if {[info exists ::env(MGC_REALTIME_INNOVUS_ENABLED)]} {
			if { [ProcessRealTimeInput $cid $request] } {
				return
			}
		}
		if {[ProcessCmd $request]} {
			#set vars(last_client_sid) $cid
		} else {
			set vars(last_client_sid) $old_socket
			ShowError "Invalid command: \"$request\""
		}
	}
}

@proc mgc_enc::ProcessRealTimeInput {cid request} {
	# DR1280729: Virtuoso using 100% CPU caused by Mentor's Calibre not able to handle infosec security scan
	# direct usage of [lindex $requst 0] with invalid input can cause Tcl error,
	# set request "R.7 {@ At least 8 OVL_PO_ODs and 8 OVL_CO_POs for 1X1 Die}" ;# remove closing brace 
	#   lindex $request 0 => unmatched open brace in list
	# split can avoid such issue.
	#   split $request => R.7 \{@ At least 8 OVL_PO_ODs and 8 OVL_CO_POs for 1X1 Die
	set lCmds [split $request]
	set cmd [lindex $lCmds 0]
	# ? matches zero or one instance of previous pattern
	# regexp {^(::)?calibre::realtime::*}   calibre::realtime::cmd => 1
	# regexp {^(::)?calibre::realtime::*} ::calibre::realtime::cmd => 1
	# regexp {^(::)?calibre::realtime::*}  :calibre::realtime::cmd => 0
	if { [regexp {^(::)?calibre::realtime::*} $cmd] } {
		# re-directed to RealTime Tcl code
		# Typically, the cmd is ::calibre::realtime::CmdDispatcher
		eval $cmd $cid [lrange $request 1 end]
		return 1
	}

	return 0
}

@proc mgc_enc::ProcessCmd {in_cmd} {
#	puts stdout "RVE: $in_cmd"
	set cmd [split $in_cmd]
	set c1 [lindex $cmd 0]
	set rve_signature "mgc_rve_*"
	if {[string match $rve_signature $c1]} {
		return [ProcessRveCmd $in_cmd]
	} else {
		puts stdout "RVE: Rejecting unknown command"
	}
	return 0
}

@proc mgc_enc::ProcessRveCmd {cmdl} {

	set cmd [lindex $cmdl 0]
	set args [lrange $cmdl 1 end]

	switch -- $cmd {

		"mgc_rve_rfile"	{
			if {[llength $args]==1} {
				set fname [lindex $args 0]
			    return [$cmd $fname]
			}
		}

		"mgc_rve_delete_markers" {
			switch [llength $args] {
				0 {
					return [$cmd]
				}
				1 {
				    return [eval $cmd [lindex $args 0]]
				}
				2 {
					if {[CheckInteger [lindex $args 1]]} {
						return [eval $cmd [lindex $args 0] [lindex $args 1]]
					}
				}
			}
		}

		"mgc_rve_get_location" -
		"mgc_rve_get_rectangle" -
		"mgc_rve_get_poly" -
		"mgc_rve_context" {
			if {[llength $args]==2} {
				set cell [lindex $args 0]
				set precision [lindex $args 1]
				if {[CheckInteger $precision]} {
					return [$cmd $cell $precision]
				}
			}
		}

		"mgc_rve_zoom" {
			if {[llength $args]==5} {
				set llx [lindex $args 0]
				set lly [lindex $args 1]
				set urx [lindex $args 2]
				set ury [lindex $args 3]
				set zf  [lindex $args 4]
				if {[CheckNumber $llx] && [CheckNumber $lly] && [CheckNumber $urx] && [CheckNumber $ury] && [CheckNumber $zf]} {
					return [$cmd $llx $lly $urx $ury $zf]
				}
			}
		}

		"mgc_rve_snet" -
		"mgc_rve_sinst" {
			if {[llength $args]>=4} {
				set cell [lindex $args 0]
				set clear_hl [lindex $args 1]
				set zfactor [lindex $args 2]
				set nets [lrange $args 3 end]
				if {[CheckNumber $zfactor] && [CheckInteger $clear_hl]} {
					return [$cmd $cell $clear_hl $zfactor $nets]
				}
			}
		}

		"mgc_rve_probe_snet" -
		"mgc_rve_probe_sinst" {
			if {([llength $args]==1)} {
				return [$cmd [lindex $args 0]]
			}
		}

		"mgc_rve_export_layout" {
			set alen [llength $args]
			if {$alen==3 || $alen==7} {
				set cell   [lindex $args 0]
				set format [lindex $args 1]
				set file   [lindex $args 2]
				if {$alen==3} {
					return [$cmd $cell $format $file]
				} else {
					set llx [lindex $args 3]
					set lly [lindex $args 4]
					set dx  [lindex $args 5]
					set dy  [lindex $args 6]
					if {[CheckNumber $llx] && [CheckNumber $lly] && [CheckNumber $dx] && [CheckNumber $dy]} {
						return [$cmd $cell $format $file $llx $lly $dx $dy]
					}
				}
			}
		}

		"mgc_rve_export_netlist" {
			if {[llength $args]==3} {
				set cell [lindex $args 0]
				set format [lindex $args 1]
				set file [lindex $args 2]
				return [$cmd $cell $format $file]
			}
		}

		"mgc_rve_import" {
			if {[llength $args]==2} {
				set fname [lindex $args 0]
				set lname [lindex $args 1]
				return [$cmd $fname $lname]
			}
		}
        "mgc_rve_send_protocol_version" {
            if {[llength $args] == 4} {
                foreach {prot_ver host port display} $args {break}
                return [$cmd $prot_ver $host $port $display]
            }
        }

        "mgc_rve_run_viewer_code" {
            if {[llength $args] > 2} {
                set key [lindex $args 0]
                set viewerType [lindex $args 1]
                return [eval $cmd $key $viewerType [lrange $args 2 end]]
            }
        }
        "mgc_rve_get_version_for_feature" {
            if {[llength $args] == 1} {
                set feature [lindex $args 0]
                return [$cmd $feature]
            }
        }
	}

	puts stdout "RVE: Rejecting improperly formatted command"
	return 0
}

@proc mgc_enc::mgc_rve_get_version_for_feature {feature} {
    variable vars

    if {$feature eq "runcode"} {
        SendCmdToClient layout_data_ready $vars(runcode_version)
    } else {
        SendCmdToClient layout_data_ready 0.0
    }
    return 1
}

@proc mgc_enc::mgc_rve_run_viewer_code {key viewerType args} {
    variable vars

    set runMe 0
    if {[info exists ::env(MGC_CALIBRE_ALLOW_VIEWER_TRIGGERS)]} {
        set runMeStr $::env(MGC_CALIBRE_ALLOW_VIEWER_TRIGGERS)
        if {[string toupper $runMeStr] eq "ALWAYS"} {
            set runMe 1
        } else {
            ShowError "Viewer triggers are not allowed in this Encounter process"
        }
    } elseif {[lsearch -exact $vars(CI_trigger_keys) $key] != -1} {
        set runMe 1
    } else {
        ShowError "Viewer triggers are allowed only in Calibre Interactive processes started from Encounter"
    }

    if {$viewerType eq "schematic"} {
        set retCmd schematic_done
    } else {
        set retCmd layout_done
    }

    if {$runMe} {
        set trigCmd [lindex $args 0]
        if {[catch {set result [eval $trigCmd [lrange $args 1 end]]} msg]} {
            ShowError "Error while running trigger: $msg"
            append retCmd " 0"
        } else {
            append retCmd " $result"
        }
    } else {
        append retCmd " 0"
    }
    eval SendCmdToClient $retCmd
    return 1
}

@proc mgc_enc::mgc_rve_send_protocol_version {protVersion host port display} {
    variable vars

    set vars(client_protocol_version) $protVersion
}

@proc mgc_enc::getDisplayEnvVar {} {
    global env

    set host [info hostname]

    # $env(DISPLAY) :0.0 0:0 verbena:2 :2 are all valid
    if { ![info exists env(DISPLAY)] || $env(DISPLAY)=="0:0" } {
        set display $host:0.0
    } else {
        set colon_index [string first ":" $env(DISPLAY)]
        if {$colon_index>0} {
            set display $env(DISPLAY)
        } elseif {$colon_index==0} {
            set display $host$env(DISPLAY)
        } else {
            # there should be : in the env, e.g. 0.0 is not a valid display, just in case.
            set display $host:$env(DISPLAY)
        }
    }

    return $display
}

@proc mgc_enc::mgc_rve_rfile {in_fname} {
	variable vars

	if {$vars(RFILE_BUSY)} {
		return 1
	}

	set vars(RFILE_BUSY) 1
    set vars(got_show_layers) 0

	set fname [string trim $in_fname "\""]
	if {![file readable $fname]} {
		return 1
	}

	incr vars(hl_layer_index)
	if {$vars(hl_layer_index) > $vars(max_hl_layer)} {
		set vars(max_hl_layer) $vars(hl_layer_index)
	}
	set vars(hl_layer) "$vars(hl_layer_basen)_$vars(hl_layer_index)"

	set cval [catch {source -quiet $fname} rval]

	set vars(RFILE_BUSY) 0

	if {$cval} {
		uimessage_Error . "Error while highlighting:\n$rval"
		return 0
	}

	return 1

	set f [open $fname "r"]
	set linecount [ProcessRveFile $f]
	close $f

	if {$linecount==0} {return 1}

	ShowError "Format error in file $in_fname at line $linecount."
	return 0
}

@proc mgc_enc::mgc_rve_delete_markers {{in_cell ""} {in_all 0}} {
	variable vars
    variable hlTextObjs 
    variable hlEdgeObjs 
    variable hlPolyObjs

	if {![DesignLoaded 1]} {
		return 0
	}

	for {set i 0} {$i <= $vars(max_hl_layer)} {incr i} {
		set layer "$vars(hl_layer_basen)_$i"
		deleteCustomLayer $layer
	}

    catch {array unset hlTextObjs}
    catch {array unset hlEdgeObjs}
    catch {array unset hlPolyObjs}
    array set hlTextObjs {}
    array set hlEdgeObjs {}
    array set hlPolyObjs {}

	if {$vars(RFILE_BUSY)} {
		set vars(hl_layer_index) 0
		set vars(hl_layer) "rve_0"
	} else {
		set vars(hl_layer_index) 0
		redraw
	}

	return 1
}

@proc mgc_enc::mgc_rve_zoom {args} {
	variable vars
	if {[llength $args]!=5} {return 0}
	set llx [lindex $args 0]
	set lly [lindex $args 1]
	set urx [lindex $args 2]
	set ury [lindex $args 3]
	set zfactor [lindex $args 4]
	if {$zfactor==0} {
		redraw
		return 1
	}
	zoomBox $llx $lly $urx $ury
	zoomOut
	return 1
}

@proc mgc_enc::mgc_rve_context {cell precision} {
	return [DesignLoaded]
}

@proc mgc_enc::mgc_rve_highlight_index {index args} {
	variable vars
	set vars(hl_layer) "$vars(hl_layer_basen)_${index}"
	if {$index > $vars(max_hl_layer)} {
		set vars(max_hl_layer) $index
	}
	# DR717379: Difficult to see highlight shapes in EDI by default, custom color is not supported either.
	if { [llength $args]==2 } {
		setLayerPreference $vars(hl_layer) -color [lindex $args 1]
	}

	return 1
}

@proc mgc_enc::mgc_rve_incr_highlight_index {} {
	variable vars
	incr vars(hl_layer_index)
	if {$vars(hl_layer_index) > $vars(max_hl_layer)} {
		set vars(max_hl_layer) $vars(hl_layer_index)
	}
	set vars(hl_layer) "$vars(hl_layer_basen)_$vars(hl_layer_index)"
	return 1
}

@proc mgc_enc::get_highlight_index {} {
	variable vars
	return $vars(hl_layer_index)
}

@proc mgc_enc::mgc_rve_export_stream {cell filename {llx 0} {lly 0} {dx 0} {dy 0}} {
	return [mgc_enc::_mgc_rve_export_stream $cell $filename $llx $lly $dx $dy]
}

@proc mgc_enc::_mgc_rve_export_stream {cell filename {llx 0} {lly 0} {dx 0} {dy 0}} {
	global env
	variable vars

	set exec_ok 1
	if {$vars(showDlgRunTimeGDS) == 1} {
		set exec_ok [SetExportOptions GDS 1]
	}
	if {$exec_ok == 0} {
		TranscriptMessage "GDS export cancelled by user"
		return 0
	}

	set cmd "[getExportCmd $filename $vars(exportOptionsGDS)]"
	if { $dx>0 && $dy>0 } {
		set urx [expr $llx + $dx]
		set ury [expr $lly + $dy]
		append cmd " -area {$llx $lly $urx $ury}"
	}

	if {[catch {eval $cmd} msg]} {
		TranscriptMessage $msg
		return 0
	}
	return 1
}

@proc mgc_enc::_mgc_rve_export_def {cell filename} {
	variable vars

	set exec_ok 1
	if {$vars(showDlgRunTimeDEF) == 1} {
		set exec_ok [SetExportOptions DEF 1]
	}
	if {$exec_ok == 0} {
		TranscriptMessage "DEF export cancelled by user"
		return 0
	}
	set cmd "[getExportDefCmd $filename $vars(exportOptionsDEF)]"
	if {[catch {eval $cmd} msg]} {
		TranscriptMessage $msg
		return 0
	}
	return 1
}

@proc mgc_enc::mgc_rve_export_layout {cell format filename {llx 0} {lly 0} {dx 0} {dy 0}} {
	variable vars

	set vars(exportFileName) [string trim $filename "\""]
	set format [string trim $format \"]
	if {$format!="GDSII" && $format!="DEF"} {
		mgc_enc::ShowError "Calibre Interactive: Cannot export $format format layout from Encounter."
		return 0
	}

	# Innovus defOut doesn't support -area option, but streamOut does
	if { $format!="GDSII" && $dx>0 && $dy>0 } {
		TranscriptMessage "Area export not implemented. Exporting entire design..."
	}

	if {$format=="GDSII"} {
		SendCmdToClient layout_done [_mgc_rve_export_stream $cell $filename $llx $lly $dx $dy]
	} else {
		SendCmdToClient layout_done [_mgc_rve_export_def $cell $filename]
	}
	return 1
}

@proc mgc_enc::_mgc_rve_export_verilog {cell filename} {
	variable vars

	set exec_ok 1
	if {$vars(showDlgRunTimeVerilog) == 1} {
		set exec_ok [SetExportOptions Verilog 1]
	}
	if {$exec_ok == 0} {
		TranscriptMessage "Verilog export cancelled by user"
		return 0
	}
	set cmd "[getExportVerilogCmd $filename $vars(exportOptionsVerilog)]"
	if {[catch {eval $cmd} msg]} {
		TranscriptMessage $msg
		return 0
	}
	return 1
}

@proc mgc_enc::_mgc_rve_export_netlist {cell format filename} {
	if {$format!="VERILOG"} {
		mgc_enc::ShowError "Calibre Interactive: Cannot export $format format netlists from Encounter."
		return 0
	}
	return [_mgc_rve_export_verilog $cell $filename]
}

@proc mgc_enc::mgc_rve_export_netlist {cell format filename} {
	variable vars

	set vars(exportFileName) [string trim $filename "\""]
	SendCmdToClient schematic_done [_mgc_rve_export_netlist $cell $format $filename]
	return 1
}

@proc mgc_enc::mgc_rve_snet {cell clear_hl zfactor nets} {
	TranscriptMessage "mgc_rve_snet not implemented."
	return 1
}

@proc mgc_enc::mgc_rve_sinst {cell clear_hl zfactor nets} {
	TranscriptMessage "mgc_rve_sinst not implemented."
	return 1
}

@proc mgc_enc::mgc_rve_probe_snet {cell} {
	TranscriptMessage "mgc_rve_probe_snet not implemented."
	ShowNote "Functionality not implemented."
	return 1
}

@proc mgc_enc::mgc_rve_probe_sinst {cell} {
	TranscriptMessage "mgc_rve_probe_sinst not implemented."
	ShowNote "Functionality not implemented."
	return 1
}

@proc mgc_enc::mgc_rve_get_location {cell precision} {
	set pt [guiGetCoord]
	if { [llength $pt]==2 } {
		SendCmdToClient layout_data_ready [lindex $pt 0] [lindex $pt 1]
	} else {
		SendCmdToClient layout_data_ready
	}
	return 1
}

@proc mgc_enc::mgc_rve_get_rectangle {cell precision} {
	set box [guiGetBox]
	if { [llength $box]==4 } {
		SendCmdToClient layout_data_ready [lindex $box 0] [lindex $box 1] [lindex $box 2] [lindex $box 3]
	} else {
		SendCmdToClient layout_data_ready
	}
	return 1
}

@proc mgc_enc::mgc_rve_get_poly {cell precision} {
	set poly [guiGetPoly]
	if { [llength $poly]>1 } {
		# eval to flatten the list
		eval SendCmdToClient layout_data_ready $poly
	} else {
		SendCmdToClient layout_data_ready
	}
	return 1
}

@proc mgc_enc::mgc_rve_import {fname lname} {
	ShowNote "Functionality not implemented."
	return 1
}


@proc mgc_enc::mgc_rve_layer {args} {}
@proc mgc_enc::mgc_rve_instance {args} {}
@proc mgc_enc::mgc_rve_device {args} {}
@proc mgc_enc::mgc_rve_port {args} {}
@proc mgc_enc::mgc_rve_pin {args} {}
@proc mgc_enc::mgc_rve_property {args} {}


@proc mgc_enc::CheckName {name} {
	set end [string length $name]
	incr end -1
	if {([string index $name 0]!="\"") || ([string index $name $end]!="\"")} {
		return 0
	}
	return 1
}

@proc mgc_enc::CheckInteger {num} {
	# No string is functions in Tcl 8.0
	#if {![string is integer -strict $num]} {
	#	return 0
	#}
	if {[scan $num "%d" inum]!=1} {
		return 0
	}
	return 1
}

@proc mgc_enc::CheckNumber {num} {
	#   No string is functions in Tcl 8.0
	#if {![string is double -strict $num]} {
	#	return 0
	#}
	if {[scan $num "%g" dnum]!=1} {
		return 0
	}
	return 1
}


################################################################################

@proc mgc_enc::ProcessRveFile {f} {

	set linecount 0

	while {[gets $f rline]!=-1} {

		incr linecount

		set line [split $rline]
		set cmd  [lindex $line 0]
		set args [lrange $line 1 end]

		switch -- $cmd {

			"mp" -
			"me" -
			"ml" - 
			"mr" -
			"mpc" -
			"mec" -
			"mgc_rve_zoom" -
			"mgc_rve_poly" -
			"mgc_rve_poly_clear" -
			"mgc_rve_edge" -
			"mgc_rve_edge_clear" -
			"mgc_rve_line" -
			"mgc_rve_rect" {
				set ret [eval $cmd $args]
				if { $ret==0 || $ret=="" } {return $linecount}
			}

			"mgc_rve_context" {
				if {[llength $args]!=2} {return $linecount}
				set cell [lindex $args 0]
				set precision [lindex $args 1]
				if {![CheckInteger $precision]} {return $linecount}
				if {![CheckName $cell]} {
					return $linecount
				}
				if {![$cmd $cell $precision]} {return $linecount}
			}

			"mgc_rve_delete_markers" {
				if {[llength $args]!=0} {return $linecount}
				if {![$cmd]} {return $linecount}
			}

			"mgc_rve_text" -
			"mgc_rve_text_clear" -
			"mt" -
			"mtc" {
				if {[llength $args]!=4} {return $linecount}
				foreach a [lrange $args 1 end] {
					if {![CheckNumber $a]} {
						return $linecount
					}
				}
				set ret [eval $cmd $args] 
				if { $ret==0 || $ret=="" } {return $linecount}
			}

			"" -
			"mgc_rve_layer" -
			"mgc_rve_instance" -
			"mgc_rve_device" -
			"mgc_rve_port" -
			"mgc_rve_pin" -
			"mgc_rve_property" {
				# skip these lines
				continue
			}

			"mgc_rve_show_layers" {
				if {![eval $cmd $args]} {return $linecount}
			}

			default {
				return $linecount
			}
		}
	}

	return 0
}


@proc mgc_enc::mp {args} {return [eval mgc_rve_poly $args]}
@proc mgc_enc::mpc {args} {return [eval mgc_rve_poly_clear $args]}
@proc mgc_enc::mr {args} {return [eval mgc_rve_rect $args]}
@proc mgc_enc::me {args} {return [eval mgc_rve_edge $args]}
@proc mgc_enc::mec {args} {return [eval mgc_rve_edge_clear $args]}
@proc mgc_enc::ml {args} {return [eval mgc_rve_line $args]}
@proc mgc_enc::mt {args} {return [eval mgc_rve_text $args]}
@proc mgc_enc::mtc {args} {return [eval mgc_rve_text_clear $args]}


@proc mgc_enc::mgc_rve_rect {args} {
	variable vars
	variable hlPolyObjs

	if {[llength $args]<4} {return 0}

	set llx [lindex $args 0]
	set lly [lindex $args 1]
	set urx [lindex $args 2]
	set ury [lindex $args 3]

	set oid [createGuiRect $vars(hl_layer) $llx $lly $urx $ury]
	lappend hlPolyObjs($llx,$lly) $oid

	return [list $oid]
}

# We must accommodate trailing property name/val pairs; ignore them 
@proc mgc_enc::mgc_rve_poly {args} {
	variable vars
	variable hlPolyObjs

	set vcount [lindex $args 0]
	set coords [lrange $args 1 end]

	set coords_len [expr {($vcount*2)}]
	if {[llength $coords] < $coords_len} {
		return 0
	}

	if {$vcount==4} {
		# decide if this is a rectangle
		set llx [lindex $coords 0]
		set lly [lindex $coords 1]
		set p2x [lindex $coords 2]
		set p2y [lindex $coords 3]
		set urx [lindex $coords 4]
		set ury [lindex $coords 5]
		set p4x [lindex $coords 6]
		set p4y [lindex $coords 7]
		if {($lly==$p2y) && ($llx==$p4x) && ($urx==$p2x) && ($ury==$p4y)} {
			set oid [createGuiRect $vars(hl_layer) $llx $lly $urx $ury]
			lappend hlPolyObjs($llx,$lly) $oid
			return [list $oid]
		}
	}

	set fx [lindex $coords 0] ; set fy [lindex $coords 1]
	set x1 $fx ; set y1 $fy
	incr coords_len -1

	set lOids []
	foreach {x2 y2} [lrange $coords 2 $coords_len] {
		set oid [createGuiLine $vars(hl_layer) $x1 $y1 $x2 $y2]
		lappend hlPolyObjs($fx,$fy) $oid
		lappend lOids $oid
		set x1 $x2 ; set y1 $y2
	}
	set oid [createGuiLine $vars(hl_layer) $x2 $y2 $fx $fy]
	lappend hlPolyObjs($fx,$fy) $oid
	lappend lOids $oid

	return $lOids
}


# We must accommodate trailing property name/val pairs; ignore them 
@proc mgc_enc::mgc_rve_edge {args} {
	variable vars
	variable hlEdgeObjs

	set ecount [lindex $args 0]
	set coords [lrange $args 1 end]

	set coords_len [expr {($ecount*4)}]
	if {[llength $coords] < $coords_len} {
		return 0
	}

	set lOids []
	incr coords_len -1
	set x0 [lindex $coords 0]
	set y0 [lindex $coords 1]
	for {set i 0} {$i < $ecount} {incr i} {
		set vindex [expr {$i*4}]
		set x1 [lindex $coords $vindex] ; incr vindex
		set y1 [lindex $coords $vindex] ; incr vindex
		set x2 [lindex $coords $vindex] ; incr vindex
		set y2 [lindex $coords $vindex]
		set oid [createGuiLine $vars(hl_layer) $x1 $y1 $x2 $y2]
		lappend hlEdgeObjs($x0,$y0) $oid
		lappend lOids $oid
	}

	return $lOids
}

@proc mgc_enc::mgc_rve_line {args} {
	variable vars
	set vcount [lindex $args 0]
	set coords [lrange $args 1 end]

	if {[llength $coords]!=[expr {$vcount*2}]} {return 0}

	set lOids []
	set x1 [lindex $coords 0] ; set y1 [lindex $coords 1]
	foreach {x2 y2} [lrange $coords 2 end] {
		set oid [createGuiLine $vars(hl_layer) $x1 $y1 $x2 $y2]
		lappend lOids $oid
		set x1 $x2 ; set y1 $y2
	}

	return $lOids
}

@proc mgc_enc::mgc_rve_text_clear {name x y size} {
    variable hlTextObjs 
    if {[info exists hlTextObjs($x,$y)]} {
        foreach obj $hlTextObjs($x,$y) {
            catch {deleteGuiObj $obj}
        }
        unset hlTextObjs($x,$y)
    }
    return 1
}

@proc mgc_enc::mgc_rve_edge_clear {num_edges args} {
    variable hlEdgeObjs 
    foreach {x y} $args {break}
    if {[info exists hlEdgeObjs($x,$y)]} {
        foreach obj $hlEdgeObjs($x,$y) {
            catch {deleteGuiObj $obj}
        }
        unset hlEdgeObjs($x,$y)
    }
    return 1
}

@proc mgc_enc::mgc_rve_poly_clear {num_pts args} {
    variable hlPolyObjs 
    foreach {x y} $args {break}
    if {[info exists hlPolyObjs($x,$y)]} {
        foreach obj $hlPolyObjs($x,$y) {
            catch {deleteGuiObj $obj}
        }
        unset hlPolyObjs($x,$y)
    }
    return 1
}

@proc mgc_enc::mgc_rve_text {args} {
	variable vars
	variable hlTextObjs

	if {[llength $args]!=4} {return 0}
	set tstr [string trim [lindex $args 0] "\""]
	set x [lindex $args 1]
	set y [lindex $args 2]
	set tsize [lindex $args 3]

	set oid [createGuiText $vars(hl_layer) "$tstr" $x $y $tsize]

	lappend hlTextObjs($x,$y) $oid

	return [list $oid]
}

@proc mgc_enc::mgc_rve_start_results_set {} {
	variable vars
	set vars(got_show_layers) 0
}

@proc mgc_enc::mgc_rve_end_results_set {} {
}

@proc mgc_enc::mgc_rve_get_all_metal_layers {} {
	set metalLayers [getAllLayers metal]
	# DR1280698: RTD with "Visible layer only checks" recipe ...
	# add allM0 - allM# and allM1Cont - allM#Cont support
	set i 0
	while { [catch {set layer [getLayerByName M$i]}]==0 && $layer } {
		# lappend lValidMetalLayers M${i}
		lappend metalLayers "allM${i}"
		lappend metalLayers "allM[expr $i+1]Cont"
		incr i
	}
	return $metalLayers
}

@proc mgc_enc::mgc_rve_show_layers {args} {
	variable vars

	set metalLayers [mgc_rve_get_all_metal_layers]
	foreach layer $metalLayers {
		foreach spec $args {
			# get the layer name, skip layer purpose
			set spec [lindex [split $spec ":"] 0]
			set layerMatched [string match "$spec" $layer]
			# DR 1393161 CTO layer visibility not being applied when using Innovus 19.11 or CUI mode in 18.10 or 19.11
			# In Innovus 19.10/19.11 CUI/Legacy mode, M0/M1/.. is replaced with M0Wire/M1Wire/...
			if { !$layerMatched && [regexp {(M[0-9]+)Wire} $layer ignore wireLayer] } {
				# 'wireLayer' variable is the layer name like M1 _without_ 'Wire' suffix
				# Innovus 19.11: getLayerPreference M8 -isVisible  => **ERROR: (IMPSYC-1885): Layer 'M8' does not exist.
				set layerMatched [string match "$spec" $wireLayer]
			}
			if {$layerMatched} {
				if {$vars(got_show_layers) == 0} {
					array unset vars show_layers_lsw_layers,*
					set vars(show_layers_lsw_is_current) 1
					foreach tmpLayer $metalLayers {
						# First hide all layers; we only do that after we are sure we have
						# at least one layer which should be shown.
						setLayerPreference $tmpLayer -isVisible 0
					}
					set vars(got_show_layers) 1
				}
				setLayerPreference $layer -isVisible 1
				# record the show layers
				set vars(show_layers_lsw_layers,$layer) 1
				break
			}
		}
	}
}

@proc mgc_enc::mgc_rve_is_lsw_layers_saved {} {
	variable vars
	set lNames [array names vars lsw_layers,*]
	if { [llength $lNames]<=0 } {
		return 0
	} else {
		return 1
	}
}

@proc mgc_enc::mgc_rve_record_lsw_layers {} {
	variable vars

	set metalLayers [mgc_rve_get_all_metal_layers]
	foreach layer $metalLayers {
		set isVisible [getLayerPreference $layer -isVisible]
		set vars(lsw_layers,$layer) $isVisible 
	}
}

@proc mgc_enc::mgc_rve_restore_lsw_layers {} {
	variable vars

	set lNames [array names vars lsw_layers,*]
	set metalLayers [string map [list "lsw_layers," ""] $lNames]
	foreach layer $metalLayers {
		set isVisible $vars(lsw_layers,$layer)
		# realtime/innovus-common-ui/capture_restore_layer_visibility
		# NOK: get_layer_preference allM3Cont -is_visible => 2
		# if { $isVisible } { set isVisible 1 }
		# set_layer_preference M3Cont -is_visible 0
		# => set_layer_preference allM3Cont -is_visible 2
		# CUI mode only allow {0 1} as value for -is_visible, while legacy mode allow {0 1 2}.
		# the value of 2 must have some special undocumented meaning.
		if { $isVisible==2 && [is_common_ui_mode] } {
			eval_legacy "setLayerPreference $layer -isVisible $isVisible"
		} else {
			setLayerPreference $layer -isVisible $isVisible
		}
	}
}

@proc mgc_enc::mgc_rve_restore_show_layers_lsw_layers {} {
	variable vars

	set lNames [array names vars show_layers_lsw_layers,*]
	if { [llength $lNames]>0 } {
		set metalLayers [mgc_rve_get_all_metal_layers]
		foreach tmpLayer $metalLayers {
			setLayerPreference $tmpLayer -isVisible 0
		}
		set lswLayers [string map [list "show_layers_lsw_layers," ""] $lNames]
		foreach layer $lswLayers {
			setLayerPreference $layer -isVisible 1
		}
		set vars(show_layers_lsw_is_current) 1
	}
}

@proc mgc_enc::mgc_rve_toggle_visible_layer_set {} {
	variable vars

	if { $vars(show_layers_lsw_is_current) } {
		mgc_rve_restore_lsw_layers
		set vars(show_layers_lsw_is_current) 0
		redraw
	} elseif { [array names vars show_layers_lsw_layers,*]!="" } {
		mgc_rve_restore_show_layers_lsw_layers
		set vars(show_layers_lsw_is_current) 1
		redraw
	}
}

################################################################################
################################################################################
################################################################################

################################################################################

@proc mgc_enc::setupLayoutExport {} {
	mgc_enc::ShowNote \
"Calibre uses the Encounter streamOut
command to export layout."
	return 1
}

@proc mgc_enc::setupNetlistExport {} {
	mgc_enc::ShowNote \
"Calibre uses the Encounter saveNetlist
command to export netlists."
	return 1
}

@proc mgc_enc::DisplayFileContents {w fname} {
	global _ui_fonts

	if {![winfo exists $w.txtf]} {
		set txt [uiutils_MakeScrolledText $w.txtf "both" -font $_ui_fonts(Mono) -wrap none -relief flat -height 40]
		pack $w.txtf -side top -fill both -expand 1
	} else {
		set txt $w.txtf.txt
	}

	$txt config -state normal	
	$txt delete 1.0 end
	set af [open $fname r]
	$txt insert end [read $af]
	close $af
	$txt config -state disabled
}

@proc mgc_enc::setupAboutDialog {} {
	global env _ui_fonts

	set twin ".twin"
	if {[winfo exists $twin]} {
		wm deiconify $twin
		raise $twin
		return #t
	}

	set afile [file join $env(MGC_HOME) shared pkgs icv tools queryenc calencREADME]
	if {![file exists $afile] || ![file readable $afile]} {
		uimessage_Note . "Could not read information file:\n\$MGC_HOME/shared/pkgs/icv/tools/queryenc/calencREADME"
		return #t
	}

	toplevel $twin
	wm withdraw $twin

	wm protocol $twin WM_DELETE_WINDOW "wm withdraw $twin"
	bind $twin <Escape> "wm withdraw $twin"

	set vfile [file join $env(MGC_HOME) pkgs icv dependencies version]
	set vtext ""
	if {[catch {set vf [open $vfile r]}]==0} {
		gets $vf vtext
		close $vf
		set vtext "($vtext)"
	}
	wm title $twin "About the Calibre Encounter/Innovus Interface $vtext"

	DisplayFileContents $twin $afile

	#uiprocs_PositionWindow $twin . "center"
	mgc_enc::PositionWindowOnRight $twin
	
	return 1
}


################################################################################

@proc mgc_enc::CheckEnv {} {
	variable vars
	global env
	if {![info exists env(MGC_HOME)] || $env(MGC_HOME)==""} {
		ShowError "MGC_HOME environment variable is not set!"
		return ""
	}
	initServerSocket $vars(socket_number) $vars(socket_host)
	return [file join $env(MGC_HOME) "bin" "calibre"]
}

@proc mgc_enc::StartGUI {cmd cell type} {
    variable vars

    append cmd " -gui -${type}"

    set doTriggerSetup 1
    if {$type eq "rve"} {
        set doTriggerSetup 0
    }

    if {$doTriggerSetup} {
        set key [calculateTriggerKey]
        set ::env(MGC_CALIBRE_INTERACTIVE_TRIGGER_KEY) $key
        lappend vars(CI_trigger_keys) $key
    }

    set retVal ""
    if {[catch {set fid [open "| $cmd" "r+"]} emsg]==0} {
        fconfigure $fid -buffering line -blocking 0
        fileevent $fid readable "mgc_enc::ReadGUI $fid $cell $type"
        set vars($type,$cell) $fid
        set retVal $fid
    }
    if {$doTriggerSetup} {
        unset ::env(MGC_CALIBRE_INTERACTIVE_TRIGGER_KEY)
    }
    return $retVal
}

@proc mgc_enc::ReadGUI {fid cell type {cmd ""}} {
	variable vars
	read $fid
	if {[eof $fid]} {
		fconfigure $fid -blocking 1
		catch {close $fid}
		if {$cmd ne ""} {
		    # need to specify $cmd for custom
		    set vars($type,$cmd,$cell) ""
		} else {
		    set vars($type,$cell) ""
		}
	}
}


# Check if the process associated with the with the cell and tool type (drc, lvs, etc) has already been started
# For a custom menu item, the third param "cmd" must be specified
@proc mgc_enc::CheckGUI {cell type {cmd ""}} {
	variable vars
	if {$cmd eq ""} {
	    if {[info exists vars($type,$cell)]} {
	        return $vars($type,$cell)
	    }
	} else {
	    if {[info exists vars($type,$cmd,$cell)]} {
	        return $vars($type,$cmd,$cell)
	    }
	}
	return ""
}

@proc mgc_enc::runDRC {lcell} {
	variable vars

	set fid [CheckGUI $lcell drc]
	if {$fid!=""} {
		puts $fid "rdrc_RunDRC $lcell"
		return 1
	}

	set cmd [CheckEnv]
	if {$cmd==""} {return 0}

	set fid [StartGUI $cmd $lcell "drc"]
	if {$fid==""} {return 0}

	puts $fid "rdrc_SetupDRC $lcell"
	return 1
}

@proc mgc_enc::runDFM {lcell} {
	variable vars

	set fid [CheckGUI $lcell dfm]
	if {$fid!=""} {
		puts $fid "rdfm_RunDFM $lcell"
		return 1
	}

	set cmd [CheckEnv]
	if {$cmd==""} {return 0}

	set fid [StartGUI $cmd $lcell "dfm"]
	if {$fid==""} {return 0}

	puts $fid "rdfm_SetupDFM $lcell"
	return 1
}

@proc mgc_enc::runLVS {lcell {scell ""}} {
	variable vars

	if {$scell==""} {set scell $lcell}

	set fid [CheckGUI $lcell lvs]
	if {$fid!=""} {
		puts $fid "rlvs_RunLVS $lcell $scell"
		return 1
	}

	set cmd [CheckEnv]
	if {$cmd==""} {return 0}

	set fid [StartGUI $cmd $lcell "lvs"]
	if {$fid==""} {return 0}

	puts $fid "rlvs_SetupLVS $lcell $scell"
	return 1
}

@proc mgc_enc::runPEX {lcell {scell ""}} {
	variable vars

	if {$scell==""} {set scell $lcell}

	set fid [CheckGUI $lcell pex]
	if {$fid!=""} {
		puts $fid "rpex_RunPEX $lcell $scell"
		return 1
	}

	set cmd [CheckEnv]
	if {$cmd==""} {return 0}

	set fid [StartGUI $cmd $lcell "pex"]
	if {$fid==""} {return 0}

	puts $fid "rpex_SetupPEX $lcell $scell"
	return 1
}

@proc mgc_enc::runXACT {lcell {scell ""}} {
	variable vars

	if {$scell==""} {set scell $lcell}

	set fid [CheckGUI $lcell xact]
	if {$fid!=""} {
		puts $fid "rxact_RunXACT $lcell $scell"
		return 1
	}

	set cmd [CheckEnv]
	if {$cmd==""} {return 0}

	set fid [StartGUI $cmd $lcell "xact"]
	if {$fid==""} {return 0}

	puts $fid "rxact_SetupXACT $lcell $scell"
	return 1
}

@proc mgc_enc::runPERC {lcell {scell ""}} {
	variable vars

	if {$scell==""} {set scell $lcell}

	set fid [CheckGUI $lcell pex]
	if {$fid!=""} {
		puts $fid "rperc_RunPERC $lcell $scell"
		return 1
	}

	set cmd [CheckEnv]
	if {$cmd==""} {return 0}

	set fid [StartGUI $cmd $lcell "perc"]
	if {$fid==""} {return 0}

	puts $fid "rperc_SetupPERC $lcell $scell"
	return 1
}

@proc mgc_enc::runYE {lcell} {
	variable vars

	set fid [CheckGUI $lcell ye]
	if {$fid!=""} {
		puts $fid "rye_RunYE $lcell"
		return 1
	}

	set cmd [CheckEnv]
	if {$cmd==""} {return 0}

	set fid [StartGUI $cmd $lcell "ye"]
	if {$fid==""} {return 0}

	puts $fid "rye_SetupYE $lcell"
	return 1
}

@proc mgc_enc::runCommand {cmd} {
	if {[catch {eval exec $cmd} cmsg]} {
		TranscriptMessage $cmsg
		return [SetReturnVal 0]
	}
	puts $cmsg
	return [SetReturnVal 1]
}

############################################################################

@proc mgc_enc::StartRVE {cmd {params ""}} {
	variable vars

	append cmd " -gui -rve $params"

	if {[catch {set fid [open "| $cmd" "r+"]} emsg]==0} {
		fconfigure $fid -buffering line -blocking 0
		fileevent $fid readable "mgc_enc::ReadRVE $fid"
		lappend vars(rve_fids) $fid
		return $fid
	} else {
		return ""
	}
}

@proc mgc_enc::ReadRVE {fid} {
	variable vars
	read $fid
	if {[eof $fid]} {
		close $fid
		set fid_index [lsearch $vars(rve_fids) $fid]
		if {$fid_index!=-1} {
			set vars(rve_fids) [lreplace $vars(rve_fids) $fid_index $fid_index]
		}
	}
}

@proc mgc_enc::CheckRVE {} {
	variable vars
	if {[info exists vars(rve_fids)] && [llength $vars(rve_fids)]!=0} {
		return [lindex $vars(rve_fids) 0]
	}
	return ""
}

@proc mgc_enc::runRVE {{params ""}} {
	variable vars

	set fid [CheckRVE]
	if {$fid!=""} {
		if {![uimessage_YesNo . "RVE is already running!\nDo you want to start another session?"]} {
			puts $fid rve_PopWindows
			flush $fid
			return 1
		}
	}

	set cmd [CheckEnv]
	if {$cmd==""} {return 0}

	set fid [StartRVE $cmd $params]
	if {$fid==""} {return 0}

	return 1
}

@proc mgc_enc::openRDBFileInRVE {rdbFileName} {
    if {[CheckRVE] eq ""} {
        runRVE $rdbFileName
    } else {
        SendCmdToClient rve_open_rdb_file $rdbFileName
    }
}

@proc mgc_enc::openDBInRVE {dbName {topCell ""}} {
    if {[CheckRVE] eq ""} {
        runRVE "$dbName $topCell"
    } else {
        set cmd [list rve_open_db $dbName]
        if {$topCell ne ""} {
            lappend cmd $topCell
        }
        eval SendCmdToClient $cmd
    }
}


@proc mgc_enc::runCalibre {prog} {
    if {[DesignLoaded 1]} {
        if [string match "AUTOFIX" $prog] {
            set cmd calibre_autofix
        } else {
            if {$prog eq "RVE"} {
                set param ""
            } else {
                set param [getCellName [getTopCell]]
            }
            set cmd "mgc_enc::run${prog} $param"
        }
        eval $cmd
    }
}

@proc mgc_enc::setupExport {type} {
	SetExportOptions $type 0
}

@proc mgc_enc::SetExportOptionsCancel {w type} {
	variable vars

	set vars(showDlgRunTimeTmp$type) $vars(showDlgRunTime$type)
	set vars(exportDlgStatus) 0
}

@proc mgc_enc::SetExportOptionsOK {w type txt} {
	variable vars

	set vars(exportDlgStatus) 1
	set vars(showDlgRunTime$type) $vars(showDlgRunTimeTmp$type)
	set vars(exportOptions$type) [string trim [$txt get 1.0 end]]
}

@proc mgc_enc::SaveRVELayerPreference {w} {
	variable vars

	set types { {{Tcl Script} {.tcl}} {{All Files} *} }
	set fName [tk_getSaveFile -filetypes $types]
	if { $fName=="" } { return 0 }
	if {[catch {set fp [open $fName w]}]} {
		uimessage_Error $w "Could not open layer preference file $fName"
		return 0
	}
	for {set i 0} {$i<16} {incr i} {
		set width 1
		if { [string is integer -strict $vars(rve_${i}_width)] } {
			set width $vars(rve_${i}_width)
		}
		set stipple [string tolower $vars(rve_${i}_pattern)]
		if { $stipple=="other" } {
			set stipple [getLayerPreference rve_$i -stipple]
		}
		set visible [getLayerPreference rve_$i -isVisible]
		set sLine "setLayerPreference rve_$i -color $vars(rve_${i}_color) -isVisible $visible -isSelectable $vars(rve_${i}_selectable) -lineWidth $width"
		if { $stipple=="" || $stipple=="none" } {
			set stipple [getLayerPreference rve_$i -stippleData] 
			if { $stipple!="" } { append sLine " -stippleData $stipple" }
		} else {
			append sLine " -stipple $stipple"
		}
		puts $fp $sLine
	}
	close $fp
}

@proc mgc_enc::SetupRVECancel {w} {
	variable vars
	set vars(setupRVEStatus) 0
}

@proc mgc_enc::SetupRVEOK {w} {
	variable vars
	set vars(setupRVEStatus) 1
	for {set i 0} {$i<16} {incr i} {
		set width 1
		if { [string is integer -strict $vars(rve_${i}_width)] } {
			set width $vars(rve_${i}_width)
		}
		set stipple [string tolower $vars(rve_${i}_pattern)]
		if { $stipple!="other" } {
			setLayerPreference rve_$i -stipple $stipple
		}
		setLayerPreference rve_$i -color $vars(rve_${i}_color) -isSelectable $vars(rve_${i}_selectable) -lineWidth $width
	}
}

@proc mgc_enc::SetupSocketCancel {w} {
	variable vars
	set vars(setupSocketStatus) 0
	set vars(tmp_socket_number) $vars(socket_number)
	set vars(tmp_socket_host) $vars(socket_host)
}

@proc mgc_enc::SetupSocketOK {w} {
	variable vars

	set portNum $vars(tmp_socket_number)
	set host $vars(tmp_socket_host)
	if { [string is integer -strict $portNum] && $portNum>=-1 && $portNum<=65535 } {
		set vars(setupSocketStatus) 1
		if { $portNum!=-1 } {
			if { [mgc_enc::initServerSocket $portNum $host] } {
				set vars(socket_number) $portNum
				set vars(socket_host) $host
			}
		}
	} else {
		uimessage_Error . "Socket port number must be an integer between -1 and 65535."
	}
}

# DR 1362158 Setup commands (RVE, Export GDS, Export Verilog, etc) not working in Innovus Common UI mode.  Avoid 'update' or 'update idle'
@proc mgc_enc::WaitForUpdate {} {
	variable vars
	set ::mgc_enc::vars(waitUpdateVar) 0
	after idle [list set ::mgc_enc::vars(waitUpdateVar) 1]
	while { !$::mgc_enc::vars(waitUpdateVar) } {
		tkwait variable ::mgc_enc::vars(waitUpdateVar)
	}
}

@proc mgc_enc::AddFrameLabel {f text {center 0} {fg ""} {bg ""}} {

   if ![winfo exists $f] {frame $f}

   set p [winfo parent $f]
   set p_bg [$p cget -bg] ;# get parent's background so we can match it

   # Figure out the widget handle to create so it will be unique
   set i 1
   while 1 {
      if ![winfo exists $p.frameLABEL__$i] { break }
      incr i
   }
   # A pady of "1" is VERY important because it prevents labeled frames
   # in TK4.2 from having the top pixel row of the label cropped.
   # We use extra spaces around the text to provide padding between
   # the text and the 3D exterior of the frame.
   set lbl [label "$p.frameLABEL__$i" -pady 1 -text " $text "]

   if {$bg == ""} { set bg $p_bg }
   if {$fg == ""} {
      # Check if there's a default stored in the options database
      set fg [option get $lbl frameLabelFG Color]
   }
   if {$fg != ""} { set fg "-fg $fg" }

   # Set the label's background and foreground colors
   eval $lbl conf -bg "$bg" "$fg"

   # Check if label has one or two lines
   if {[llength [split $$text "\n"]] == 1} {
      set Y "-14"
   } else {
      set Y "-20"
   }
   if $center {
      place $lbl -in $f -relx .5 -y $Y -anc n
   } else {
      place $lbl -in $f -x 5 -y $Y
   }
   return $lbl
}


@proc mgc_enc::SetExportOptions {type run_time} {
	variable vars

	append w .calibreExportOptionsDlg $type

	set txt $w.top.opts.txt
	set mode_f $w.top.mode
	set btns_f $w.top.btns
	if {[winfo exists $w] == 0} {
		toplevel $w
		wm title $w "Calibre $type Export Options"

		# Set the dialog up so that its width and height are resizable
		wm resizable $w 1 1

		wm withdraw $w
		wm protocol $w WM_DELETE_WINDOW "mgc_enc::SetExportOptionsCancel $w $type"

		frame $w.top

		pack [frame $w.top.sp1] -pady 2m -padx 2m
                
		pack [frame $w.top.opts -relief groove -bd 2] -pady 2m -expand yes -fill both -padx 2m -side top
		set options_f $w.top.opts

		set cmd_name ""
		switch $type {
			"GDS"       { set cmd_name "streamOut" }
			"DEF"       { set cmd_name "defOut" }	    ;# write_def
			"Verilog"   { set cmd_name "saveNetlist" }  ;# write_netlist
			default     { }
		}
		AddFrameLabel $options_f "Options for the \"$cmd_name\" command:" 0 
		pack [text $options_f.txt -wrap word -height 5 -width 60] -side top -expand yes -fill both -padx 1m -pady 1.2m

		bind $w <Escape> "mgc_enc::SetExportOptionsCancel $w $type"
		bind $w <Return> "mgc_enc::SetExportOptionsOK $w $type $txt"

		frame $mode_f
		checkbutton $mode_f.show_at_runtime -var mgc_enc::vars(showDlgRunTimeTmp$type) -text "Show dialog before export"
		label $mode_f.label -pady 1 -text "File:"
		entry $mode_f.entry -textvariable mgc_enc::vars(exportFileName) -state disabled
		pack $mode_f -pady 0.5m -padx 2m -anchor s -fill x 
		
		frame $btns_f -relief raised -bd 1 
		pack $btns_f -side bottom -fill x -anchor s
		button $btns_f.ok -width 7 -text "OK" -command "mgc_enc::SetExportOptionsOK $w $type $txt"
		button $btns_f.cancel -width 7 -text "Cancel" -command "mgc_enc::SetExportOptionsCancel $w $type"

	
		pack $btns_f.ok -expand 1 -padx 5m -pady 2m -side left
		pack $btns_f.cancel -expand 1 -padx 5m -pady 2m -side left
		
		focus $btns_f.ok

		pack $w.top -side top -fill both -expand yes

		#uiprocs_PositionWindow $w . "center"
		mgc_enc::PositionWindowOnRight $w
	}

	set vars(showDlgRunTimeTmp$type) $vars(showDlgRunTime$type)
	if {$run_time} {
		pack forget $mode_f.show_at_runtime
		pack $mode_f.label -pady 1  -anchor w -side left
		pack $mode_f.entry -anchor e -side right -expand yes -fill x
	} else {
		pack forget $mode_f.label 
		pack forget $mode_f.entry 
		pack $mode_f.show_at_runtime -pady 0.5 -expand yes -fill x -padx 2m
	}

	$txt delete 1.0 end
	$txt insert end $vars(exportOptions$type)
	set insert_line [$txt get "insert linestart" "insert lineend"]
	if {[string equal "" $insert_line]} {
	# If insert cursor is at the beginning of an empty line, move it to
	# the end of the previous one.
		set idx [$txt index "end - 1 char"]
		set row_count [lindex [split $idx .] 0]
		if {$row_count > 1} {
			set insert_row [expr {$row_count - 1}]
			$txt mark set insert $insert_row.end
		}
	}


	wm transient $w .
	wm deiconify $w
	mgc_enc::WaitForUpdate
	raise $w

	# wait for return value to be set after grabbing focus
	grab set $w

	tkwait variable mgc_enc::vars(exportDlgStatus)


	grab release $w   ;# Make sure we let go of grab
	wm withdraw $w    ;# To allow reuse we just hide window

	return $mgc_enc::vars(exportDlgStatus)
}

@proc mgc_enc::setupRVE {} {
	variable vars

	append w .calibreSetupRVE

	set btns_f $w.top.btns
	if {[winfo exists $w] == 0} {
		toplevel $w
		wm title $w "Calibre Setup RVE Highlight Layers"
		# Set the dialog up so that its width and height are resizable
		wm resizable $w 1 1
		wm withdraw $w
		wm protocol $w WM_DELETE_WINDOW "mgc_enc::SetupRVECancel $w"

		frame $w.top

		bind $w <Escape> "mgc_enc::SetupRVECancel $w"
		bind $w <Return> "mgc_enc::SetupRVEOK $w"

		set options_f [frame $w.top.opts -relief groove -bd 2]
		set pref_f [frame $options_f.pref_f]
		label $pref_f.title_0 -pady 1 -text "Layer" -anchor w
		label $pref_f.title_1 -pady 1 -text "Color" -anchor center
		label $pref_f.title_2 -pady 1 -text "Stipple" -width 7 -anchor center
		label $pref_f.title_3 -pady 1 -text "Selectable" -anchor center
		label $pref_f.title_4 -pady 1 -text "Width" -width 3 -anchor center
		grid $pref_f.title_0 $pref_f.title_1 $pref_f.title_2 $pref_f.title_3 $pref_f.title_4 -sticky nsew
		grid columnconfigure $pref_f 0 -weight 1
		set bg [$w cget -background]
		for {set i 0} {$i<16} {incr i} {
			label $pref_f.label_$i -text "rve_$i" -anchor w
			frame $pref_f.color_$i -width 24p -height 24p -borderwidth 0
			set c [canvas $pref_f.color_$i.c -height 24 -width 24 -borderwidth 0]
			pack $c -fill none -expand 0
			menubutton $pref_f.pattern_$i -menu $pref_f.pattern_$i.menu -width 7 -relief raised -bd 2 -anchor center -indicatoron 1 -textvariable mgc_enc::vars(rve_${i}_pattern)
			checkbutton $pref_f.selectable_$i -anchor center -variable mgc_enc::vars(rve_${i}_selectable)
			spinbox $pref_f.width_$i -state readonly -readonlybackground $bg -width 3 -from 1 -to 20 -increment 1 -bd 1 -textvariable mgc_enc::vars(rve_${i}_width)
			grid $pref_f.label_$i $pref_f.color_$i $pref_f.pattern_$i $pref_f.selectable_$i $pref_f.width_$i -sticky nsew
			set m [menu $pref_f.pattern_$i.menu]
			foreach item $vars(rve_supported_patterns) {
				$m add radiobutton -label $item -var mgc_enc::vars(rve_${i}_pattern) -value $item
			}
			bind $c <Button-1> "mgc_enc::rve_choose_color $i" 
			trace variable mgc_enc::vars(rve_${i}_color)   w "mgc_enc::rve_highlight_pattern_changed $i $c $pref_f.pattern_$i"
			trace variable mgc_enc::vars(rve_${i}_pattern) w "mgc_enc::rve_highlight_pattern_changed $i $c $pref_f.pattern_$i"
			trace variable mgc_enc::vars(rve_${i}_width)   w "mgc_enc::rve_highlight_pattern_changed $i $c $pref_f.pattern_$i"
			set vars(rve_${i}_color) $vars(rve_${i}_color)
		}

		pack $pref_f -pady 1m -padx 2m -anchor s -fill x 
		pack $options_f -pady 2m -expand yes -fill both -padx 2m -side top

		frame $btns_f -relief raised -bd 1 
		pack $btns_f -side bottom -fill x -anchor s
		button $btns_f.save -width 7 -text "Save..." -command "mgc_enc::SaveRVELayerPreference $w"
		button $btns_f.ok -width 7 -text "OK" -command "mgc_enc::SetupRVEOK $w"
		button $btns_f.cancel -width 7 -text "Cancel" -command "mgc_enc::SetupRVECancel $w"

		pack $btns_f.save -expand 1 -padx 5m -pady 2m -side left
		pack $btns_f.ok -expand 1 -padx 5m -pady 2m -side left
		pack $btns_f.cancel -expand 1 -padx 5m -pady 2m -side left

		focus $btns_f.ok

		pack $w.top -side top -fill both -expand yes

		#uiprocs_PositionWindow $w . "center"
		mgc_enc::PositionWindowOnRight $w
	}

	for {set i 0} {$i<16} {incr i} {
		if { ![catch {getLayerPreference rve_$i -color} color] } {
			set vars(rve_${i}_color) $color
		}
		if { ![catch {getLayerPreference rve_$i -stipple} stipple] } {
			set bOther 1
			foreach item $vars(rve_supported_patterns) {
				if { [string equal -nocase $item $stipple] || $stipple=="" } { 
					set vars(rve_${i}_pattern) $item
					set bOther 0
					break
				}
			}
			if { $bOther } { set vars(rve_${i}_pattern) Other }
		}
		if { ![catch {getLayerPreference rve_$i -isSelectable} isSelectable] } {
			if { [string is boolean -strict $isSelectable] } {
				set vars(rve_${i}_selectable) $isSelectable
			}
		}
		if { ![catch {getLayerPreference rve_$i -lineWidth} lineWidth] } {
			if { [string is integer -strict $lineWidth] } {
				set vars(rve_${i}_width) $lineWidth
			}
		}
	}

	wm transient $w .
	wm deiconify $w
	mgc_enc::WaitForUpdate
	raise $w

	# wait for return value to be set after grabbing focus
	grab set $w

	tkwait variable mgc_enc::vars(setupRVEStatus)

	grab release $w   ;# Make sure we let go of grab
	wm withdraw $w    ;# To allow reuse we just hide window

	return $mgc_enc::vars(setupRVEStatus)
}

@proc mgc_enc::setupSocket {} {
	variable vars
	append w .calibreSetupSocket

	set btns_f $w.top.btns
	if {[winfo exists $w] == 0} {
		toplevel $w
		wm title $w "Calibre Setup Socket"
		# Set the dialog up so that its width and height are resizable
		wm resizable $w 1 1
		wm withdraw $w
		wm protocol $w WM_DELETE_WINDOW "mgc_enc::SetupSocketCancel $w"

		frame $w.top

		bind $w <Escape> "mgc_enc::SetupSocketCancel $w"
		bind $w <Return> "mgc_enc::SetupSocketOK $w"

		set options_f [frame $w.top.opts -relief groove -bd 2]
		set socket_f [frame $options_f.socket_f]
		set host_f   [frame $options_f.host_f]
		pack [label $socket_f.label -pady 1 -text "Socket Number (-1 for auto):" -width 27 -anchor w] -side left
		pack [entry $socket_f.entry -textvariable mgc_enc::vars(tmp_socket_number) -validate key -validatecommand "mgc_integer_only %P"] -side left -fill x -expand 1
		pack [label $host_f.label -pady 1 -text "Host Name (empty for localhost):" -width 27 -anchor w] -side left
		pack [entry $host_f.entry -textvariable mgc_enc::vars(tmp_socket_host) -validate key -validatecommand "mgc_no_white_spaces %P"] -side left -fill x -expand 1

		pack $socket_f -pady 0.5m -padx 2m -anchor s -fill x 
		pack $host_f   -pady 0.5m -padx 2m -anchor s -fill x 
		pack $options_f -pady 2m -expand yes -fill both -padx 2m -side top
 
		frame $btns_f -relief raised -bd 1 
		pack $btns_f -side bottom -fill x -anchor s
		button $btns_f.ok -width 7 -text "OK" -command "mgc_enc::SetupSocketOK $w"
		button $btns_f.cancel -width 7 -text "Cancel" -command "mgc_enc::SetupSocketCancel $w"

		pack $btns_f.ok -expand 1 -padx 5m -pady 2m -side left
		pack $btns_f.cancel -expand 1 -padx 5m -pady 2m -side left

		focus $btns_f.ok
		pack $w.top -side top -fill both -expand yes

		#uiprocs_PositionWindow $w . "center"
		mgc_enc::PositionWindowOnRight $w
	}

	set vars(tmp_socket_number) $vars(socket_number)
	set vars(tmp_socket_host) $vars(socket_host)

	wm transient $w .
	wm deiconify $w
	mgc_enc::WaitForUpdate
	raise $w

	# wait for return value to be set after grabbing focus
	grab set $w

	tkwait variable mgc_enc::vars(setupSocketStatus)

	grab release $w   ;# Make sure we let go of grab
	wm withdraw $w    ;# To allow reuse we just hide window

	return $mgc_enc::vars(setupSocketStatus)
}

@proc mgc_enc::clearHighlights {} {
	mgc_rve_delete_markers "" 1
}

@proc mgc_enc::getVersion {} {
	if { [info commands eval_legacy] == "eval_legacy" } {
		set version [::get_db program_version]
	} else {
		set version [::getVersion] ;# 15.13-s048_1
	}
	return $version
}

@proc mgc_enc::versionIsPre9 {} {
    set version [getVersion]
    regsub {\..*$} $version {} majVersion
    if {[string match "0*" $majVersion]} {
        set majVersion [string range $majVersion 1 end]
    }
    if {$majVersion < 9} {
        return 1
    }
    return 0
}

@proc mgc_enc::PositionWindowOnRight {w} {

    if {[mgc_enc::versionIsPre9]} {
        uiprocs_PositionWindow $w . "center"
    } else {
	    global _ui_vars
	    set geom [guiGet main -geometry]
	    scan $geom "%dx%d+%d+%d" width height p_x p_y
	    set x [expr $width+$p_x]
	    set y $p_y
	    wm withdraw $w
	    mgc_enc::WaitForUpdate
	    wm geometry $w +$x+$y
	    if {$_ui_vars(IsPC)} {
		    mgc_enc::WaitForUpdate      ;# required on pc to get positioning to occur
	    }
	    wm deiconify $w
    }
}

# Default layer preferences for RVE highlight
@proc mgc_enc::loadDefaultRVELayerPreference {} {
	setLayerPreference rve_0  -color green      -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_1  -color darkblue   -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_2  -color slateblue  -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_3  -color turquoise  -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_4  -color lightgray  -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_5  -color wheat      -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_6  -color goldenrod  -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_7  -color yellow     -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_8  -color sandybrown -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_9  -color coral      -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_10 -color red        -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_11 -color tomato     -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_12 -color firebrick  -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_13 -color purple     -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_14 -color violet     -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
	setLayerPreference rve_15 -color tan        -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
}


# Here starts several procs to support user customization of the Calibre menu.
@proc mgc_enc::setMenuCmds {menu_cmds} {
    variable vars

    set vars(menuCmds) $menu_cmds
}

@proc mgc_enc::getMenuCmds {} {
    variable vars

    return $vars(menuCmds)
}

@proc mgc_enc::getAllCalibreMenuCmds {} {
    variable vars

    set ret_list [list]

    foreach m $vars(menuCmds) {
        if {[lindex $m 0] eq "command"} {
            set label [lindex $m 1]
            if {$label ne ""} {
                append label "/"
            }
            append label [lindex $m 2]
            set cmd [lindex $m 6]
            lappend ret_list [list $label $cmd]
        }
    }
    return $ret_list
}

@proc mgc_enc::applyCustomMenu {commonMenuFile encMenuFile} {
    global env

    set tclsh [file join $env(MGC_HOME) bin tclsh]
    set custom_parser [file join $env(MGC_HOME) shared pkgs icv tools custom custom_menu.tcl]

    set outPath [file join [getTempDir] encInp.[pid].customMenu]
    set readOK 1
    if {[catch {exec $tclsh $custom_parser -common_file $commonMenuFile -viewer_file $encMenuFile -output_file $outPath} msg]} {
        regsub {child process exited abnormally} $msg {} msg
        puts "\n$msg"
        set readOK 0
    }

    set first 1
    set menuCmds [list]
    set fp [open $outPath r]
    while {[gets $fp cmd]!=-1} {
        if {$first} {
        # Ignore header line.
            set first 0
            continue
        }
        set splist [split $cmd ","]
        lappend menuCmds $splist
    }
    close $fp
    file delete -force $outPath

    if {$readOK && [info exists env(MGC_CALIBRE_VIEWER_MENU_CMDS)]} {
        puts "Successfully read Calibre menu customization file \"$env(MGC_CALIBRE_VIEWER_MENU_CMDS)\""
    }

    return $menuCmds
}

@proc mgc_enc::runUserCmd {cmdIdx} {
    variable userCmds
    variable vars
    global env

    if {![info exists userCmds($cmdIdx)]} {
        return
    }
    foreach {label command commandType envVars code} $userCmds($cmdIdx) {break}

    if {[string match "::CalibreInterface::execCalibre*" $command] || [string match "::CalibreInterface::execNewCalibre*" $command] || $commandType eq "BI"} {
        # This is a builtin; call the function.
        return [eval $command]
    }

    set curr_cell_name ""
    if {$commandType ne "RVE" && $commandType ne "CUSTOM"} {
        if {[getTopCell]==0} {
            ShowError "No layout exists.\nPlease load a layout before attempting to run $commandType."
            return
        } else {
            set curr_cell_name [getCellName [getTopCell]]
        }
    }
    if {$code ne ""} {
        if {[catch {eval $code} msg]} {
            ShowError "Problem executing code snippet specified with -code.
                Error message:
                $msg
                "
            return
        }
    }
    if {[mgc_enc::CheckEnv] eq ""} {
        ShowError "Can't start RVE server"
        return
    }

    # A custom command.
    set tool [string tolower $commandType]
    set do_trigger 0
    set doSetup 0

    # check if the process was already started (if MGC_CALIBRE_VIEWER_MENU_CMDS_SINGLE_TOOL)
    set fid ""
    if { [info exists ::env(MGC_CALIBRE_VIEWER_MENU_CMDS_SINGLE_TOOL)] &&
        $::env(MGC_CALIBRE_VIEWER_MENU_CMDS_SINGLE_TOOL) ne "0" } {
        set fid [CheckGUI $curr_cell_name $tool $command]
    }

    if {$fid eq ""} {
        # We need to start the process.
        # we will call rdrc_SetupDRC not rdrc_RunDRC (or lvs, etc..)
        set doSetup 1

        # Write a script to setup the environment
        set scriptPath [file join [getTempDir] encounterScript.[pid].$commandType]
        if {[catch {set wf [open $scriptPath w]} msg]} {
            ShowError "Cannot create temporary file $scriptPath.
Error message:

$msg

"
            return
        }
        puts $wf "#!/bin/sh"
        foreach envpair $envVars {
            if {[string match "=*" $envpair]} {
            # We want to unset the envar.
                regsub {=} $envpair {} envarname
                puts $wf "unset $envarname"
            } else {
            # We want to set the envar.
                regsub {=.*} $envpair {} exportvar
                puts $wf $envpair
                puts $wf "export $exportvar"
            }
        }
        puts $wf ""

        # Standard socket server stuff.
        puts $wf "MGC_CGI_MONITOR_STDIN=1"
        puts $wf "export MGC_CGI_MONITOR_STDIN"
        puts $wf "MGC_CALIBRE_LAYOUT_SERVER_NAME=Cadence:Encounter"
        puts $wf "export MGC_CALIBRE_LAYOUT_SERVER_NAME"
        set sockNum [GetDefaultSocket]
        foreach {host port} $sockNum {break}
        puts $wf "MGC_CALIBRE_LAYOUT_SERVER=$host:$port"
        puts $wf "export MGC_CALIBRE_LAYOUT_SERVER"
        puts $wf "MGC_RVE_HILIGHT_SHORT_TEXT_CMDS=1"
        puts $wf "export MGC_RVE_HILIGHT_SHORT_TEXT_CMDS"
        puts $wf ""
        puts $wf $command
        if {![info exists env(MGC_CALIBRE_ECHO_VIEWER_MENU_CMDS)]} {
            puts $wf "rm $scriptPath"
        }
        close $wf
        file attributes $scriptPath -permissions 0777

        if {$commandType ne "RVE" && $commandType ne "CUSTOM"} {
            if {[namespace eval "::" {info procs "mgc_start_calibre_trigger"}] ne ""} {
                set do_trigger 1
            }
        }
        if {$do_trigger} {
            mgc_start_calibre_trigger $tool $curr_cell_name
        }

        if {[catch {set fid [open "| $scriptPath 2>@ stdout" "r+"]} cmsg]==0} {
            fconfigure $fid -blocking 0 -buffering line
            if {$commandType eq "RVE"} {
                fileevent $fid readable [list mgc_enc::ReadRVE $fid]
                lappend vars(rve_fids) $fid
            } elseif {$commandType ne "CUSTOM"} {
                fileevent $fid readable [list mgc_enc::ReadGUI $fid $curr_cell_name $tool $command]
                # See CheckGUI. Need to remember the fid by tool, command, and cell for a custom command
                set vars(${tool},${command},${curr_cell_name}) $fid
            }
        }

        if {[info exists env(MGC_CALIBRE_ECHO_VIEWER_MENU_CMDS)]} {
            puts "Starting verification menu user command $scriptPath"
        }
    }

    # Now the process was either already started, or just started.  For CI we need to send
    # either rdrc_SetupDRC or rdrc_RunDRC (or lvs, etc..). The rdrc_RunDRC cmd will also pop the CI window
    if {$fid ne ""} {
        if {$commandType ne "CUSTOM"} {
            #set alib [get_attribute $lib_obj full_name]
            #set aview [get_attribute $lib_obj view_name]
            if {$doSetup} {
                set rcmd r${tool}_Setup$commandType
            } else {
                set rcmd r${tool}_Run$commandType
            }
            puts $fid "$rcmd $curr_cell_name"
        }
    }
}

@proc mgc_enc::getUserCmds {} {
    variable userCmds

    set ret_list [list]
    foreach key [lsort -dict [array names userCmds]] {
        regsub -all {&} $userCmds($key) {} value
        lappend ret_list "$key $value"
    }
    return $ret_list
}

@proc mgc_enc::createUserMenuCommand {cmd label commandType command envVars code} {
    variable userCmds
    variable vars

    set idx $vars(userCmdIdx)
    incr vars(userCmdIdx)
    set userCmds($idx) [list $label $command $commandType $envVars $code]
    lappend cmd -command [list mgc_enc::runUserCmd $idx]
    eval $cmd
}

@proc getTempDir {} {
    set tempDir ""
    if { [info exists ::env(MGC_TMPDIR)] && [file isdirectory $::env(MGC_TMPDIR)] && [file writable $::env(MGC_TMPDIR)] } {
        set tempDir $::env(MGC_TMPDIR)
    }
    if { $tempDir eq "" && [info exists ::env(MGC_HOME)] && [file exists $::env(MGC_HOME)] } {
        set path [file join $::env(MGC_HOME) tmp]
        if { [file isdirectory $path] && [file writable $path] } {
            set tempDir $path
        }
    }
    if { $tempDir eq "" && [file exists "/usr/tmp"] && [file writable "/usr/tmp"]} {
        set tempDir "/usr/tmp"
    }
    if { $tempDir eq "" && [info exists ::env(HOME)] } {
        if { [file exists $::env(HOME)] && [file writable $::env(HOME)] } {
            set tempDir $::env(HOME)
        }
    }
    if { $tempDir eq "" && [file writable "."] } {
        set tempDir "."
    }
    return $tempDir
}

# End customization support code.

#===============================================================================
# Innovus Legacy and Common UI mode APIs
#===============================================================================

@if { [mgc_enc_is_common_ui_mode] } {

	# Innovus Common UI mode APIs: is_common_ui_mode
	proc mgc_enc::is_common_ui_mode {} { return 1 }

	interp alias {} mgc_enc::getAllLayers {} ::get_all_layers
	interp alias {} mgc_env::streamOut    {} ::write_stream
	interp alias {} mgc_enc::redraw       {} ::gui_redraw
	interp alias {} mgc_enc::fit          {} ::gui_fit
	interp alias {} mgc_enc::zoomBox      {} ::zoom_box
	interp alias {} mgc_enc::zoomOut      {} ::zoom_out

	# DR1368504: zoom_box command no longer available in Innovus 18.10
	if { [info commands gui_zoom]=="gui_zoom" } {
		proc mgc_enc::zoomBox {args} {
			gui_zoom -rect $args
		}
		proc mgc_enc::zoomIn {} {
			gui_zoom -in
		}
		proc mgc_enc::zoomOut {} {
			gui_zoom -out
		}
	}

	proc mgc_enc::guiFind {args} {
		return [eval gui_find_ui $args]
	}

	proc mgc_enc::guiAdd {args} {
		return [eval gui_add_ui $args]
	}

	proc mgc_enc::guiGet {args} {
		return [eval gui_get_ui $args]
	}

	proc mgc_enc::guiSet {args} {
		return [eval gui_set_ui $args]
	}

	proc mgc_enc::guiViewBox {} {
		return [gui_view_box]
	}

	proc mgc_enc::guiGetBox {} {
		return [gui_get_box]
	}

	proc mgc_enc::guiGetPoly {} {
		return [gui_get_coords]
	}

	proc mgc_enc::guiGetCoord {} {
		return [gui_get_coord]
	}

	proc mgc_enc::getLayerByName {layerName} {
		# realtime/innovus-common-ui/cto_file_layer_visibility
		# with edi_tcl_flow_half_adder in CUI mode:
		#    OK: eval_legacy "dbGetLayerByName M0" => 0x7faf0f2ce800
		#   NOK: get_db layers -if { .name=="M0" } => ""
		# see also ::calibre::realtime::getLayerByName

		return [eval_legacy "dbGetLayerByName $layerName"]

		if { 0 } {
			set layers [get_all_layers metal]
			set layer [get_db layers -if { .name==$layerName }]
			if { $layer=="" } {
				set layer 0
			}
			return $layer
		}
	}

	proc mgc_enc::getTopCell {} {
		set design [get_db current_design]
		if { $design=="" } {
			set design 0
		}
		return $design
	}

	proc mgc_enc::getCellName {cell} {
		return [get_db $cell .name]
	}

	#-------------------------------------------------------------------------------
	# getLayerPreference/setLayerPreference
	#-------------------------------------------------------------------------------

	proc mgc_enc::mapLegacyArgs {map legacyArgs} {
		set newArgs [list]
		foreach arg $legacyArgs {
			lappend newArgs [string map $map $arg]
		}
		return $newArgs
	}

	proc mgc_enc::mapLegacyLayerPreferenceArgs {legacyArgs} {
		set map {-isVisible -is_visible -isSelectable -is_selectable -lineWidth -line_width -stippleData -stipple_data}
		set newArgs [mapLegacyArgs $map $legacyArgs]
		return $newArgs
	}

	proc mgc_enc::getLayerPreference {args} {
		set cmd "get_layer_preference [mapLegacyLayerPreferenceArgs $args]"
		return [eval $cmd]
	}

	proc mgc_enc::setLayerPreference {args} {
		set cmd "set_layer_preference [mapLegacyLayerPreferenceArgs $args]"
		return [eval $cmd]
	}

	proc mgc_enc::createGuiRect {layer x1 y1 x2 y2} {
		return [create_gui_shape -layer $layer -rect [list $x1 $y1 $x2 $y2]]
	}

	proc mgc_enc::createGuiLine {layer args} {
		return [create_gui_shape -layer $layer -line $args]
	}

	proc mgc_enc::createGuiPoly {layer args} {
		return [create_gui_shape -layer $layer -polygon $args]
	}

	proc mgc_enc::createGuiText {layer txt x y size} {
		return [create_gui_text -layer $layer -label $txt -pt [list $x $y] -height $size]
	}

	proc mgc_enc::deleteGuiObj {obj} {
		set selected [get_db selected]
		deselect_obj -all
		select_obj $obj
		gui_delete_object -selected
		select_obj $selected
	}

	proc mgc_enc::deleteCustomLayer {layer} {
		eval_legacy "::deleteCustomLayer $layer"
	}

	proc mgc_enc::getExportCmd {fileName args} {
		set map { \
			-attachInstanceName  -attach_inst_name     \
			-attachNetName       -attach_net_name      \
			-attachNetProp       -attach_net_attribute \
			-dieAreaAsBoundary   -die_area_as_boundary \
			-libName             -lib_name             \
			-mapFile             -map_file             \
			-noStructureName     -no_structure_name    \
			-outputMacros        -output_macros        \
			-reportFile          -report_file          \
			-structureName       -structure_name       \
			-uniquifyCellNames   -uniquify_cell_names  \
			-units               -unit                 \
		}
		return "write_stream $fileName [join [mapLegacyArgs $map $args]]"
	}

	proc mgc_enc::getExportDefCmd {fileName args} {
	# common ui: write_def
	# legacy: defOut
		set map { \
			-addHalfWireExtensionOnPin  -add_half_wire_extension_on_pin     \
			-allLayers            -all_layers          \
			-bumpAsPin            -bump_as_pin         \
			-cutRow               -cut_row             \
			-earlyGlobalRoute     -early_global_route  \
			-ioRow                -io_row              \
			-noCoreCells          -no_core_cells       \
			-noSpecialNet         -no_special_net      \
			-noStdCells           -no_std_cells        \
			-noTracks             -no_tracks           \
			-outputMaskLayers     -output_mask_Layers  \
			-scanChain            -scan_chain          \
			-usedVia              -used_via            \
			-withShield           -with_shield         \
		}
		return "write_def $fileName [join [mapLegacyArgs $map $args]]"
	}

	proc mgc_enc::getExportVerilogCmd {fileName args} {
	# common ui: write_netlist
	# legacy: saveNetlist
		set map { \
			-excludeCellInst      -exclude_insts_of_cells \
			-excludeLeafCell      -exclude_leaf_cells     \
			-excludeTopCellPGPort -exclude_top_pg_ports   \
			-flattenBus           -flatten_bus            \
			-includeBumpCell      -include_bump_cells     \
			-includePhysicalCell  -include_phys_cells     \
			-includePhysicalInst  -include_phys_insts     \
			-includePowerGround   -include_pg_ports       \
			-keepAllBackslash     -keep_all_backslash     \
			-lineLength           -line_length            \
			-omitFloatingPort     -omit_floating_ports    \
			-onlyLeafCell         -only_leaf_cells        \
			-onlyMacro            -only_blocks            \
			-onlyStdCell          -only_std_cells         \
			-replaceTieConnection -update_tie_connections \
			-topCell              -top_module             \
			-topModuleFirst       -top_module_first       \
			-usePGPorts           -use_pg_ports           \
		}
		return "write_netlist $fileName [join [mapLegacyArgs $map $args]]"
	}

} else {

	# Innovus legacy mode APIs

	proc mgc_enc::is_common_ui_mode {} { return 0 }

	proc mgc_enc::guiFind {args} {
		return [eval uiFind $args]
	}

	proc mgc_enc::guiAdd {args} {
		return [eval uiAdd $args]
	}

	proc mgc_enc::guiGet {args} {
		return [eval uiGet $args]
	}

	proc mgc_enc::guiSet {args} {
		return [eval uiSet $args]
	}

	proc mgc_enc::guiViewBox {} {
		return [ui_view_box]
	}

	proc mgc_enc::guiGetBox {} {
		return [uiGetBox]
	}

	proc mgc_enc::guiGetPoly {} {
		return [uiGetCoords]
	}

	proc mgc_enc::guiGetCoord {} {
		return [uiGetCoord]
	}

	proc mgc_enc::getLayerByName {layerName} {
		return [dbGetLayerByName $layerName]
	}

	proc mgc_enc::getTopCell {} {
		return [dbgTopCell]
	}

	proc mgc_enc::getCellName {cell} {
		return [dbCellName $cell]
	}

	proc mgc_enc::createGuiRect {layer x1 y1 x2 y2} {
		return [addCustomBox $layer $x1 $y1 $x2 $y2]
	}

	proc mgc_enc::createGuiLine {layer x1 y1 x2 y2} {
		return [addCustomLine $layer $x1 $y1 $x2 $y2]
	}

	proc mgc_enc::createGuiPoly {layer args} {
		return [eval addCustomLine $layer $args]
	}

	proc mgc_enc::createGuiText {layer txt x y size} {
		return [addCustomText $layer $txt $x $y $size]
	}

	proc mgc_enc::deleteGuiObj {obj} {
		dbDeleteObj $obj
	}

	proc mgc_enc::deleteCustomLayer {layer} {
		::deleteCustomLayer $layer
	}

	proc mgc_enc::getExportCmd {fileName args} {
		return "streamOut $fileName [join $args]"
	}

	proc mgc_enc::getExportDefCmd {fileName args} {
		return "defOut [join $args] $fileName"
	}

	proc mgc_enc::getExportVerilogCmd {fileName args} {
		return "saveNetlist $fileName [join $args]"
	}
}

# Based on Encounter documentation: The initialization files are read in the following sequence:
# 1. .encrc in the home directory
# 2. .encrc in the working directory
# 3. enc.pref.tcl in the working directory
# 4. .enc in the home directory
# 5. enc.tcl in the installation/etc directory
# 6. enc.tcl in the home directory
# 7. enc.tcl in the working directory

@catch { mgc_enc::initRveHighlightPatterns }
@catch { mgc_enc::loadDefaultRVELayerPreference }

################################################################################

@if {[info exists env(MGC_RVE_INIT_SOCKET_AT_STARTUP)]} {
	mgc_enc::initServerSocket
}

@proc mgc_enc::show_banner {} {
	global env

	if {![info exists env(MGC_HOME)] || $env(MGC_HOME)==""} {
		ShowError "MGC_HOME environment variable is not set!"
		return
	}

	set version ""
	set vfile [file join $env(MGC_HOME) pkgs icv dependencies version]
	if {[file exists $vfile] && [file readable $vfile]} {
		set f [open $vfile r]
		set version [gets $f]
		close $f
	}
	puts "//"
	puts "//  Calibre Encounter/Innovus Interface * ($version) *"
	puts "//"
	puts "//                           Copyright Siemens 1996-2020     "
	puts "//                             All Rights Reserved."
	puts "//         THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION"
	puts "//            WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION"
	puts "//              OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS."
	puts "//"
	# RealTime and CI interface are no longer in beta.
	if { 0 } {
		puts "//        This software is in pre-production form and is considered to be"
		puts "//        beta code that is subject to the terms of the current Mentor"
		puts "//        Graphics End-User License Agreement or your signed agreement"
		puts "//        with Mentor Graphics that contains beta terms, whichever applies."
		puts "//"
	}
}

@mgc_enc::show_banner
//
//  Calibre Encounter/Innovus Interface * (v2021.1_33.19) *
//
//                           Copyright Siemens 1996-2020     
//                             All Rights Reserved.
//         THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
//            WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION
//              OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
//


### End verbose source output for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/queryenc/encounter.tcl'.
### Start verbose source output (echo_comments mode) for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/queryenc/enc_rdb.tcl' ...
#************************************************************************CPY11*#
#*   Copyright Mentor Graphics Corporation 2014  All Rights Reserved.    CPY12*#
#*                                                                       CPY13*#
#*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION         CPY14*#
#*   WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS         CPY15*#
#*   LICENSORS AND IS SUBJECT TO LICENSE TERMS.                          CPY16*#
#*                                                                       CPY17*#
#*   DISCLAIMER OF WARRANTY:  Unless otherwise agreed in writing,        CPY18*#
#*   Mentor Graphics software and associated files are provided          CPY19*#
#*   "as is" and without warranty.  Mentor Graphics has no obligation    CPY1A*#
#*   to support or otherwise maintain software.  Mentor Graphics         CPY1B*#
#*   makes no warranties, express or implied with respect to software    CPY1C*#
#*   including any warranty of merchantability or fitness for a          CPY1D*#
#*   particular purpose.                                                 CPY1E*#
#*                                                                       CPY1F*#
#*   LIMITATION OF LIABILITY: Mentor Graphics is not liable for any      CPY1G*#
#*   property damage, personal injury, loss of profits, interruption     CPY1H*#
#*   of business, or for any other special, consequential or             CPY1I*#
#*   incidental damages, however caused, whether for breach of           CPY1J*#
#*   warranty, contract, tort (including negligence), strict             CPY1K*#
#*   liability or otherwise. In no event shall Mentor Graphics'          CPY1L*#
#*   liability exceed the amount paid for the product giving rise        CPY1M*#
#*   to the claim                                                        CPY1N*#
#************************************************************************CPY1O*#

# This contains Tcl procs specific to integration of Encounter with RVE and Calibre
# Interactive for creating DRC markers and route blockages.

@source [file join $::env(MGC_HOME) shared pkgs icv tools querytcl import_rdb.tcl]
### Start verbose source output (echo_comments mode) for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/querytcl/import_rdb.tcl' ...
#************************************************************************CPY11*#
#*   Copyright Mentor Graphics Corporation 2014  All Rights Reserved.    CPY12*#
#*                                                                       CPY13*#
#*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION         CPY14*#
#*   WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS         CPY15*#
#*   LICENSORS AND IS SUBJECT TO LICENSE TERMS.                          CPY16*#
#*                                                                       CPY17*#
#*   DISCLAIMER OF WARRANTY:  Unless otherwise agreed in writing,        CPY18*#
#*   Mentor Graphics software and associated files are provided          CPY19*#
#*   "as is" and without warranty.  Mentor Graphics has no obligation    CPY1A*#
#*   to support or otherwise maintain software.  Mentor Graphics         CPY1B*#
#*   makes no warranties, express or implied with respect to software    CPY1C*#
#*   including any warranty of merchantability or fitness for a          CPY1D*#
#*   particular purpose.                                                 CPY1E*#
#*                                                                       CPY1F*#
#*   LIMITATION OF LIABILITY: Mentor Graphics is not liable for any      CPY1G*#
#*   property damage, personal injury, loss of profits, interruption     CPY1H*#
#*   of business, or for any other special, consequential or             CPY1I*#
#*   incidental damages, however caused, whether for breach of           CPY1J*#
#*   warranty, contract, tort (including negligence), strict             CPY1K*#
#*   liability or otherwise. In no event shall Mentor Graphics'          CPY1L*#
#*   liability exceed the amount paid for the product giving rise        CPY1M*#
#*   to the claim                                                        CPY1N*#
#************************************************************************CPY1O*#

# This contains Tcl procs specific to integration of ICCompiler and EDI with RVE and Calibre
# Interactive for creating DRC markers and route guides/blockages.

@if {[info exists env(CALIBRE_HOME)] && ($env(CALIBRE_HOME) != "")} {
    set env(MGC_HOME) $env(CALIBRE_HOME)
}

@namespace eval Calibre::import_rdb {

    namespace export *

    ################################################################################
    # Parse the list of arguments into an array
    ################################################################################
    proc ParseArguments { argList } {
      array set retArguments {}
      set standAloneArgIdx 0
      set argListLength [llength $argList]

      for {set argIndex 0} {$argIndex < $argListLength} {incr argIndex} {
        set thisArgument [lindex $argList $argIndex]
        if { ([string index $thisArgument 0] eq "-") && (![string is digit [string index $thisArgument 1]]) } {
          # This arg is a switch
          if { [expr {$argIndex+1}] < $argListLength } {
            # Check next argument
            set nextArgument [lindex $argList [expr {$argIndex+1}]]
            if { ([string index $nextArgument 0] ne "-") || ([string is digit [string index $nextArgument 1]]) } {
              set retArguments($thisArgument) $nextArgument
              incr argIndex
              continue
            }
          }
          # This arg is a flag
          set retArguments($thisArgument) ""
        } else {
          # This arg is a stand-alone argument
          set retArguments($standAloneArgIdx) $thisArgument
          incr standAloneArgIdx
        }
      }

      return [array get retArguments]
    }

}

### End verbose source output for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/querytcl/import_rdb.tcl'.

@namespace eval Calibre {

    namespace export convert_to_drc_errors convert_to_route_blockages import_drc_errors import_route_blockages
    namespace import ::Calibre::import_rdb::*

    proc import_drc_errors { fileName } {
        return [::Calibre::marker_if::import_file $fileName]
    }

    proc import_route_blockages { fileName } {
        return [::Calibre::route_if::import_file $fileName]
    }

    proc convert_rdb { import_proc args } {

      set calibre "$::env(MGC_HOME)/bin/calibre"

      set rve_com [list $calibre -rve]
      lappend rve_com [join $args]

      array unset arguments
      array set arguments [::Calibre::import_rdb::ParseArguments $args]

      set to_import_file ""
      if { ![info exists arguments(-output_file)] } {

        if { [info exists ::env(MGC_TMPDIR)] } {
          if { [file exists $::env(MGC_TMPDIR)] } {
            set to_import_file $::env(MGC_TMPDIR)
          }
        }

        if { $to_import_file eq "" && [info exists ::env(MGC_HOME)] } {
          if { [file exists $::env(MGC_HOME)] } {
            set to_import_file $::env(MGC_HOME)
            set to_import_file "$to_import_file/tmp"
            if { ![file exists $to_import_file] } {
              set to_import_file ""
            }
          }
        }

        if { $to_import_file eq "" && [file exists "/usr/tmp"] } {
          set to_import_file "/usr/tmp"
        }

        if { $to_import_file eq "" } {
          set to_import_file "."
        }

        # Temporary file for storing Stuttgard commands
        set to_import_file "$to_import_file/mgc_rve_rdb[pid]"
        lappend rve_com -output_file $to_import_file
      }

      # lappend rve_com -no_command_in_transcript

      # Run RVE
      set rveStatus [catch {eval exec $rve_com} result]
      puts $result

      if { $rveStatus ne 0 } {
        puts "\nConversion failed.\n"
        return 1
      }

      if { $to_import_file eq "" } {
        puts "RDB conversion successful."
        return 0
      }

      set retStatus [catch {eval $import_proc $to_import_file} result]
      if { $retStatus ne 0 } {
      	puts $result
      }

      if { ($to_import_file ne "") && [file exists $to_import_file] } {
        if { (![info exists ::env(MGC_RVE_HILIGHT_DEBUG)]) || \
             ($::env(MGC_RVE_HILIGHT_DEBUG) == 0) } {
          file delete $to_import_file
        }
      }

      return $retStatus
    }

    proc convert_to_drc_errors { args } {
      puts "\nCommand:  convert_to_drc_errors $args\n"
      set retStatus [catch {eval convert_rdb Calibre::import_drc_errors -wrapper ::Calibre::convert_to_drc_errors -convert_to edi_drc $args} result]
      if { $retStatus ne 0 } {
      	return 0
      }
      return 1
    }

    proc convert_to_route_blockages { args } {
      puts "\nCommand:  convert_to_route_blockages $args\n"
      set retStatus [catch {eval convert_rdb Calibre::import_route_blockages -wrapper ::Calibre::convert_to_route_blockages -convert_to edi_blk $args} result]
      if { $retStatus ne 0 } {
      	return 0
      }
      return 1
    }

}


@namespace eval Calibre::marker_if {

    namespace export mgc_rve_add_start mgc_rve_add_cell       \
              mgc_rve_add_rectangle mgc_rve_define_rectangle  \
              mgc_rve_add_end                                 \
              mra_check                                       \
              mra_start             mra_cell                  \
              mra_rect              mrd_rect                  \
              mra_end                                         \
              import_file
    namespace import ::Calibre::import_rdb::*

    set         currentCellName         ""
    set         currentCheckName        ""
    array unset createdCheckTypes
    set         currentLayers           [list]
    set         currentCheckText        ""

    proc register_cell { sticky cell args } {
        variable currentCellName

        set curr_init_top_cell [dbCellName [dbgTopCell]]
        if { ($curr_init_top_cell ne "") && ($cell ne $curr_init_top_cell) } {
            set currentCellName         ""
            puts "Error: '$cell' should be opened and set as the top cell."
            return ""
        }

        array unset arguments
        array set arguments [::Calibre::import_rdb::ParseArguments $args]
        if { [info exists arguments(-precision)] } {
          set precision $arguments(-precision)
        } else {
          set precision  1000
        }
        ::mgc_enc::mgc_rve_context $cell $precision

        if { $sticky } {
            set currentCellName $cell
        }

        return $cell
    }

    proc mgc_rve_add_check_internal { sticky name_pos args } {
        variable currentCellName
        variable currentCheckName
        variable createdCheckTypes
        variable currentLayers
        variable currentCheckText

        if { [llength $args] < 1 } {
            return {}
        }

        array unset arguments
        array set arguments [::Calibre::import_rdb::ParseArguments $args]

        if { $name_pos == 1 } {
            set cell [join [lindex $args 0]]
            set route_view [eval mra_cell ${cell} $args]
            if { $route_view eq "" } {
                return {}
            }
        } else {   # name_pos <= 0
            if { $currentCellName eq "" } {
                puts "Error: cell should be set first."
                return {}
            }
            set cell $currentCellName
        }

        if { $name_pos >= 0 } {
            set check [join [lindex $args $name_pos]]
        } else {   # name_pos < 0
            if { $currentCheckName eq "" } {
                puts "Error: check should be set first."
                return {}
            }
            set check $currentCheckName
        }

        set check_type_name [join [list ${cell} ${check}] /]

        set check_text   ""
        set check_layers [list]
        if { [info exists createdCheckTypes(${check_type_name})] } {
            set check_text_and_layers $createdCheckTypes(${check_type_name})
            set check_text   [lindex check_text_and_layers 0]
            set check_layers [lindex check_text_and_layers 1]
        }

        if { $sticky } {
            set currentCheckText $check_text
            set currentLayers $check_layers
            set currentCheckName ${check}
            if { [info exists arguments(-text_desc)] } {
                set currentCheckText $arguments(-text_desc)
            }
            if { [info exists arguments(-layer)] } {
                set currentLayers $arguments(-layer)
            }
            set createdCheckTypes($check_type_name) [list $currentCheckText $currentLayers]
        }

        return $check_layers
    }

    proc mgc_rve_add_clear { {cell ""} } {
        variable currentCellName
        variable currentCheckName
        variable createdCheckTypes
        variable currentLayers
        variable currentCheckText

        set         currentCellName     ""
        set         currentCheckName     ""

        array unset createdCheckTypes
        array set   createdCheckTypes       {}

        set         currentLayers           [list]
        set         currentCheckText        ""

        return $cell
    }

    proc mgc_rve_add_drc_error { de_pos shape args } {

        variable currentCellName
        variable currentCheckName
        variable createdCheckTypes
        variable currentLayers
        variable currentCheckText

        if { [llength $args] < 1 } {
            puts "Error: invalid parameters for creating Encounter DRC Error: mgc_rve_add_rectangle $args."
            return {}
        }

        if { $currentCellName eq "" } {
            return 0
        }

        if { $de_pos >= 1 } {
            set cell [join [lindex $args 0]]
            set drc_layout_cell [eval mra_cell ${cell} $args]
            if { $drc_layout_cell eq "" } {
                return {}
            }
        } else {
            set cell $currentCellName
        }

        if { $de_pos >= 2 } {
            set check [join [lindex $args 1]]
        } else {
            set check $currentCheckName
        }

        array unset arguments
        array set arguments [::Calibre::import_rdb::ParseArguments $args]

        set layers {}
        if { [info exists arguments(-layer)] } {
            set layers $arguments(-layer)
        } elseif { [llength $currentLayers] != 0 } {
            set layers $currentLayers
        }

        set drc_info ""
        if { [info exists arguments(-info)] } {
            set drc_info $arguments(-info)
        } elseif { $currentCheckText ne "" } {
            set drc_info [list $currentCheckText]
        }

        set edi_com [list createMarker -type Calibre -subtype ${check}]
        if { $drc_info ne "" } {
            lappend edi_com -desc $drc_info
        }

        set rects [lindex $args [expr {$de_pos + 1}]]
        set count 0
        foreach rect $rects {
            set edi_com_exe $edi_com
            lappend edi_com_exe $shape [join $rect]
            if { [llength $layers] != 0 } {
                foreach layer $layers {
                    set edi_com_exe_rect $edi_com_exe
                    lappend edi_com_exe_rect -layer $layer
                    incr count
                    eval $edi_com_exe_rect
                }
            } else {
                incr count
                eval $edi_com_exe
            }
        }

        return $count
    }

    proc mra_start { {cell ""} } {
        return [mgc_rve_add_clear]
    }

    interp alias {} mgc_rve_add_start {} mra_start

    proc mra_cell { cell args } {
        set drc_layout_cell [eval register_cell true ${cell} $args]
        return $drc_layout_cell
    }

    interp alias {} mgc_rve_add_cell {} mra_cell

    proc mra_check { args } {
        set layers [eval mgc_rve_add_check_internal true 0 $args]
        return $layers
    }

    interp alias {} mgc_rve_add_check {} mra_check

    proc mrd_check { args } {
        set layers [eval mgc_rve_add_check_internal true 1 $args]
        return $layers
    }

    interp alias {} mgc_rve_define_check {} mrd_check

    proc mra_rect { args } {
        return [eval mgc_rve_add_drc_error -1 -bbox $args]
    }

    interp alias {} mgc_rve_add_rectangle {} mra_rect

    proc mrd_rect { args } {
        return [eval mgc_rve_add_drc_error 2 -bbox $args]
    }

    interp alias {} mgc_rve_define_rectangle {} mrd_rect

    proc mra_end { {cell ""} } {
        return [mgc_rve_add_clear]
    }

    interp alias {} mgc_rve_add_end {} mra_end

    proc import_file { fileName } {
      mra_start
      if {[catch {source $fileName}]} {
      	return 0
      }
      mra_end
      return 1
    }
}


@namespace eval Calibre::route_if {

    namespace export mgc_rve_add_start      mgc_rve_add_cell         \
                     mgc_rve_add_check      mgc_rve_define_check     \
                     mgc_rve_add_rectangle  mgc_rve_define_rectangle \
                     mgc_rve_add_polygon    mgc_rve_define_polygon   \
                     mgc_rve_add_end                                 \
                     mra_start              mra_cell                 \
                     mra_check              mrd_check                \
                     mra_rect               mrd_rect                 \
                     mra_poly               mrd_pol                  \
                     mra_end                                         \
                     import_file
    namespace import ::Calibre::import_rdb::*

    array set   createdCheckLayers      {}
    set         currentCellName         ""
    set         currentCheckName        ""
    array unset createdCheckCount
    set         currentLayers           [list]

    proc mgc_rve_open_cell { sticky cell args } {
        variable currentCellName

        if { ${cell} eq "" } {
            return ""
        }

        set curr_init_top_cell [dbCellName [dbgTopCell]]
        if { ($curr_init_top_cell ne "") && (${cell} ne $curr_init_top_cell) } {
            set currentCellName         ""
            puts "Error: '$cell' should be opened and set as the top cell."
            return ""
        }

        array unset arguments
        array set arguments [::Calibre::import_rdb::ParseArguments $args]
        if { [info exists arguments(-precision)] } {
          set precision $arguments(-precision)
        } else {
          set precision  1000
        }
        ::mgc_enc::mgc_rve_context ${cell} $precision

        if { $sticky } {
            set currentCellName ${cell}
        }

        return ${cell}
    }

    proc mgc_rve_add_clear {} {
        variable createdCheckLayers
        variable currentCellName
        variable currentCheckName
        variable createdCheckCount
        variable currentLayers

        array unset createdCheckLayers
        array set   createdCheckLayers      {}
        set         currentCellName         ""
        set         currentCheckName        ""
        array unset createdCheckCount
        array set   createdCheckCount       {}
        set         currentLayers           [list]
    }

    proc mgc_rve_add_check_internal { sticky name_pos args } {
        variable createdCheckLayers
        variable currentCellName
        variable currentCheckName
        variable createdCheckCount
        variable currentLayers

        if { [llength $args] < 1 } {
            return {}
        }

        array unset arguments
        array set arguments [::Calibre::import_rdb::ParseArguments $args]

        if { [info exists arguments(-text_desc)] } {
          set text_desc $arguments(-text_desc)
        } else {
          set text_desc  ""
        }

        if { $name_pos == 1 } {
	        set cell [join [lindex $args 0]]
	        set drc_cell [eval mgc_rve_open_cell $sticky ${cell} $args]
	        if { $drc_cell eq "" } {
	            return {}
	        }
    	} else {   # name_pos <= 0
            if { $currentCellName == "" } {
	            puts "Error: cell has not been defined."
	            return {}
            }
            set cell $currentCellName
    	}

        if { $name_pos >= 0 } {
            set check [join [lindex $args $name_pos]]
        } else {   # name_pos < 0
            if { $currentCheckName eq "" } {
                puts "Error: check should be set first."
                return {}
            }
            set check $currentCheckName
        }

        set check_type_name [join [list ${cell} ${check}] /]
        if { [info exists createdCheckLayers(${check_type_name})] } {
            set check_layers $createdCheckTypes(${check_type_name})
        } else {
            set createdCheckCount(${check_type_name}) 0
            set check_layers [list]
        }

        if { $sticky } {
            set currentLayers $check_layers
            set currentCheckName ${check}
            if { [info exists arguments(-layer)] } {
                set currentLayers $arguments(-layer)
            }
            set createdCheckLayers(${check_type_name}) $currentLayers
        }

        return [list ${cell} ${check}]
    }

    proc mgc_rve_add_route_blockages { shape coords_pos breakup args } {
        variable currentCellName
        variable currentCheckName
        variable createdCheckCount
        variable currentLayers

        if { [llength $args] < 1 } {
            puts "Error: invalid parameters for creating Encounter route blockage: mgc_rve_add_rectangle/polygon $args."
            return {}
        }

       	set check_name_pos [expr {$coords_pos - 2}]

        if { $check_name_pos >= 0 } {
            set cell_and_check [eval mgc_rve_add_check_internal false $check_name_pos $args]

            if { [llength $cell_and_check] <= 1 } {
                return {}
            }

            set cell [lindex $cell_and_check 0]
            set checkName       [lindex $cell_and_check 1]
        } else {
            set cell            $currentCellName
            set checkName       $currentCheckName
        }

        if { $cell eq "" } {
            return {}
        }

        if { $checkName eq "" } {
            puts "Error: check should've been set first."
            return {}
        }

        array unset arguments
        array set arguments [::Calibre::import_rdb::ParseArguments $args]

        if { [info exists arguments(-layer)] } {
            set layers $arguments(-layer)
        } elseif { [llength $currentLayers] != 0 } {
            set layers $currentLayers
        } else {
            puts "Error: need -layer parameter to create route blockage '[lindex $args $coords_pos]'."
            return {}
        }

        if { $breakup } {
            set coords [lindex $args $coords_pos]
        } else {
            set coords [list [lindex $args $coords_pos]]
        }

        set rb_name_pos [expr {$coords_pos - 1}]
        if { $rb_name_pos >= 0 } {
            set rb_name [lindex $args $rb_name_pos]
        } else {
            set rb_name "mgc_rve_check"
            append rb_name _${cell}
            append rb_name _${checkName}
            foreach layer $layers {
                append rb_name _${layer}
            }

            set check_type_name [join [list ${cell} ${checkName}] /]
            append rb_name _$createdCheckCount(${check_type_name})
            incr createdCheckCount(${check_type_name})
        }

        set edi_com [list createRouteBlk -layer $layers]

        set extra_name ""
        if { [llength $coords] > 1 } {
            set extra_name "_"
        }

        set count 0
        set retVal {}
        foreach coord $coords {
            set edi_com_exe $edi_com
            lappend edi_com_exe $shape [join [join $coord]]

            set rb_name_exe $rb_name
            if { $extra_name ne "" } {
                append rb_name_exe $extra_name $count
                incr count
            }

            lappend edi_com_exe -name $rb_name_exe
            lappend retVal [eval $edi_com_exe]
        }

        return $retVal
    }

    proc mra_start { {cell ""} args } {
        mgc_rve_add_clear

        set drc_cell ""
        if { $cell ne "" } {
        	set drc_cell [eval mgc_rve_open_cell true ${cell} $args]
        }

        return $drc_cell
    }

    interp alias {} mgc_rve_add_start {} mra_start

    proc mra_cell { cell args } {
       	set drc_cell [eval mgc_rve_open_cell true ${cell} $args]
        return $drc_cell
    }

    interp alias {} mgc_rve_add_cell {} mra_cell

    proc mra_check { args } {
        set cell_and_check [eval mgc_rve_add_check_internal true 0 $args]
        if { [llength $cell_and_check] <= 1 } {
            return {}
        }

        return [lindex $cell_and_check 1]
    }

    interp alias {} mgc_rve_add_check {} mra_check

    proc mrd_check { args } {
        set cell_and_check [eval mgc_rve_add_check_internal true 1 $args]
        if { [llength $cell_and_check] <= 1 } {
            return {}
        }

        return [lindex $cell_and_check 1]
    }

    interp alias {} mgc_rve_define_check {} mrd_check

    proc mra_rect { args } {
        return [eval mgc_rve_add_route_blockages -box 0 true $args]
    }

    interp alias {} mgc_rve_add_rectangle {} mra_rect

    proc mrd_rect { args } {
        return [eval mgc_rve_add_route_blockages -box 3 true $args]
    }

    interp alias {} mgc_rve_define_rectangle {} mrd_rect

    proc mra_poly { args } {
        return [eval mgc_rve_add_route_blockages -polygon 0 false $args]
    }

    interp alias {} mgc_rve_add_polygon {} mra_poly

    proc mrd_poly { args } {
        return [eval mgc_rve_add_route_blockages -polygon 3 false $args]
    }

    interp alias {} mgc_rve_define_polygon {} mrd_poly

    proc mra_end { {cell ""} } {
        return [mgc_rve_add_clear]
    }

    interp alias {} mgc_rve_add_end {} mra_end

    proc import_file { fileName } {
      mra_start
      if {[catch {source $fileName}]} {
      	return 0
      }
      mra_end
      return 1
    }
}

### End verbose source output for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/queryenc/enc_rdb.tcl'.
@file 61:
@file 62: }
#@ End verbose source /proj/cad/mentor_2021/aoi_cal_2021.1_33.19/lib/cal_enc.tcl
1
@innovus 27> Could not initialize Calibre layout-server socket at :9189. Trying to find free socket ...
Calibre layout-server initialized successfully at socket localhost:5005
