'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Input/Output Specification'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Input/Output Specification'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2 Processing Element Models'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2 Processing Element Models'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.1 Processor-Memory Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.1 Processor-Memory Processing Element Model'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.2 Integrated Processor-Memory Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.2 Integrated Processor-Memory Processing Element Model'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.3 Memory-Only Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.3 Memory-Only Processing Element Model'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.4 Processor-Only Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.4 Processor-Only Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.5 I/O Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.5 I/O Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.6 Switch Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.2.6 Switch Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3 System Issues'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.1 Operation Ordering'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.1 Operation Ordering'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2 Transaction Delivery'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2 Transaction Delivery'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.1 Unordered Delivery System Issues'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.1 Unordered Delivery System Issues'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.2.2 Ordered Delivery System Issues'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 2 System Models', '2.3.3 Deadlock Considerations'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 I/O Operations Cross Reference'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 I/O Operations Cross Reference'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 I/O Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 I/O Operations'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Write and Streaming-Write Operations'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Write-With-Response Operations'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Atomic (Read-Modify-Write) Operations'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 System Operations'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Maintenance Operations'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 3 Operation Descriptions', '3.5 Endian, Byte Ordering, and Alignment'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Request Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Request Packet Formats'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.1 Addressing and Alignment'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.2 Field Definitions for All Request Packet Formats'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.3 Type 0 Packet Format (Implementation-Defined)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.3 Type 0 Packet Format (Implementation-Defined)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.4 Type 1 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.4 Type 1 Packet Format (Reserved)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.5 Type 2 Packet Format (Request Class)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.6 Type 3–4 Packet Formats (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.6 Type 3–4 Packet Formats (Reserved)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.7 Type 5 Packet Format (Write Class)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.8 Type 6 Packet Format (Streaming-Write Class)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.9 Type 7 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.9 Type 7 Packet Format (Reserved)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.10 Type 8 Packet Format (Maintenance Class)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.11 Type 9–11 Packet Formats (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1.11 Type 9–11 Packet Formats (Reserved)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Response Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Response Packet Formats'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.1 Field Definitions for All Response Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.1 Field Definitions for All Response Packet Formats'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.2 Type 12 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.2 Type 12 Packet Format (Reserved)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 13 Packet Format (Response Class)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 14 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 14 Packet Format (Reserved)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 15 Packet Format (Implementation-Defined)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 15 Packet Format (Implementation-Defined)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.1 Register Summary'
- '3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register, Bit and Bit Field Value Behavior'
+ '1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.2 Reserved Register and Bit Behavior'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.3 Extended Features Data Structure'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4 Capability Registers (CARs)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4 Capability Registers (CARs)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.2 Device Information CAR (Configuration Space Offset 0x4)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.2 Device Information CAR (Configuration Space Offset 0x4)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.6 Switch Port Information CAR (Configuration Space Offset 0x14)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.6 Switch Port Information CAR (Configuration Space Offset 0x14)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5 Command and Status Registers (CSRs)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.1 Processing Element Logical Layer Control CSR (Configuration Space Offset 0x4C)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.1 Processing Element Logical Layer Control CSR (Configuration Space Offset 0x4C)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.2 Local Configuration Space Base Address 0 CSR (Configuration Space Offset 0x58)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.2 Local Configuration Space Base Address 0 CSR (Configuration Space Offset 0x58)'
'3.2', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.3 Local Configuration Space Base Address 1 CSR (Configuration Space Offset 0x5C)'
'1.3', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.3 Local Configuration Space Base Address 1 CSR (Configuration Space Offset 0x5C)'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Message Passing Specification'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Message Passing Specification'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2 Processing Element Models'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2 Processing Element Models'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.1 Processor-Memory Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.1 Processor-Memory Processing Element Model'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.2 Integrated Processor-Memory Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.2 Integrated Processor-Memory Processing Element Model'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.3 Memory-Only Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.3 Memory-Only Processing Element Model'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.4 Processor-Only Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.4 Processor-Only Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.5 I/O Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.5 I/O Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.6 Switch Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.2.6 Switch Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.3 Message Passing System Model'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.3 Message Passing System Model'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.3.1 Data Message Operations'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.3.1 Data Message Operations'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.3.2 Doorbell Message Operations'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.3.2 Doorbell Message Operations'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4 System Issues'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4 System Issues'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4.1 Operation Ordering'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4.1 Operation Ordering'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4.2 Transaction Delivery'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4.2 Transaction Delivery'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4.3 Deadlock Considerations'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 2 System Models', '2.4.3 Deadlock Considerations'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 Message Passing Operations Cross Reference'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 Message Passing Operations Cross Reference'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 Message Passing Operations'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 Message Passing Operations'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Doorbell Operations'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Data Message Operations'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Endian, Byte Ordering, and Alignment'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Endian, Byte Ordering, and Alignment'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Request Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Request Packet Formats'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.1 Field Definitions for All Request Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.1 Field Definitions for All Request Packet Formats'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.2 Type 0 Packet Format (Implementation-Defined)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.2 Type 0 Packet Format (Implementation-Defined)'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 1–9 Packet Formats (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Type 1–9 Packet Formats (Reserved)'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 10 Packet Formats (Doorbell Class)'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 11 Packet Format (Message Class)'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Response Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Response Packet Formats'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.2 Type 12 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.2 Type 12 Packet Format (Reserved)'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.4 Type 14 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.4 Type 14 Packet Format (Reserved)'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.5 Type 15 Packet Format (Implementation-Defined)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.5 Type 15 Packet Format (Implementation-Defined)'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.2 Register Summary'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.2 Register Summary'
- '3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.3 Reserved Register, Bit and Bit Field Value Behavior'
+ '1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.3 Reserved Register and Bit Behavior'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4 Capability Registers (CARs)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4 Capability Registers (CARs)'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'3.2', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.5 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.5 Command and Status Registers (CSRs)'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.2 Overview'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3 Transport Layer Features'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3 Transport Layer Features'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.4 Contents'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.4 Contents'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.5 Terminology'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.5 Terminology'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.6 Conventions'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 1 Overview', '1.6 Conventions'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.2 System Topology'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.2 System Topology'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.2.1 Switch-Based Systems'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.2.1 Switch-Based Systems'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.2.2 Ring-Based Systems'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.2.2 Ring-Based Systems'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.3 System Packet Routing'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.3 System Packet Routing'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.4 Field Alignment and Definition'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 2 Transport Format Description', '2.5 Routing Maintenance Packets'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.2 Register Summary'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.2 Register Summary'
- '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.3 Reserved Register, Bit and Bit Field Value Behavior'
+ '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.3 Reserved Register and Bit Behavior'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4 Capability Registers (CARs)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4 Capability Registers (CARs)'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.2 Switch Route Table Destination ID Limit CAR (Configuration Space Offset 0x34)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.2 Switch Route Table Destination ID Limit CAR (Configuration Space Offset 0x34)'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5 Command and Status Registers (CSRs)'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.1 Base Device ID CSR (Configuration Space Offset 0x60)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.1 Base Device ID CSR (Configuration Space Offset 0x60)'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Dev32 Base Device ID CSR (Configuration Space Offset 0x64)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Dev32 Base Device ID CSR (Configuration Space Offset 0x64)'
- '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)'
+ '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)'
- '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Component Tag CSR (Configuration Space Offset 0x6C)'
+ '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Component Tag CSR (Configuration Space Offset 0x6C)'
- '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Cfg Destination ID Select CSR (Configuration Space Offset 0x70)'
+ '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)'
- '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)'
+ '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)'
- '3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.7 Standard Route Default Port CSR (Configuration Space Offset 0x78)'
+ '1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78)'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6 Switch Routing Table Register Block'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6 Switch Routing Table Register Block'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.1 Register Map'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.1 Register Map'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.2 Switch Routing Table Register Block Header (Block Offset 0x0)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.2 Switch Routing Table Register Block Header (Block Offset 0x0)'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.3 Broadcast Routing Table Control CSR (Block Offset 0x20)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.3 Broadcast Routing Table Control CSR (Block Offset 0x20)'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.7 Port n Routing Table Control CSRs (Block Offset 0x40 + (0x20 * n))'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.7 Port n Routing Table Control CSRs (Block Offset 0x40 + (0x20 * n))'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7 Routing Table Group Register Format'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7 Routing Table Group Register Format'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.1 Broadcast Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.1 Broadcast Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.2 Broadcast Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.2 Broadcast Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.3 Broadcast Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.3 Broadcast Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.4 Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.4 Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.5 Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.5 Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.6 Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
'1.3', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.6 Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.2.1 Memory System'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.2.1 Memory System'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Globally Shared Memory Specification'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Globally Shared Memory Specification'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2 Processing Element Models'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2 Processing Element Models'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.1 Processor-Memory Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.1 Processor-Memory Processing Element Model'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.2 Integrated Processor-Memory Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.2 Integrated Processor-Memory Processing Element Model'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.3 Memory-Only Processing Element Model'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.3 Memory-Only Processing Element Model'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.4 Processor-Only Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.4 Processor-Only Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.5 I/O Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.5 I/O Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.6 Switch Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.2.6 Switch Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.3 Programming Models'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.3 Programming Models'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.3.1 Globally Shared Memory System Model'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.3.1 Globally Shared Memory System Model'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.3.1.1 Software-Managed Cache Coherence Programming Model'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.3.1.1 Software-Managed Cache Coherence Programming Model'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4 System Issues'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4 System Issues'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4.1 Operation Ordering'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4.1 Operation Ordering'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4.2 Transaction Delivery'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4.2 Transaction Delivery'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4.3 Deadlock Considerations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 2 System Models', '2.4.3 Deadlock Considerations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 GSM Operations Cross Reference'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 GSM Operations Cross Reference'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 GSM Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 GSM Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.1 Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Instruction Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.2 Instruction Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Read-for-Ownership Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.3 Read-for-Ownership Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Data Cache Invalidate Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.4 Data Cache Invalidate Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.5 Castout Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.5 Castout Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.6 TLB Invalidate-Entry Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.6 TLB Invalidate-Entry Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.7 TLB Invalidate-Entry Synchronization Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.7 TLB Invalidate-Entry Synchronization Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.8 Instruction Cache Invalidate Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.8 Instruction Cache Invalidate Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.9 Data Cache Flush Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.9 Data Cache Flush Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.10 I/O Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.3.10 I/O Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Endian, Byte Ordering, and Alignment'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Endian, Byte Ordering, and Alignment'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Request Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Request Packet Formats'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.1 Addressing and Alignment'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.1 Addressing and Alignment'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.2 Data Payloads'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.2 Data Payloads'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Field Definitions for All Request Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.3 Field Definitions for All Request Packet Formats'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 0 Packet Format (Implementation-Defined)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.4 Type 0 Packet Format (Implementation-Defined)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 1 Packet Format (Intervention-Request Class)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.5 Type 1 Packet Format (Intervention-Request Class)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.6 Type 2 Packet Format (Request Class)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.6 Type 2 Packet Format (Request Class)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.7 Type 3–4 Packet Formats (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.7 Type 3–4 Packet Formats (Reserved)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.8 Type 5 Packet Format (Write Class)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.8 Type 5 Packet Format (Write Class)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.9 Type 6–11 Packet Formats (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2.9 Type 6–11 Packet Formats (Reserved)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Response Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Response Packet Formats'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 Field Definitions for All Response Packet Formats'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.2 Type 12 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.2 Type 12 Packet Format (Reserved)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Type 13 Packet Format (Response Class)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.4 Type 14 Packet Format (Reserved)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.4 Type 14 Packet Format (Reserved)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.5 Type 15 Packet Format (Implementation-Defined)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.5 Type 15 Packet Format (Implementation-Defined)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.2 Register Summary'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.2 Register Summary'
- '3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.3 Reserved Register, Bit and Bit Field Value Behavior'
+ '1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.3 Reserved Register and Bit Behavior'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4 Capability Registers (CARs)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4 Capability Registers (CARs)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.5 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.5 Command and Status Registers (CSRs)'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2 Definitions'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2 Definitions'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.1 General Definitions'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.1 General Definitions'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2 Request and Response Definitions'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2 Request and Response Definitions'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.1 System Request'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.1 System Request'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.2 Local Request'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.2 Local Request'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.3 System Response'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.3 System Response'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.4 Local Response'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.2.2.4 Local Response'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.3 Operation to Protocol Cross Reference'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.3 Operation to Protocol Cross Reference'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4 Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4 Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.4.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5 Instruction Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5 Instruction Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.5.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6 Read for Ownership Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6 Read for Ownership Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.6.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7 Data Cache and Instruction Cache Invalidate Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7 Data Cache and Instruction Cache Invalidate Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.7.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8 Castout Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8 Castout Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.8.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9 TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9 TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.9.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10 Data Cache Flush Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10 Data Cache Flush Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.10.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11 I/O Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11 I/O Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 6 Communication Protocols', '6.11.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.2 Resolving an Outstanding READ_HOME Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.2 Resolving an Outstanding READ_HOME Transaction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.3 Resolving an Outstanding IREAD_HOME Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.3 Resolving an Outstanding IREAD_HOME Transaction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.4 Resolving an Outstanding READ_OWNER Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.4 Resolving an Outstanding READ_OWNER Transaction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.5 Resolving an Outstanding READ_TO_OWN_HOME Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.5 Resolving an Outstanding READ_TO_OWN_HOME Transaction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.6 Resolving an Outstanding READ_TO_OWN_OWNER Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.6 Resolving an Outstanding READ_TO_OWN_OWNER Transaction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.7 Resolving an Outstanding DKILL_HOME Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.7 Resolving an Outstanding DKILL_HOME Transaction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.8 Resolving an Outstanding DKILL_SHARER Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.8 Resolving an Outstanding DKILL_SHARER Transaction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.9 Resolving an Outstanding IKILL_HOME Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.9 Resolving an Outstanding IKILL_HOME Transaction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.10 Resolving an Outstanding IKILL_SHARER Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.10 Resolving an Outstanding IKILL_SHARER Transaction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.11 Resolving an Outstanding CASTOUT Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.11 Resolving an Outstanding CASTOUT Transaction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.12 Resolving an Outstanding TLBIE or TLBSYNC Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.12 Resolving an Outstanding TLBIE or TLBSYNC Transaction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.13 Resolving an Outstanding FLUSH Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.13 Resolving an Outstanding FLUSH Transaction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.14 Resolving an Outstanding IO_READ_HOME Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.14 Resolving an Outstanding IO_READ_HOME Transaction'
'3.2', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.15 Resolving an Outstanding IO_READ_OWNER Transaction'
'1.3', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 7 Address Collision Resolution Tables', '7.15 Resolving an Outstanding IO_READ_OWNER Transaction'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.1 Introduction'
+ '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.2 Contents'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.2 Contents'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.3 Terminology'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.3 Terminology'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.4 Conventions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 1 Overview', '1.4 Conventions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.1 Introduction'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.2 Packet Field Definitions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.3 Packet Format'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4 Packet Protection'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.1 Packet CRC Operation'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 CRC-16 Code'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.4.2 16-Bit Packet CRC Code'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 2 Packets', '2.5 Maximum Packet Size'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.2 Control Symbol Field Definitions'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.2 Control Symbol Field Definitions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.3 Control Symbol Format'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4 Stype0 Control Symbols'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.1 Packet-Accepted Control Symbol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.2 Packet-Retry Control Symbol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.3 Packet-Not-Accepted Control Symbol'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Timestamp Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Timestamp Control Symbol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Status Control Symbol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Status Control Symbol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.8 Loop-Response Control Symbol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Link-Response Control Symbol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5 Stype1 Control Symbols'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.1 Start-of-Packet Control Symbol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.2 Stomp Control Symbol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.3 End-of-Packet Control Symbol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.4 Restart-From-Retry Control Symbol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5 Link-Request Control Symbol'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Reset-Device Command'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.3 Port-status Command'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Input-Status Command'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6 Timing Control Symbols'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6 Timing Control Symbols'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.1 Multicast-Event Control Symbol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6 Multicast-Event Control Symbol'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.2 Secondary Multicast-Event Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.2 Secondary Multicast-Event Control Symbol'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.3 Loop-Timing Control Symbol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.3 Loop-Timing Control Symbol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6 Control Symbol Protection'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.1 CRC-5 Code'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.2 CRC-5 Parallel Code Generation'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.2 CRC-5 Parallel Code Generation'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.4 CRC-13 Parallel Code Generation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.4 CRC-13 Parallel Code Generation'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.6 CRC-24 Parallel Code Generation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.6 CRC-24 Parallel Code Generation'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.1 Introduction'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.2 PCS Layer Functions'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.2 PCS Layer Functions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.3 PMA Layer Functions'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.3 PMA Layer Functions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.4 Definitions'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.4 Definitions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5 8b/10b Transmission Code'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5 8b/10b Transmission Code'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.1 Character and Code-Group Notation'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.1 Character and Code-Group Notation'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.2 Running Disparity'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.2 Running Disparity'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.5 Transmission Order'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.5 Transmission Order'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7 Special Characters and Columns'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7 Special Characters and Columns'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.1 Packet Delimiter Control Symbol (/PD/)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.1 Packet Delimiter Control Symbol (/PD/)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.2 Start of Control Symbol (/SC/)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.2 Start of Control Symbol (/SC/)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.3 Idle (/I/)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.3 Idle (/I/)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.5 Skip (/R/)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.5 Skip (/R/)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.7 Mark (/M/)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.7 Mark (/M/)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.8 Illegal'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.8 Illegal'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.6 LP-Serial Link Widths'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9 Idle Sequence'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.3 Idle Sequence 1 Generation'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.9.1 Idle Sequence Generation'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1 Idle Frame'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1 Idle Frame'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8 Scrambling'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8 Scrambling'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9 1x Mode Transmission Rules'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9 1x Mode Transmission Rules'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.10 1x Link Transmission Rules'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.11 4x Link Striping and Transmission Rules'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11 Retimers and Repeaters'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6 Retimers and Repeaters'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.1 Retimers'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.2 Repeaters'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6.2 Repeaters'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12 Port Initialization'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12 Port Initialization'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 1x Mode Initialization'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 1x/4x Mode Initialization'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4 State Machines'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3 State Machines'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1 State Machine Conventions, Functions and Variables'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.1 State Machine Conventions'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.1 State Machine Conventions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.2 State Machine Functions'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.2 State Machine Variables and Functions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.3 Lane Synchronization State Machine'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.4 Lane Alignment State Machine'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.5 1x Mode Initialization State Machine'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3.6 1x/4x Mode Initialization State Machine'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13 Structurally Asymmetric Links'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13 Structurally Asymmetric Links'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.1 Definitions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.1 Definitions'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.3 PMA Layer Functions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.3 PMA Layer Functions'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.4 Definitions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.4 Definitions'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5 64b/67b Transmission Code'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5 64b/67b Transmission Code'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.1 Codeword Format'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.1 Codeword Format'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.2 Data Codeword'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.2 Data Codeword'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3 Control Codeword'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3 Control Codeword'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.1 Skip-Marker Control Codeword'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.1 Skip-Marker Control Codeword'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.3 Descrambler Seed Control Codeword'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.3 Descrambler Seed Control Codeword'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.4 Skip Control Codeword'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.4 Skip Control Codeword'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.6 CSB Control Codeword'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.6 CSB Control Codeword'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.7 CSE Control Codeword'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.7 CSE Control Codeword'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.8 CSEB Control Codeword'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.8 CSEB Control Codeword'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4 Scrambling'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4 Scrambling'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5 Selective Codeword Inversion'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5 Selective Codeword Inversion'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5.1 Selective Codeword Inversion Rules'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5.1 Selective Codeword Inversion Rules'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.7 Transmission Order'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.7 Transmission Order'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6.1 Link CRC-32 Code'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6.1 Link CRC-32 Code'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7 Packet Delimiting and Alignment'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7 Packet Delimiting and Alignment'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.1 Packet Start Delimiter'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.1 Packet Start Delimiter'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.2 Packet Termination Delimiters'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.2 Packet Termination Delimiters'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.8 Control Symbol Transmission Rules'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.8 Control Symbol Transmission Rules'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.1 Seed Ordered Sequence'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.1 Seed Ordered Sequence'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.3 Skip Ordered Sequence'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.3 Skip Ordered Sequence'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10 Idle Sequence'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10 Idle Sequence'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.2 Idle Sequence 3 Generation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.2 Idle Sequence 3 Generation'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11 Adaptive Equalization'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11 Adaptive Equalization'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.1 Lane Training/Retraining'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.1 Lane Training/Retraining'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2 Ports Operating at 10.3125 and 12.5 Gbaud'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2 Ports Operating at 10.3125 and 12.5 Gbaud'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.1 Long run 10.3125 and 12.5 Gbaud training'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.1 Long run 10.3125 and 12.5 Gbaud training'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.3 10.3125 and 12.5 Gbaud retraining'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.3 10.3125 and 12.5 Gbaud retraining'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.12 LP-Serial Link Widths'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.12 LP-Serial Link Widths'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13 Transmission Rules'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13 Transmission Rules'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.1 Order of Operation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.1 Order of Operation'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.2 1x Ports'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.2 1x Ports'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.14 Effect of Transmission Errors and Error Detection'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.14 Effect of Transmission Errors and Error Detection'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15 Retimers and Repeaters'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15 Retimers and Repeaters'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.2 Repeaters'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.2 Repeaters'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16 Port Initialization'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16 Port Initialization'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.1 1x Mode Initialization'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.1 1x Mode Initialization'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.2 1x/Nx Mode Initialization'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.2 1x/Nx Mode Initialization'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17 Asymmetric Operation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17 Asymmetric Operation'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1 Port Transmission Width'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1 Port Transmission Width'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1 Port transmission width commands'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1 Port transmission width commands'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2 Port Receive Width'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2 Port Receive Width'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2.1 Receive Width Link Command Protocol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2.1 Receive Width Link Command Protocol'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19 State Machines'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19 State Machines'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1 State Machine Conventions, Functions and Variables'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1 State Machine Conventions, Functions and Variables'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.1 State Machine Conventions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.1 State Machine Conventions'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.2 State Machine Functions'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.2 State Machine Functions'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3 Lane Training State Machines'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3 Lane Training State Machines'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.4 Codeword Lock State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.4 Codeword Lock State Machine'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5.1 Entering Silence'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5.1 Entering Silence'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5.1.1 Transmitter procedure'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5.1.1 Transmitter procedure'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5.1.2 Receiver procedure'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5.1.2 Receiver procedure'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7 Port Initialization State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7 Port Initialization State Machine'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9 Transmit Width State Machines'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9 Transmit Width State Machines'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.1 Transmit_Width_Cmd State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.1 Transmit_Width_Cmd State Machine'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10 Receive Width State Machines'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10 Receive Width State Machines'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.1 Receive_Width_Cmd State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.1 Receive_Width_Cmd State Machine'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.2 Receive_Width State Machine'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.2 Receive_Width State Machine'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.20 Pseudo Random Binary Sequence Testing'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.20 Pseudo Random Binary Sequence Testing'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.1 Introduction'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.2 Packet Exchange Protocol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.2 Packet Exchange Protocol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.3 Traffic types'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3 Traffic types'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4 Virtual Channels'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4 Virtual Channels'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.1 Virtual channel 0 (VC0)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Virtual channel 0 (VC0)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.2 Virtual Channels 1-8 (VC1-8)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.3 Virtual Channel Utilization'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Virtual Channel Utilization'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5 Control Symbols'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3 Control Symbols'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.1 Control Symbol Selection'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.1 Control Symbol Selection'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.1 Control Symbol Delimiting'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.2 Buffer Status Maintenance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.2 Control Symbol Transmission'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.3 Embedded Control Symbols'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4 Timing Control Symbols'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4 Timing Control Symbols'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3.4 Multicast-Event Control Symbols'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.2 Loop-Timing Request'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.2 Loop-Timing Request'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5 Time Synchronization Protocol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5 Time Synchronization Protocol'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.3 Regular Timestamp Generator Re-synchronization'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.3 Regular Timestamp Generator Re-synchronization'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.4 Timestamp Generator Synchronization Control Symbol Jitter'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.4 Timestamp Generator Synchronization Control Symbol Jitter'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6 MECS Time Synchronization Protocol'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6 MECS Time Synchronization Protocol'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6 Packets'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4 Packets'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1 Packet Delimiting'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Packet Delimiting'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.1 Packet Start'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.1 Packet Start'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1.2 Packet Termination'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Acknowledgment Identifier'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Packet Priority and Transaction Request Flows'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Link Maintenance Protocol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packet Transmission Protocol'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9 Flow Control'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Flow Control'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1 Receiver-Controlled Flow Control'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.1 Reliable Traffic VC Receivers'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.1 Reliable Traffic VC Receivers'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.2 Continuous Traffic VC Receivers'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.2 Continuous Traffic VC Receivers'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.1 Receiver-Controlled Flow Control'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.1 Input Retry-Stopped Recovery Process'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.2 Output Retry-Stopped Recovery Process'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2 Transmitter-Controlled Flow Control'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.1 Receive Buffer Management'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.3 Receive Buffer Management'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.2 Effective Number of Free Receive Buffers'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.4 Effective Number of Free Receive Buffers'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.3 Speculative Packet Transmission'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.2.5 Speculative Packet Transmission'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.3 Flow Control Mode Negotiation'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7.3 Flow Control Mode Negotiation'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Canceling Packets'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Transaction and Packet Delivery Ordering Rules'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Deadlock Avoidance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13 Error Detection and Recovery'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Error Detection and Recovery'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.1 Lost Packet Detection'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2 Link Behavior Under Error'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.1 Recoverable Errors'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2 Idle Sequence Errors'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.2 Idle Sequence Errors'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.1 IDLE1 Sequence Errors'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.2 Idle Sequence Errors'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.3 IDLE3 Sequence Errors'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.3 IDLE3 Sequence Errors'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3 Control Symbol Errors'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3 Control Symbol Errors'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.1 Link Protocol Violations'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.3.2 Corrupted Control symbols'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.4 Packet Errors'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.5 Link Timeout'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.5 Link Time-Out'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.6 Input Error-Stopped Recovery Process'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11.2.7 Output Error-Stopped Recovery Process'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Power Management'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Power Management'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.1 Introduction'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.2 Register Map'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.3 Reserved Register, Bit and Bit Field Value Behavior'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.3 Reserved Register and Bit Behavior'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4 Capability Registers (CARs)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5 LP-Serial Extended Feature Blocks'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 LP-Serial Extended Feature Blocks'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.1 Generic Endpoint Devices'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 Generic End Point Devices'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.2 Generic Endpoint Devices, Software-assisted Error Recovery Option'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6 Generic End Point Devices, software assisted error recovery option'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.3 Generic Endpoint Free Devices'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 Generic End Point Free Devices'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8 Generic End Point Free Devices, software assisted error recovery option'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.5 Register Map -I'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.6 Register Map -II'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.6 Register Map -II'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6 LP-Serial Command and Status Registers (CSRs)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2 Command and Status Registers (CSRs)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs \(Block Offsets 0x44, 64, ..., 224)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.8 Port n Initialization Status CSRs (RM-I Block Offsets 0x4C, 6C, ... , 22C) (RM-II Block Offsets 0x4C, 8C, ... , 40C)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.8 Port n Initialization Status CSRs (RM-I Block Offsets 0x4C, 6C, ... , 22C) (RM-II Block Offsets 0x4C, 8C, ... , 40C)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.12 Port n Outbound ackID CSRs (RM-II Block Offsets 0x60, 0xA0, ... , 0x420)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.12 Port n Outbound ackID CSRs (RM-II Block Offsets 0x60, 0xA0, ... , 0x420)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.13 Port n Inbound ackID CSRs (RM-II Block Offsets 0x64, 0xA4, ... , 0x424)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.13 Port n Inbound ackID CSRs (RM-II Block Offsets 0x64, 0xA4, ... , 0x424)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Power Management'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.16 Port n Link Timers Control CSRs (RM-II Block Offsets 0x70, 0xB0, ... , 0x430)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7 LP-Serial Lane Extended Features Block'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7 LP-Serial Lane Extended Features Block'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.1 Register Map'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2 LP-Serial Lane Command and Status Registers (CSRs)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2 Command and Status Registers (CSRs)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.1 LP-Serial Register Block Header (Block Offset 0x0)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.4 Lane n Status 2 CSRs (Block Offsets 0x18, 38, ... , 3F8)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.4 Lane n Status 2 CSRs (Block Offsets 0x18, 38, ... , 3F8)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.5 Lane n Status 3 CSRs (Block Offsets 0x1C, 3C, ... , 3FC)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.5 Lane n Status 3 CSRs (Block Offsets 0x1C, 3C, ... , 3FC)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6 Implementation Specific CSRs'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Implementation Specific CSRs'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.1 Lane n Status 2 CSR (Block Offsets 0x18, 38, ..., 3F8)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.1 Lane n Status 2 CSR  . (Block Offsets 0x18, 38, ..., 3F8)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.2 Lane n Status 3 CSR (Block Offsets 0x1C, 3C, ..., 3FC)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.2 Lane n Status 3 CSR  . (Block Offsets 0x1C, 3C, ..., 3FC)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.3 Lane n Status 4 CSR (Block Offsets 0x20, 40, ..., 400)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.3 Lane n Status 4 CSR  . (Block Offsets 0x20, 40, ..., 400)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.4 Lane n Status 5 CSR (Block Offsets 0x24, 44, ..., 404)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.4 Lane n Status 5 CSR  . (Block Offsets 0x24, 44, ..., 404)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.5 Lane n Status 6 CSR (Block Offsets 0x28, 48, ..., 408)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.5 Lane n Status 6 CSR  . (Block Offsets 0x28, 48, ..., 408)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.7.2.6.6 Lane n Status 7 CSR (Block Offsets 0x2C, 4C, ..., 40C)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.6 Lane n Status 7 CSR  . (Block Offsets 0x2C, 4C, ..., 40C)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8 Virtual Channel Extended Features Block'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8 Virtual Channel Extended Features Block'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.1 Register Map'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.1 Register Map'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2 Virtual Channel Control Block Registers'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2 Virtual Channel Control Block Registers'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.1 VC Register Block Header (Block Offset 0x0)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.8.2.4 Port n VCx BW Allocation Registers'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9 Timestamp Generation Extension Block'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9 Timestamp Generation Extension Block'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.1 Timestamp Generation Extension Block Header (Block Offset 0x0)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.1 Timestamp Generation Extension Block Header (Block Offset 0x0)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.2 Timestamp CAR (Block Offset 0x04)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.2 Timestamp CAR (Block Offset 0x04)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.3 Timestamp Generator Status CSR (Block Offset 0x08)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.3 Timestamp Generator Status CSR (Block Offset 0x08)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.5 MECS Next Timestamp MSW CSR (Block Offset 0x18)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.5 MECS Next Timestamp MSW CSR (Block Offset 0x18)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.6 MECS Next Timestamp LSW CSR (Block Offset 0x1C)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.6 MECS Next Timestamp LSW CSR (Block Offset 0x1C)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.7 Timestamp Generator MSW CSR (Block Offset 0x034)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.7 Timestamp Generator MSW CSR (Block Offset 0x034)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.8 Timestamp Generator LSW CSR (Block Offset 0x038)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.8 Timestamp Generator LSW CSR (Block Offset 0x038)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.9 Port n Timestamp 0 MSW CSRs (Block Offsets 0x44, 0x84, ..., 0x404)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.9 Port n Timestamp 0 MSW CSRs (Block Offsets 0x44, 0x84, ..., 0x404)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.10 Port n Timestamp 0 LSW CSRs (Block Offsets 0x48, 0x88, ..., 0x408)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.10 Port n Timestamp 0 LSW CSRs (Block Offsets 0x48, 0x88, ..., 0x408)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.11 Port n Timestamp 1 MSW CSRs (Block Offsets 0x54, 0x94, ..., 0x414)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.11 Port n Timestamp 1 MSW CSRs (Block Offsets 0x54, 0x94, ..., 0x414)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.12 Port n Timestamp 1 LSW CSRs (Block Offsets 0x58, 0x98, ..., 0x418)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.12 Port n Timestamp 1 LSW CSRs (Block Offsets 0x58, 0x98, ..., 0x418)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.2 Synchronization'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.14 Port n Auto Update Counter CSRs (Block Offsets 0x64, 0xA4, ..., 0x424)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.14 Port n Auto Update Counter CSRs (Block Offsets 0x64, 0xA4, ..., 0x424)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.15 Port n Timestamp Synchronization Command CSRs (Block Offsets 0x68, 0xA8, ..., 0x428)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.2 Synchronization'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.16 Port n Timestamp Synchronization Status CSRs (Block Offsets 0x6C, 0xAC, ..., 0x42C)'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.2 Synchronization'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.17 Port n Timestamp Offset CSRs (Block Offsets 0x70, 0xB0, ..., 0x430)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.17 Port n Timestamp Offset CSRs (Block Offsets 0x70, 0xB0, ..., 0x430)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10 Miscellaneous Physical Layer Extension Block'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10 Miscellaneous Physical Layer Extension Block'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.1 Miscellaneous Physical Layer Extension Block Header (Block Offset 0x0)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.1 Miscellaneous Physical Layer Extension Block Header (Block Offset 0x0)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.2 Miscellaneous Physical Layer CAR (Block Offset 0x04)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.2 Miscellaneous Physical Layer CAR (Block Offset 0x04)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.3 Port n Reinit Control CSR (Block Offset 0x40, 0x80, 0xC0,..., 0x440)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.3 Port n Reinit Control CSR (Block Offset 0x40, 0x80, 0xC0,..., 0x440)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.4 Port n SAL Control and Status CSR (Block Offset 0x44, 0x84, 0xC4,..., 0x444)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.4 Port n SAL Control and Status CSR (Block Offset 0x44, 0x84, 0xC4,..., 0x444)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.5 Port n SMECS Control CSR (Block Offset 0x48, 0x88, 0xC8,..., 0x448)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.5 Port n SMECS Control CSR (Block Offset 0x48, 0x88, 0xC8,..., 0x448)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.7 Port n PRBS Lane Control CSR (Block Offset 0x50, 0x90, 0xD0,..., 0x450)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.7 Port n PRBS Lane Control CSR (Block Offset 0x50, 0x90, 0xD0,..., 0x450)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.10 Port n PRBS Locked Time CSR (Block Offset 0x5C, 0x9C, 0xDC,..., 0x45C)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.10 Port n PRBS Locked Time CSR (Block Offset 0x5C, 0x9C, 0xDC,..., 0x45C)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.11 Port n PRBS Seed CSR (Block Offset 0x60, 0xA0, 0xE0,..., 0x460)'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.11 Port n PRBS Seed CSR (Block Offset 0x60, 0xA0, 0xE0,..., 0x460)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Signal Descriptions', '8.1 Introduction'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Signal Descriptions', '8.2 Signal Definitions'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.2 Signal Definitions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Signal Descriptions', '8.3 Serial RapidIO Interface Diagrams'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.3 Serial RapidIO Interface Diagrams'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.1 Introduction'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.2 References'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.2 References'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.3 Abbreviations'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.3 Abbreviations'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.4 Definitions'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.2 Signal Definitions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.4.1 Definition of Amplitude and Swing'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.1 Definition of Amplitude and Swing'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.4.2 Transmitter (Near-End) Template'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.2 Transmitter (Near-End) Template'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.4.3 Receiver (Far-End) Template'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3 Receiver (Far-End) Template'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.4.3.1 Level I Receiver Template'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3.1 Level I Receiver Template'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.4.3.2 Level II Receiver Template'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3.2 Level II Receiver Template'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.4.4 Definition of Skew and Relative Wander'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.4 Definition of Skew and Relative Wander'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.4.5 Total Wander Mask'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.5 Total Wander Mask'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.4.6 Relative Wander Mask'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.6 Relative Wander Mask'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.4.7 Random Jitter Mask'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.7 Random Jitter Mask'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.4.8 Defined Test Patterns'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.8 Defined Test Patterns'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.4.9 Reference Model'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.9 Reference Model'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5 Common Electrical Specification'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5 Common Electrical Specification'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.1 Introduction'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.2 Data Patterns'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.2 Data Patterns'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.3 Signal Levels'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.3 Signal Levels'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.4 Bit Error Ratio'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4 Bit Error Ratio'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.4.1 Level I Bit Error Ratio'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4.1 Level I Bit Error Ratio'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.4.2 Level II Bit Error Ratio'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4.2 Level II Bit Error Ratio'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.5 Ground Differences'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.5 Ground Differences'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.6 Cross Talk'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.6 Cross Talk'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.7 Transmitter Test Load'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.7 Transmitter Test Load'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.8 Transmitter Lane-to-Lane Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.8 Transmitter Lane-to-Lane Skew'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.9 Receiver Input Lane-to-Lane Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.9 Receiver Input Lane-to-Lane Skew'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.10 Transmitter Short Circuit Current'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.10 Transmitter Short Circuit Current'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.11 Differential Resistance and Return Loss, Transmitter and Receiver'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.11 Differential Resistance and Return Loss, Transmitter and Receiver'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.12 Baud Rate Tolerance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.12 Baud Rate Tolerance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.5.13 Termination and DC Blocking'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.13 Termination and DC Blocking'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.6 Pulse Response Channel Modelling'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6 Pulse Response Channel Modelling'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.6.1 Generating a Pulse Response'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.1 Generating a Pulse Response'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.6.2 Basic Pulse Response Definitions'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.2 Basic Pulse Response Definitions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.6.3 Transmitter Pulse Definition'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.3 Transmitter Pulse Definition'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.6.4 Receiver Pulse Response'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.4 Receiver Pulse Response'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.6.5 Crosstalk Pulse Response'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.5 Crosstalk Pulse Response'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.6.6 Decision Feedback Equalizer'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.6 Decision Feedback Equalizer'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.6.7 Time Continuous Transverse Filter'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.7 Time Continuous Transverse Filter'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.6.7.1 Time Continuous Zero-Pole Equalizer Adaption'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.7.1 Time Continuous Zero-Pole Equalizer Adaption'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.6.8 Time Continuous Zero/Pole'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.8 Time Continuous Zero/Pole'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.6.9 Degrees of Freedom'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9 Degrees of Freedom'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.6.9.1 Receiver Sample Point'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9.1 Receiver Sample Point'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.6.9.2 Transmit Emphasis'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9.2 Transmit Emphasis'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7 Jitter Modelling'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7 Jitter Modelling'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.1 High Frequency Jitter vs. Wander'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.1 High Frequency Jitter vs. Wander'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.2 Total Wander vs. Relative Wander'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.2 Total Wander vs. Relative Wander'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.3 Correlated vs. Uncorrelated Jitter'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.3 Correlated vs. Uncorrelated Jitter'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.4 Jitter Distributions'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4 Jitter Distributions'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.4.1 Unbounded and Bounded Gaussian Distribution'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.1 Unbounded and Bounded Gaussian Distribution'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.4.2 Bounded Gaussian Distribution'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.2 Bounded Gaussian Distribution'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.4.3 High Probability Jitter'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.3 High Probability Jitter'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.4.4 Total Jitter'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.4 Total Jitter'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.4.5 Probability Distribution Function vs. Cumulative Distribution Function'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.5 Probability Distribution Function vs. Cumulative Distribution Function'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.4.6 BathTub Curves'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.6 BathTub Curves'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.4.7 Specification of GJ and HPJ'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.7 Specification of GJ and HPJ'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.4.8 Example of Bounded Gaussian'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.8 Example of Bounded Gaussian'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.5 Statistical Eye Methodology'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5 Statistical Eye Methodology'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.5.1 Derivation of Cursors and Calculation of PDF'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5.1 Derivation of Cursors and Calculation of PDF'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.5.2 Inclusion of Sampling Jitter'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5.2 Inclusion of Sampling Jitter'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links', '9.7.5.3 Generation of Statistical Eye'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5.3 Generation of Statistical Eye'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.1 Level I Application Goals'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.2 Equalization'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.2 Equalization'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.3 Explanatory Note on Level I Transmitter and Receiver Specifications'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.4 Explanatory Note on Transmitter and Receiver Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4 Level I Electrical Specification'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '9.4 Level I Electrical Specification'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.1 Level I Short Run Transmitter Characteristics'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.1.1 Level I SR Transmitter Test Load'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.1.2 Level I SR Transmitter Baud Rate'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.1.3 Level I SR Transmitter Amplitude and Swing'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.1.4 Level I SR Transmitter Rise and Fall Times'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.1.5 Level I SR Transmitter Differential Pair Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.1.6 Level I SR Transmitter Output Resistance and Return Loss'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.1.7 Level I SR Transmitter Lane-to-Lane Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.1.8 Level I SR Transmitter Short Circuit Current'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.1.9 Level I SR Transmitter Template and Jitter'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.2 Level I Long Run Transmitter Characteristics'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.2.1 Level I LR Transmitter Test Load'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.2.2 Level I LR Transmitter Baud Rate'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.2.3 Level I LR Transmitter Amplitude and Swing'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.2.4 Level I LR Transmitter Rise and Fall Times'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.2.5 Level I LR Transmitter Differential Pair Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.2.6 Level I LR Transmitter Output Resistance and Return Loss'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.2.7 Level I LR Transmitter Lane-to-Lane Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.2.8 Level I LR Transmitter Short Circuit Current'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.2.9 Level I LR Transmitter Template and Jitter'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.5 Transmitter Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.3 Level I Receiver Specifications'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.3.1 Level I Receiver Input Baud Rate'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.3.2 Level I Receiver Reference Input Signals'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.3.3 Level I Receiver Input Signal Amplitude'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.3.4 Level I Receiver Absolute Input Voltage'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.3.5 Level I Receiver Input Common Mode Impedance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.3.6 Level I Receiver Input Lane-to-Lane Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.3.7 Level I Receiver Input Resistance and Return Loss'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.6 Receiver Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.4.3.8 Level I Receiver Input Jitter Tolerance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.7 Receiver Eye Diagrams'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.5 Level I Measurement and Test Requirements'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8 Measurement and Test Requirements'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.5.1 Level I Transmitter Measurements'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8 Measurement and Test Requirements'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.5.1.1 Level I Eye Template Measurements'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.1 Eye template measurements'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.5.1.2 Level I Jitter Test Measurements'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.2 Jitter test measurements'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.5.1.3 Level I Transmit Jitter Load'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.3 Transmit jitter'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links', '10.5.2 Level I Receiver Jitter Tolerance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 8 Electrical Specifications', '8.8.4 Jitter tolerance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1 Level II Application Goals'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1 Level II Application Goals'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1.1 Common to Level II Short run, Medium run and Long run'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.1 Common to Level II Short run, Medium run and Long run'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1.2 Application Goals for Level II Short Run'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.2 Application Goals for Level II Short Run'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1.3 Application Goals for Level II Medium Run'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.3 Application Goals for Level II Medium Run'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1.4 Application Goals for Long Run'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.4 Application Goals for Long Run'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1.5 Explanatory Note on Transmitter and Receiver Specifications'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.5 Explanatory Note on Transmitter and Receiver Specifications'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.2 Equalization'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.2 Equalization'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.3 Link Compliance Methodology'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3 Link Compliance Methodology'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.3.1 Overview'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.1 Overview'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.3.2 Reference Models'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.2 Reference Models'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.3.3 Channel Compliance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.3 Channel Compliance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.3.4 Transmitter Compliance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.4 Transmitter Compliance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.3.5 Receiver Compliance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.5 Receiver Compliance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4 Level II Short Run Interface - General Requirements'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4 Level II Short Run Interface - General Requirements'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1 Jitter and Inter-operability Methodology'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1 Jitter and Inter-operability Methodology'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.1 Level II SR Defined Test Patterns'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.1 Level II SR Defined Test Patterns'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.2 Level II SR Channel Compliance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.3 Level II SR Transmitter Inter-operability'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.3 Level II SR Transmitter Inter-operability'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.4 Level II SR Receiver Inter-operability'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.4 Level II SR Receiver Inter-operability'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2 Level II SR Electrical Characteristics'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2 Level II SR Electrical Characteristics'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1 Level II SR Transmitter Characteristics'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1 Level II SR Transmitter Characteristics'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.1 Level II SR Transmitter Test Load'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.1 Level II SR Transmitter Test Load'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.2 Level II SR Transmitter Baud Rate'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.2 Level II SR Transmitter Baud Rate'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.3 Level II SR Transmitter Amplitude and Swing'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.3 Level II SR Transmitter Amplitude and Swing'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.4 Level II SR Transmitter Rise and Fall Times'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.4 Level II SR Transmitter Rise and Fall Times'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.5 Level II SR Transmitter Differential Pair Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.5 Level II SR Transmitter Differential Pair Skew'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.6 Level II SR Transmitter Output Resistance and Return Loss'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.6 Level II SR Transmitter Output Resistance and Return Loss'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.7 Level II SR Transmitter Lane-to-Lane Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.7 Level II SR Transmitter Lane-to-Lane Skew'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.8 Level II SR Transmitter Template and Jitter'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.8 Level II SR Transmitter Template and Jitter'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2 Level II SR Receiver Characteristics'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2 Level II SR Receiver Characteristics'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.1 Level II SR Receiver Input Baud Rate'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.1 Level II SR Receiver Input Baud Rate'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.2 Level II SR Receiver Reference Input Signals'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.2 Level II SR Receiver Reference Input Signals'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.3 Level II SR Receiver Input Signal Amplitude'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.3 Level II SR Receiver Input Signal Amplitude'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.4 Level II SR Receiver Absolute Input Voltage'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.4 Level II SR Receiver Absolute Input Voltage'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.5 Level II SR Receiver Input Common Mode Impedance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.5 Level II SR Receiver Input Common Mode Impedance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.6 Level II SR Receiver Input Lane-to-Lane Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.6 Level II SR Receiver Input Lane-to-Lane Skew'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.7 Level II SR Receiver Input Resistance and Return Loss'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.7 Level II SR Receiver Input Resistance and Return Loss'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.8 Level II SR Receiver Input Jitter Tolerance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.8 Level II SR Receiver Input Jitter Tolerance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.3 Level II SR Link and Jitter Budgets'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.3 Level II SR Link and Jitter Budgets'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.3 Level II SR StatEye.org Template'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.3 Level II SR StatEye.org Template'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5 Level II Long Run Interface General Requirements'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5 Level II Long Run Interface General Requirements'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1 Long Run Jitter and Inter-operability Methodology'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1 Long Run Jitter and Inter-operability Methodology'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1.1 Level II LR Channel Compliance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.1 Level II LR Channel Compliance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1.2 Level II LR Transmitter Inter-operability'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.2 Level II LR Transmitter Inter-operability'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1.3 Level II LR Receiver Inter-operability'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.3 Level II LR Receiver Inter-operability'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2 Level II LR Interface Electrical Characteristics'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2 Level II LR Interface Electrical Characteristics'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1 Level II LR Transmitter Characteristics'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1 Level II LR Transmitter Characteristics'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.1 Level II LR Transmitter Test Load'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.1 Level II LR Transmitter Test Load'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.2 Level II LR Transmitter Baud Rate'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.2 Level II LR Transmitter Baud Rate'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.3 Level II LR Transmitter Amplitude and Swing'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.3 Level II LR Transmitter Amplitude and Swing'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.4 Level II LR Transmitter Rise and Fall Times'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.4 Level II LR Transmitter Rise and Fall Times'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.5 Level II LR Transmitter Differential Pair Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.5 Level II LR Transmitter Differential Pair Skew'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.6 Level II LR Transmitter Output Resistance and Return Loss'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.6 Level II LR Transmitter Output Resistance and Return Loss'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.7 Level II LR Transmitter Lane-to-Lane Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.7 Level II LR Transmitter Lane-to-Lane Skew'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.8 Level II LR Transmitter Short Circuit Current'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.8 Level II LR Transmitter Short Circuit Current'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.9 Level II LR Transmitter Template and Jitter'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.9 Level II LR Transmitter Template and Jitter'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2 Level II LR Receiver Characteristics'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2 Level II LR Receiver Characteristics'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.1 Level II LR Receiver Input Baud Rate'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.1 Level II LR Receiver Input Baud Rate'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.2 Level II LR Receiver Reference Input Signals'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.2 Level II LR Receiver Reference Input Signals'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.3 Level II LR Receiver Input Signal Amplitude'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.3 Level II LR Receiver Input Signal Amplitude'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.4 Level II LR Receiver Absolute Input Voltage'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.4 Level II LR Receiver Absolute Input Voltage'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.5 Level II LR Receiver Input Common Mode Impedance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.5 Level II LR Receiver Input Common Mode Impedance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.6 Level II LR Receiver Input Lane-to-Lane Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.6 Level II LR Receiver Input Lane-to-Lane Skew'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.7 Level II LR Receiver Input Resistance and Return Loss'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.7 Level II LR Receiver Input Resistance and Return Loss'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.8 Level II LR Receiver Jitter Tolerance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.8 Level II LR Receiver Jitter Tolerance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.3 Level II LR Link and Jitter Budgets'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.3 Level II LR Link and Jitter Budgets'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.4 Level II LR StatEye.org Template'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.4 Level II LR StatEye.org Template'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6 Level II Medium Run Interface General Requirements'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6 Level II Medium Run Interface General'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1 Medium Run Jitter and Inter-operability Methodology'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1 Medium Run Jitter and Inter-operability Methodology'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1.1 Level II Medium Run Channel Compliance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1.2 Level II MR Transmitter Inter-operability'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.2 Level II MR Transmitter Inter-operability'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1.3 Medium Receiver Inter-operability'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.3 Medium Receiver Inter-operability'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2 Level II MR Interface Electrical Characteristics'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2 Level II MR Interface Electrical Characteristics'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1 Level II MR Transmitter Characteristics'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1 Level II MR Transmitter Characteristics'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.1 Level II MR Transmitter Test Load'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.1 Level II MR Transmitter Test Load'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.2 Level II MR Transmitter Baud Rate'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.2 Level II MR Transmitter Baud Rate'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.3 Level II MR Transmitter Amplitude and Swing'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.3 Level II MR Transmitter Amplitude and Swing'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.4 Level II MR Transmitter Rise and Fall Times'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.4 Level II MR Transmitter Rise and Fall Times'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.5 Level II MR Transmitter Differential Pair Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.5 Level II MR Transmitter Differential Pair Skew'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.6 Level II MR Transmitter Output Resistance and Return Loss'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.6 Level II MR Transmitter Output Resistance and Return Loss'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.7 Level II MR Transmitter Lane-to-Lane Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.7 Level II MR Transmitter Lane-to-Lane Skew'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.8 Level II MR Transmitter Short Circuit Current'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.8 Level II MR Transmitter Short Circuit Current'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.9 Level II MR Transmitter Template and Jitter'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.9 Level II MR Transmitter Template and Jitter'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2 Level II MR Receiver Characteristics'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2 Level II MR Receiver Characteristics'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.1 Level II MR Receiver Input Baud Rate'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.1 Level II MR Receiver Input Baud Rate'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.2 Level II MR Receiver Reference Input Signals'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.2 Level II MR Receiver Reference Input Signals'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.3 Level II MR Receiver Input Signal Amplitude'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.3 Level II MR Receiver Input Signal Amplitude'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.4 Level II MR Receiver Absolute Input Voltage'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.4 Level II MR Receiver Absolute Input Voltage'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.5 Level II MR Receiver Input Common Mode Impedance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.5 Level II MR Receiver Input Common Mode Impedance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.6 Level II MR Receiver Input Lane-to-Lane Skew'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.6 Level II MR Receiver Input Lane-to-Lane Skew'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.7 Level II MR Receiver Input Resistance and Return Loss'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.7 Level II MR Receiver Input Resistance and Return Loss'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.8 Level II MR Receiver Jitter Tolerance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.8 Level II MR Receiver Jitter Tolerance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.3 Level II MR Link and Jitter Budgets'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.3 Level II MR Link and Jitter Budgets'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.4 Level II MR StatEye.org Template'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.4 Level II MR StatEye.org Template'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7 Level II Measurement and Test Requirements'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7 Level II Measurement and Test Requirements'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1 High Frequency Transmit Jitter Measurement'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1 High Frequency Transmit Jitter Measurement'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1.1 BERT Implementation'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.1 BERT Implementation'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1.2 Spectrum Analyzer and Oscilloscope Methodology'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2 Spectrum Analyzer and Oscilloscope Methodology'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1.2.1 Band Limited Unbounded Gaussian Noise'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.1 Band Limited Unbounded Gaussian Noise'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1.2.2 Band Limited 60 Second Total Jitter Measurements'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.2 Band Limited 60 Second Total Jitter Measurements'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1.2.3 Uncorrelated High Probability Jitter'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.3 Uncorrelated High Probability Jitter'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1.2.4 Total High Probability Jitter'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.4 Total High Probability Jitter'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.2 Total Transmit Wander Measurement'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.2 Total Transmit Wander Measurement'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.3 Relative Transmit Wander Measurement'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.3 Relative Transmit Wander Measurement'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4 Jitter Tolerance'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4 Jitter Tolerance'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.1 Jitter Tolerance with Relative Wander Lab Setup'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1 Jitter Tolerance with Relative Wander Lab Setup'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.1.1 General'
+ '1.3', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.1.2 Synchronization'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.2 Synchronization'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.1.3 Jitter'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.3 Jitter'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.1.4 Amplitude'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.4 Amplitude'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.2 Jitter Tolerance with no Relative Wander Lab Setup'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.2 Jitter Tolerance with no Relative Wander Lab Setup'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.4 Jitter Transfer'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.4 Jitter Transfer'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.5 Network Analysis Measurement'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement'
- '3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.6 Eye Mask Measurement Setup'
+ '1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.1 References'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.1 References'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2 Level III Application Goals'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2 Level III Application Goals'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.1 Common to Level III Short run and Long run'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.1 Common to Level III Short run and Long run'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.2 Application Goals for Level III Short Run'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.2 Application Goals for Level III Short Run'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.3 Application Goals for Long Run'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.3 Application Goals for Long Run'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.3 Equalization'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.3 Equalization'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.3.1 Receiver'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.3.1 Receiver'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.3.2 Transmitter'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.3.2 Transmitter'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4 Level III Electrical Specification'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4 Level III Electrical Specification'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.1 Level III Short Run'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.1 Level III Short Run'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.2 Level III Long Run'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.2 Level III Long Run'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.3 Level III Transmitter Lane-to-Lane Skew'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.3 Level III Transmitter Lane-to-Lane Skew'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.4 Receiver Input Lane-to-Lane Skew'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.4 Receiver Input Lane-to-Lane Skew'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.5 Electrical IDLE'
'1.3', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.5 Electrical IDLE'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 1 Overview', '1.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 1 Overview', '1.2 Overview'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.2 Boot code access'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3 Exploration and initialization'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3.1 Exploration and initialization rules'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3.1 Exploration and initialization rules'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3.2 Exploration and initialization algorithm'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3.2 Exploration and initialization algorithm'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3.3 Exploration and initialization example'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 2 System Exploration and Initialization', '2.3.3 Exploration and initialization example'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2 Class Partitioning'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2 Class Partitioning'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1 Generic: All devices'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1 Generic: All devices'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.1 General requirements'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.2 Operation support as target'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.2 Operation support as target'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.3 Operation support as source'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.1.3 Operation support as source'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2 Class 1: Simple target device'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2 Class 1: Simple target device'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2.1 General requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2.1 General requirements'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2.2 Operation support as target'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2.2 Operation support as target'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2.3 Operation support as source'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.2.3 Operation support as source'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3 Class 2: Simple mastering device'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3 Class 2: Simple mastering device'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3.1 General requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3.1 General requirements'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3.2 Operation support as target'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3.2 Operation support as target'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3.3 Operation support as source'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.3.3 Operation support as source'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4 Class 3: Complex mastering device'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4 Class 3: Complex mastering device'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4.1 General requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4.1 General requirements'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4.2 Operation support as target'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4.2 Operation support as target'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4.3 Operation support as source'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.2.4.3 Operation support as source'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3 Space Device Definition'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3 Space Device Definition'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.1 Basic Space Device Requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.1 Basic Space Device Requirements'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.3 Space-10xN Device Requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.3 Space-10xN Device Requirements'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.5 Space Endpoint Device Requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.5 Space Endpoint Device Requirements'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.6 Space Endpoint-E Device Requirements'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.6 Space Endpoint-E Device Requirements'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.2 Address Map Considerations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.2 Address Map Considerations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.3 Transaction Flow'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.3 Transaction Flow'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.3.1 PCI 2.2 Transaction Flow'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.3.1 PCI 2.2 Transaction Flow'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.3.2 PCI-X Transaction Flow'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.3.2 PCI-X Transaction Flow'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.4 RapidIO to PCI Transaction Mapping'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.4 RapidIO to PCI Transaction Mapping'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5 Operation Ordering and Transaction Delivery'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5.1 Operation Ordering'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5.1 Operation Ordering'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5.2 Transaction Delivery Ordering'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5.2 Transaction Delivery Ordering'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5.3 PCI-X Relaxed Ordering Considerations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.5.3 PCI-X Relaxed Ordering Considerations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6 Interactions with Globally Shared Memory'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6 Interactions with Globally Shared Memory'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.1 I/O Read Operation Details'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.1 I/O Read Operation Details'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.1.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.1.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.1.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.1.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.2 Data Cache Flush Operation Details'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.2 Data Cache Flush Operation Details'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.2.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.2.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.2.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.6.2.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.7 Byte Lane and Byte Enable Usage'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.7 Byte Lane and Byte Enable Usage'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.8 Error Management'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 4 PCI Considerations', '4.8 Error Management'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2 Processing Element Behavior'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2 Processing Element Behavior'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1 Processor-Memory Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1 Processor-Memory Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1.1 I/O Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1.1 I/O Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1.1.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1.1.1 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1.1.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.1.1.2 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2 Memory-only Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2 Memory-only Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.1 Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.1 Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.1.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.1.1 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.1.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.1.2 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.2 Instruction Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.2 Instruction Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.2.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.2.1 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.2.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.2.2 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.3 Read for Ownership Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.3 Read for Ownership Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.3.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.3.1 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.3.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.3.2 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.4 Data Cache and Instruction Cache Invalidate Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.4 Data Cache and Instruction Cache Invalidate Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.4.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.4.1 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.4.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.4.2 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.5 Castout Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.5 Castout Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.5.1 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.5.1 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.6 Data Cache Flush Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.6 Data Cache Flush Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.6.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.6.1 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.6.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.6.2 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.7 I/O Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.7 I/O Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.7.1 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.7.1 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.7.2 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.2.7.2 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3 Processor-only Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3 Processor-only Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1 Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1 Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.1.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2 Instruction Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2 Instruction Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.2.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3 Read for Ownership Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3 Read for Ownership Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.3.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4 Data Cache and Instruction Cache Invalidate Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4 Data Cache and Instruction Cache Invalidate Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.4.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.5 Castout Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.5 Castout Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.5.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.5.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.5.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.5.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6 TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6 TLB Invalidate Entry, TLB Invalidate Entry Synchronize Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.6.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7 Data Cache Flush Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7 Data Cache Flush Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7.3 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.7.3 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.8 I/O Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.8 I/O Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.8.1 External Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.3.8.1 External Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4 I/O Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4 I/O Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.1 I/O Read Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.1 I/O Read Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.1.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.1.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.1.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.1.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.2 Data Cache Flush Operations'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.2 Data Cache Flush Operations'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.2.1 Internal Request State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.2.1 Internal Request State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.2.2 Response State Machine'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.4.2.2 Response State Machine'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.5 Switch Processing Element'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.2.5 Switch Processing Element'
'3.2', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.3 Transaction to Priority Mappings'
'1.3', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 5 Globally Shared Memory Devices', '5.3 Transaction to Priority Mappings'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.1 Introduction'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2 Physical Layer Extensions'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2 Physical Layer Extensions'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable, and Capture CSRs'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port Error Detect, Enable and Capture CSRs'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.6 Hot Swap Extensions'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.6 Hot Swap Extensions'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3 Logical and Transport Layer Extensions'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3 Logical and Transport Layer Extensions'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture CSRs'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.3 Other Logical Layer Errors'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.3 Other Logical Layer Errors'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.6 IDLE3 Port_Status Extension'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.6 IDLE3 Port_Status Extension'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.1 Introduction'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2.1 Port n Control CSRs'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port Error Detect, Enable and Capture CSRs'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2.2 Port n Error and Status CSRs'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port Error Detect, Enable and Capture CSRs'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.3 New Error Management Registers'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3 New Error Management Registers'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.4 Register Map'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.1 Register Map'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5 Command and Status Registers (CSRs)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2 Command and Status Registers (CSRs)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.1 Error Management Extensions Block Header (Block Offset 0x0)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.2 Error Management/Hot Swap Extension Block CAR (Block Offset 0x4)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.2 Error Management/Hot Swap Extension Block CAR (Block Offset 0x4)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.5 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.6 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.7 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.9 Logical/Transport Layer Dev32 Destination ID Capture'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.9 Logical/Transport Layer Dev32 Destination ID Capture'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.10 Logical/Transport Layer Dev32 Source ID Capture CSR (Block Offset 0x24)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.10 Logical/Transport Layer Dev32 Source ID Capture CSR (Block Offset 0x24)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.13 Port-write Dev32 Target deviceID CSR (Block Offset 0x30)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.13 Port-write Dev32 Target deviceID CSR (Block Offset 0x30)'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.14 Port-Write Transmission Control CSR (Block Offset 0x34)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.14 Port-Write Transmission Control CSR (Block Offset 0x34)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.18 Port n Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.19 Port n Capture 1 CSR (Block Offset 0x50, 90,..., 410)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.20 Port n Capture 2 CSR (Block Offset 0x54, 94,..., 414)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.21 Port n Capture 3 CSR (Block Offset 0x58, 98,..., 418)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.22 Port n Capture 4 CSR (Block Offset 0x5C, 9C,..., 41C)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.22 Port n Capture 4 CSR (Block Offset 0x5C, 9C,..., 41C)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)'
- '3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)'
+ '1.3', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.25 Port n Link Uninit Discard Timer CSR (Block Offset 0x70, 0xB0, ..., 0x430)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.25 Port n Link Uninit Discard Timer CSR (Block Offset 0x70, 0xB0, ..., 0x430)'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)'
'1.3', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.26 Port n FIFO Error Detect CSR (Block Offset 0x7C, BC,..., 43C)'
- '3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1 Congestion Management'
+ '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1.1 Introduction'
+ '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.1 Introduction'
- '3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1.2 Requirements'
+ '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2 Requirements'
- '3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.1.3 Problem Illustration'
+ '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.3 Problem Illustration'
- '3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2 Flow Arbitration'
+ '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2 Requirements'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2.1 Fixed / Static Resource Allocation'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2.1 Fixed / Static Resource Allocation'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2.2 Dynamic Resource Allocation Protocol'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2.2 Dynamic Resource Allocation Protocol'
- '3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.1 Fabric Link Congestion'
+ '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2 Fabric Link Congestion'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2 Flow Arbitration'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2 Flow Arbitration'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.1 Arbitration Protocol'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.1 Arbitration Protocol'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.2 Number Of Outstanding Requests'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.2 Number Of Outstanding Requests'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.3 Flow Control Operation'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.3 Flow Control Operation'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4 Physical Layer Requirements'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4 Physical Layer Requirements'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.1 Fabric Topology'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.1 Fabric Topology'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2 Flow Control Transaction Transmission'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2 Flow Control Transaction Transmission'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2.1 Orphaned XOFF Mechanism'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2.1 Orphaned XOFF Mechanism'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2.2 Controlled Flow List'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2.2 Controlled Flow List'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2.3 XOFF/XON Counters'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.2.3 XOFF/XON Counters'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.3 Priority to Transaction Request Flow Mapping'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.3 Priority to Transaction Request Flow Mapping'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.4 Flow Control Transaction Ordering Rules'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.4 Flow Control Transaction Ordering Rules'
- '3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.5 End Point Congestion Management Rules'
+ '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.5 End Point Flow Control Rules'
- '3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.6 Switch Congestion Management Rules'
+ '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.6 Switch Flow Control Rules'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.8 Abnormal De-allocation of Resources'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.8 Abnormal De-allocation of Resources'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.2 Logical Layer Packet Format'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.2 Logical Layer Packet Format'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.3 Flow Arbitration Message Fields (FAM)'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.3 Flow Arbitration Message Fields (FAM)'
- '3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.4 Transport and Physical Layer Packet Format'
+ '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.3 Transport and Physical Layer Packet Format'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Capability Registers (CARs)'
'1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Capability Registers (CARs)'
- '3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2.1 Processing Elements Features CAR (Offset 0x10 Word 0)'
+ '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Processing Elements Features CAR (Configuration Space Offset 0x10)'
- '3.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2.2 Port n Control CSR (Block Offsets 0x5C, 7C, ... , 23C)'
+ '1.3', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.3 Port n Control CSR (Block Offset 0x08)'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.2 Overview'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Data Streaming Specification'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3 Features of the Data Streaming Specification'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3.1 Functional Features'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3.2 Physical Features'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.3.3 Performance Features'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.4 Contents'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.5 Terminology'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.6 Conventions'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.7 Useful References'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 1 Overview', '1.7 Useful References'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.2 System Example'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.2 System Example'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.3 Traffic Streams'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.3 Traffic Streams'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.4 Operation Ordering'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.5 Class of Service and Virtual Queues'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.5 Class of Service and Virtual Queues'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.6 End-to-end Traffic Management'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.6 End-to-end Traffic Management'
- '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.7 Deadlock Considerations'
+ '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 2 Data Streaming Systems', '2.6 Deadlock Considerations'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 Data Streaming Protocol'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2 Data Streaming Protocol'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.1 Data Streaming Operation'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.1 Data Streaming Operation'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.2 Virtual Streams'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.2 Virtual Streams'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.3 PDU Sequences Within Streams'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.3 PDU Sequences Within Streams'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.4 Segments within a PDU'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.2.5 Rules for Segmentation and Reassembly'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 Class of Service and Traffic Streams'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.3 Class of Service and Traffic Streams'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Traffic Management'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4 Traffic Management'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Traffic Management Operand'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.1 Traffic Management Operand'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.2 On/Off Traffic Management'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.2 On/Off Traffic Management'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.3 Rate Base Traffic Management'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.3 Rate Base Traffic Management'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.4 Credit Based Traffic Management'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.4 Credit Based Traffic Management'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.5 Rules for Traffic Management'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.5 Rules for Traffic Management'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.2 Type 9 Packet Format (Data-Streaming Class)'
- '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Type 9 Extended Packet Format'
+ '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3 Type 9 Extended Packet Format (Extended Data-Streaming Class)'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 TM Operand'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.1 TM Operand'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.2 Basic Traffic Management'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.2 Basic Traffic Management'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Rate Based Traffic Management'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Rate Based Traffic Management'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.4 Credit Based Traffic Management'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.4 Credit Based Traffic Management'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.2 Register Summary'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.2 Register Summary'
- '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.3 Reserved Register, Bit and Bit Field Value Behavior'
+ '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.3 Reserved Register and Bit Behavior'
'3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4 Additions to Existing Registers'
'1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4 Additions to Existing Registers'
- '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5 Capability Registers (CARs)'
+ '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4 Capability Registers (CARs)'
- '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Source Operations CAR (Configuration Space Offset 0x18)'
+ '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)'
- '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
+ '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)'
- '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
+ '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)'
- '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6 Command and Status Registers (CSRs)'
+ '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5 Command and Status Registers (CSRs)'
- '3.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
+ '1.3', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.2 Overview'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.2 Overview'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.3 Requirements'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 1 Overview', '1.3 Requirements'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.2 Packet Replication'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.2 Packet Replication'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.3 Multicast Operation'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.4 Multicast Transaction Ordering Requirements'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 2 Multicast Extensions Behavior', '2.4 Multicast Transaction Ordering Requirements'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Capability Registers (CARs)'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Capability Registers (CARs)'
- '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.1 Processing Elements Features CAR (Configuration Space Offset 0x10)'
+ '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)'
- '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)'
+ '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)'
- '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
+ '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Command and Status Registers (CSRs)'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Command and Status Registers (CSRs)'
- '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
+ '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
- '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
+ '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
- '3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
+ '1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Routing Table Register Block'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Routing Table Register Block'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.1 Register Map'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.1 Register Map'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.2 Broadcast Routing Table Control CSR (Block Offset 0x20)'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.2 Broadcast Routing Table Control CSR (Block Offset 0x20)'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.3 Broadcast Multicast Info CSR (Block Offset 0x28)'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.3 Broadcast Multicast Info CSR (Block Offset 0x28)'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.4 Port n Routing Table Control CSR (Block Offset 0x40 + (0x20 * n))'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.4 Port n Routing Table Control CSR (Block Offset 0x40 + (0x20 * n))'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.5 Port n Multicast Info CSR (Block Offset 0x48 + 20 * n)'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.5 Port n Multicast Info CSR (Block Offset 0x48 + 20 * n)'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.6 Broadcast Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*8*2^Mask_size) + (y*4))'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.6 Broadcast Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*8*2^Mask_size) + (y*4))'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.7 Broadcast Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 8*2^Mask_size) + (4*2^Mask_size) + (y*4))'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.7 Broadcast Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 0x400) + (x * 8*2^Mask_size) + (4*2^Mask_size) + (y*4))'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.8 Port n Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (y*4))'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.8 Port n Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (y*4))'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.9 Port n Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (4*2^Mask_size)'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.9 Port n Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2^Mask_size) + (4*2^Mask_size)'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.1 Introduction'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.1 Introduction'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2 Configuring Multicast Masks'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.1 Clearing Multicast Masks'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.2 Assigning Ports to Multicast Masks'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.3 Removing a Port from a Multicast Mask'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.3 Removing a Port from a Multicast Mask'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.2.4 Querying a Multicast Mask'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3 Simple Association'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3.1 Restrictions on Block Size'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3.1 Restrictions on Block Size'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3.2 Restrictions on Block Associate'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3.2 Restrictions on Block Associate'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3.3 Restrictions on Associations'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.3.3 Restrictions on Associations'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4 Configuring Associations'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.1 Basic Association'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.1 Basic Association'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.2 Using Per-Ingress Port Association'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.2 Using Per-Ingress Port Association'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.3 Using Block Association'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.4 Using Per-Ingress Port and Block Association'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.4 Using Per-Ingress Port and Block Association'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.5 Removing a Destination ID to Multicast Mask Association'
'3.2', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association'
'1.3', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 4 Configuration Examples', '4.4.6 Querying an Association'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 1 Introduction', '1.1 Problem Illustration'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 1 Introduction', '1.1 Problem Illustration'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 1 Introduction', '1.2 Terminology'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 1 Introduction', '1.2 Terminology'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 1 Introduction', '1.3 Conventions'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 1 Introduction', '1.3 Conventions'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.1 Congestion Message'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.1 Congestion Message'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.2 Traffic Staging'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.2 Traffic Staging'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.3 Adding Device Independence'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.3 Adding Device Independence'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.4 Relationship With Virtual Channels'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.4 Relationship With Virtual Channels'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.5 Additional Queueing Considerations'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.5 Additional Queueing Considerations'
- '3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.1 Stype2 Control Symbol 48'
+ '1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.1 Stype2 Control Symbol'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.2 Control Symbol 64 VoQ Backpressure'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.2 Control Symbol 64 VoQ Backpressure'
- '3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.3 VoQ Backpressure per VC'
+ '1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.2 VC_Status Symbol Linking'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.1 Implementation Rules'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.1 Implementation Rules'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.2 Rules for Generating Backpressure Control Symbols'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.2 Rules for Generating Backpressure Control Symbols'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.3 Rules for Interpreting Backpressure Control Symbols'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.3 Rules for Interpreting Backpressure Control Symbols'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1 VoQ Backpressure Extended Features Block'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1 VoQ Backpressure Extended Features Block'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.1 Register Map'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.1 Register Map'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2 VoQ Backpressure Control Block Registers'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2 VoQ Backpressure Control Block Registers'
'3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2.1 LP-Serial VC Register Block Header (Block Offset 0x0)'
'1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2.1 LP-Serial VC Register Block Header (Block Offset 0x0)'
- '3.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2.2 Port n VoQ Control Status Register (Block Offset - 0x20 + (4* n))'
+ '1.3', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2.2 Port n VoQ Control Status Register (Block Offset - Variable, see Section 5.1.1)'
