# UVM_APB_Verification
HVL: System Verilog
TB Methodology: UVM
EDA Tool: Questasim
Description: Verified the APB FSM Which Consist of Idle(psel=0, penalble=0), Setup(psel=1, penalble=0) and
Access(psel=1, penalble=1) state and done master to same slave and different Slave communication and understaood
the importance of Pready signal.
