$date
	Sun Oct 23 03:39:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#674031
b1001 !
1"
#674034
b1001 &
b1001 %
1$
#674035
0"
#674038
b11100 &
b11100 %
#674042
b1110 &
b1110 %
#674046
b111 &
b111 %
#674050
b10110 &
b10110 %
#674054
b1011 &
b1011 %
#674058
b100010 &
b100010 %
#674062
b10001 &
b10001 %
#674066
b110100 &
b110100 %
#674070
b11010 &
b11010 %
#674074
b1101 &
b1101 %
#674078
b101000 &
b101000 %
#674082
b10100 &
b10100 %
#674086
b1010 &
b1010 %
#674090
b101 &
b101 %
#674094
b10000 &
b10000 %
#674098
b1000 &
b1000 %
#674102
b100 &
b100 %
#674106
b10 &
b10 %
#674110
b1 &
1#
b1 %
#674114
b0 &
b0 %
0#
0$
#1685116
b110 !
1"
#1685118
b110 &
b110 %
1$
#1685119
0"
#1685122
b11 &
b11 %
#1685126
b1010 &
b1010 %
#1685130
b101 &
b101 %
#1685134
b10000 &
b10000 %
#1685138
b1000 &
b1000 %
#1685142
b100 &
b100 %
#1685146
b10 &
b10 %
#1685150
b1 &
1#
b1 %
#1685154
b0 &
b0 %
0#
0$
#2684877
b101 !
1"
#2684878
b101 &
b101 %
1$
#2684879
0"
#2684882
b10000 &
b10000 %
#2684886
b1000 &
b1000 %
#2684890
b100 &
b100 %
#2684894
b10 &
b10 %
#2684898
b1 &
b1 %
1#
#2684902
b0 &
0#
b0 %
0$
#4500012
