{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "52f2e113_163a3476",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1575067
      },
      "writtenOn": "2023-04-07T05:29:04Z",
      "side": 1,
      "message": "Hello Frank\nThis cl aims to land 3 RVV optimized color conversion kernels to libyuv. \nThanks\nBruce Lai",
      "revId": "0596e9832a084337f3991b50a6c6d4c2be82c7b0",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "30e0d1bb_5ec87d50",
        "filename": "README.md",
        "patchSetId": 1
      },
      "lineNbr": 10,
      "author": {
        "id": 1115898
      },
      "writtenOn": "2023-04-07T06:36:26Z",
      "side": 1,
      "message": "In documentation it can be referred to as RISC-V",
      "revId": "0596e9832a084337f3991b50a6c6d4c2be82c7b0",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "21e3e361_3308c194",
        "filename": "README.md",
        "patchSetId": 1
      },
      "lineNbr": 10,
      "author": {
        "id": 1575067
      },
      "writtenOn": "2023-04-07T07:41:51Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "30e0d1bb_5ec87d50",
      "revId": "0596e9832a084337f3991b50a6c6d4c2be82c7b0",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "67d5eb65_b2d0f969",
        "filename": "source/row_rvv.cc",
        "patchSetId": 1
      },
      "lineNbr": 34,
      "author": {
        "id": 1115898
      },
      "writtenOn": "2023-04-07T18:00:28Z",
      "side": 1,
      "message": "Did you try different values for m?\nis m2 because you have 2 vector units?\nis m8 just 4x slower?\nor is vsseg4 really using 4 registers and m2 means it is using 8?",
      "revId": "0596e9832a084337f3991b50a6c6d4c2be82c7b0",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "9e503185_0a1aae64",
        "filename": "source/row_rvv.cc",
        "patchSetId": 1
      },
      "lineNbr": 34,
      "author": {
        "id": 1573667
      },
      "writtenOn": "2023-04-07T18:42:51Z",
      "side": 1,
      "message": "For segment load/store, the constraint would be EMUL * NFIELDS â‰¤ 8\n\nAs v-spec mentioned: \"This constraint makes this total no larger than 1/4 of the architectural register file.\" \nand \n\"This constraint is to help allow for forward-compatibility with a possible future longer instruction encoding that has more addressable vector registers.\"\n\nPlease refers to riscv-v-spec for more info (https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#78-vector-loadstore-segment-instructions)\n\nHence the maximum lmul here is m2.\n\nvsseg4 used 2(m2) * 4 (vr,vg,vb,va) \u003d 8 registers in total.",
      "parentUuid": "67d5eb65_b2d0f969",
      "revId": "0596e9832a084337f3991b50a6c6d4c2be82c7b0",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "0161b3db_b7798325",
        "filename": "source/row_rvv.cc",
        "patchSetId": 1
      },
      "lineNbr": 35,
      "author": {
        "id": 1115898
      },
      "writtenOn": "2023-04-07T06:36:26Z",
      "side": 1,
      "message": "declare 1 line up for c89 compatability",
      "revId": "0596e9832a084337f3991b50a6c6d4c2be82c7b0",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "921c4108_e405264d",
        "filename": "source/row_rvv.cc",
        "patchSetId": 1
      },
      "lineNbr": 35,
      "author": {
        "id": 1575067
      },
      "writtenOn": "2023-04-07T07:41:51Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "0161b3db_b7798325",
      "revId": "0596e9832a084337f3991b50a6c6d4c2be82c7b0",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    }
  ]
}