整合應變矽技術應用在新穎高介電係數材料與奈米晶體 
之非揮發性記憶體之研究(I) 
計畫編號：96-2221-E-035-097- 
執行時間：96 年 8 月 1 日至 97 年 7 月 31 日 
主持人：楊文祿 逢甲大學電子系教授 
一.中文摘要 
本研究團隊成功地利用臨場沉積
的方法將矽奈米晶體埋藏於矽化氮層
中，做為 SONOS 記憶元件之儲存層，
其中矽奈米晶體的尺寸是由通入
SiH2Cl2 前驅物的時間來加以控制，並
且密度可達到 9 x1011cm-2。此臨場沉積
的方法較傳統的製程方法簡單且能有
效降低成本，甚至適用於 COMS 標準
製程。在研究中，我們也證明了利用臨
場沉積方法所製作的矽奈米晶體記憶
體比沒有矽奈米晶體記憶體有較佳的
記憶體特性，並更進一步的探討矽奈米
晶體之沉積時間對元件特性的影響。 
 
關鍵詞：非揮發記憶體、奈米晶體 
英文摘要 
In this work, we have successfully 
demonstrated SONOS memories with 
embedded Si-NCs in silicon nitride by 
In-situ deposition method. The 
self-assembly silicon nanocrystals were 
in-situ deposited within Si3N4 storage 
layer by dissociation of dichlorosilan 
(SiH2Cl2) gas to high density of 9 x1011 
cm-2. This new structure exhibits large 
memory windows for up to 6V, better 
program/erase characteristics, and 
excellent data retention properties as 
compared to control device. In addition, 
this novel process is simple, low cost, 
and compatible to the standard 
complementary CMOS process. This 
technology seems to be very promising 
for the advanced flash memory devices. 
Keywords ： non-volatile memory 、
nanocrystal 
二.計畫的緣由與目的 
 快閃記憶體的非揮發性儲存突破過
去光學與磁性資料儲存的限制，不僅穩
固，低耗電，還不用移動裝置零件，因
此對行動裝置而言是最理想的解決方
案。而快閃記憶體的產品主要可以分成
兩大類：分別是程式碼的儲存(code 
storage application) 以 及 資 料 儲 存
(datstorage application)這兩個類型。
“NOR＂型快閃記憶體即是最適合發
展程式碼儲存的快閃記憶體[1]，而另
外一種“NAND＂型快閃記憶體則是
最適合發展資料儲存的快閃記憶體
[2]。  
傳統的“NOR＂型快閃記憶體以
及“NAND＂型快閃記憶體皆具有相
    利用晶格方向<100>的 P-型矽晶
片的樣品，在 local oxidation of silicon 
(LOCOS) 步驟之後，用 N2O 在垂直爐
管氧化成長一個 2.5nm 厚度的熱氧化
物作為穿隧氧化層，接著，氮化矽
(Si3N4)儲存層埋入矽奈米晶體一起沉
積在穿隧氧化層上，圖 2 為描述這儲存
層的流程。利用 SiH2Cl2 (dichlorosilane, 
DCS)和NH3的前驅物沉積一層 3nm的
氮化矽在 Low-Pressure Chemical Vapor 
Deposition (LPCVD)系統中以及 780oC
之下。在那之後，SiH2Cl2 和 NH3 關掉，
然後在爐管內抽真空 2-min 隨後臨場
沉積矽奈米晶體。在這臨場沉積過程
中，只有 SiH2Cl2 打開在 10~90 秒的系
統並且沒有改變任何溫度。自我結核的
矽奈米晶體由 SiH2Cl2氣體的游離臨場
沉積在 Si3N4 儲存層內。接著之後，
SiH2Cl2 關閉，然後在爐管內抽真空
2-min 隨後沉積氮化矽層 4nm 厚度(再
同時打開SiH2Cl2和NH3)。接著在High 
Density Plasma Chemical Vapor 
Deposition (HDPCVD)系統以及 350oC
下沉積阻障氧化層(Blocking Oxide) 20 
nm，之後我們沉積 Poly-Si 200 nm 作
為控制閘極，且利用磷(P31+, 40 keV at 
5 x 1015 cm-2)做閘極離子佈植。 
    此外，利用複晶矽乾式蝕刻
(TCP-9400) 和 氧 化 層 乾 式 蝕 刻
(TEL-5000)來蝕刻複晶矽閘電極和
Si-NCs 捕捉層與阻障氧化層。接著利
用磷來對汲極和源極作離子佈植，植入
的能量和劑量為 15keV 和 5 x 1015 
cm-2。接連的執行基板(Substrate)蝕刻
和基板佈植，之後 10 分鐘的快速熱回
火(RTA)在 1000oC下。此外，利用TEOS
在 600oC 下作為鈍化層 550nm，之後
接觸蝕刻在 Physics Vapor Deposition 
(PVD)系統執行 Four-level 的金屬化製
程(Ti/TiN/Al/TiN)，最後元件結構顯示
於圖 3。 
 
四.結果與討論 
   首先需要討論此研究的 Si-NCs 記
憶體元件中的 Si-NCs 點大小與密度，
由 atomic force microscopy (AFM)量測
可清楚的在氮化矽層上發現矽奈米晶
體，埋入 Si-NCs 在氮化矽層內的 AFM
影像顯示在圖 4.1~圖 4.4，白色小點表
示在臨場沉積過程後形成的 Si-NCs。
圖 4.1 顯示以 10 秒沉積時間埋入矽奈
米晶體在氮化矽層內的 AFM 影像，平
均大小估計大約 7nm 附近且密度為
7.4x 1011 cm-2，與圖 4.1 比較，當沉積
SiH2Cl2 的時間從 30 秒增加到 90 秒粗
糙度也隨之增加，顯示於圖 4.2~圖
4.4。SiH2Cl2 的沉積時間分別為 30、60
和 90 秒，則平均點大小估計大約為 9、
10、12.5nm，並且點密度大約為 7.8x 
1011 、9x 1011 和 6.9x 1011 cm-2。AFM
影像意味著 Si-NCs 的點大小隨著
SiH2Cl2 沉積期間的增加而增加。此
外，在 AFM 影像能看見，Si-NCs 很好
被互相分離，保證電子隔離在兩奈米晶
體之間。 
    圖 5顯示在VG=6V和VD=6V下的
寫入條件以不同 Si-NCs 沉積時間的記
憶窗和寫入時間之間的關係。可以從圖
中看見，當 SiH2Cl2 沉積的時間從 10
秒增加到 30 秒時寫入速度會隨之增
加，當 SiH2Cl2 沉積時間進一步增加，
寫入速度會輕微的減少，這可能是因為
SiH2Cl2 沉積時間為 10 秒的點大小最
小量子效應是最嚴重的，所以寫入速度
是最慢的，另一方面，點密度是影響寫
IEDM Tech. Dig., pp. 763-766, 
2000. 
 
[3] M. K. Cho and D. M. Kim, “High 
performance SONOS memory cells 
free of drain turn-on and over-erase: 
Compatibility issue with current 
flash technology,” IEEE Electron 
Device Lett., vol. 21, pp. 399–401, 
Aug. 2000. 
圖 1. 奈米晶體記憶體 
 
[4] F. R. Libsch and M. H. White, 
“Nonvolatile semiconductor memory 
technology,” in SONOS Nonvolatile  
Semiconductor Memories, W. D.  
Brown and J. E. Brewer,Eds. 
Piscataway, NJ: IEEE Press, 1998, 
pp. 309–357. 
 
圖 2. in-situ 沉積矽奈米晶體在氮化物
中的流程 
 
 
[5] S. K. Sung, I. H. Park, C. J. Lee, Y. 
K. Lee, J. D. Lee, B. G. Park, S. D. 
Chae, and C. W. Kim, “Fabrication 
and Program/Erase Characteristics of 
30-nm SONOS Nonvolatile Memory 
Devices,”IEEE Transaction on 
Nanotechnology, Vol. 2, pp.258- 
264, 2003. 
圖 3. 快閃記憶體元件圖 [6] C. S. Hsieh, P. C. Kao, C. S. Chiu, C. 
H. Hon, C. C. Fan, W. C. Kung, Z. 
W. Wang, and E. S.Jeng, “NVM 
Characteristics of Single-MOSFET 
Cells Using Nitride Spacers With 
Gate-to-Drain NOI”, IEEE Trans. 
Electron Devices, vol. 51, pp.1811- 
 
 
1817, 2004. 
[7]Jan De Blauwe ,”Nanocrystal 
Nonvolatile Memory Devices” IEEE 
Trans. Nanotechnoloty, Vol. 1,No. 1, 
2002. 圖 4.1. Si3N4 表面有矽奈米晶體 10 秒
沉積 AFM 影像圖(矽奈米晶體密度
7.4x 1011 cm-2 ,顆粒大小 7nm) 
 
 圖 8. 矽奈米晶體 SONOS 記憶體不同
沉積時間在室溫條件於寫入窗 2 伏下
的保存能力特性圖 
 
圖 9. 矽奈米晶體 SONOS 記憶體不同
沉積時間在 150 °C 條件於寫入窗 2 伏
下的保存能力特性圖 
 
Invited Paper: Silicon-On-Nothing (SON) Applications for Low Power Technologies 
S.Monfray, F.Boeuf, P.Coronel, G.Bidal, S.Denorme, T.Skotnicki; 
STMicroelectronics, France        
 
Evaluation of Ultra Thin Body Si-On-ONO (UTB SOONO) Transistors Using Ultra 
Thin Spacer Technology 
Hyun Jun Bae, Sung Hwan Kim, Sung In Hong, Yong Lack Choi, Ho Ju Song , 
Chang Woo Oh, Dong-Won Kim, Donggun Park*, KyungSeok Oh, Won-Seong Lee; 
Advanced Technology Development Team 1, DPA Team*, R&D Center, Samsung 
Electronics Co., Korea 
 
New Charge Trapping Phenomena in Recessed-Channel-Array-Transistor (RCAT) 
after Fowler-Nordheim Stress 
Sung-Young Lee, Se Geun Park, Samjin Hwang, Jaeeun Jeon, Wonshik Lee; 
DRAM QA, Samsung Electronics Co., Korea 
 
Use of the p-floating shielding layer for improving electric field concentration of the 
recessed gate 
Sang Jun Hwang*, Seung Woo Yu*, Jae In Lee*, Ey-Goo Kang+, Man Young Sung*;  
*Department of Electrical Engineering, Korea University, Anam-Dong, Seongbuk-Gu, 
Seoul 136-701, Korea, +Department of Information Technology, Far East University, 
Uemsung-gun, Chung-buk 369-851, Korea 
 
Session B1  RF & AMS 
 
Invited Paper: CMOS SOI technology for WPAN. Application to 60Ghz LNAs 
A. Siligaris*, C. Mounet*, B. Reig*, P. Vincent*, A. Michel+;  
*CEA-LETI, +ANSOFT, France 
 
A 0.5 V Area-Efficient Transformer Folded-Cascode Low-Noise Amplifier in 90 nm 
CMOS 
Takao Kihara, Hae-Ju Park, Isao Takobe, Fumiaki Yamashita, Toshimasa Matsuoka, 
Kenji Taniguchi;  
Osaka University, Japan 
 
A Low Power Multi-band Selector DLL with Wide-Locking Range 
Ko-Chi Kuo, Yi-Hsi Hsu;  
National Sun Yat-sen University, Taiwan 
*CEA, France– Minatec, Grenoble, France 
+STMicroelectronics Crolles, France 
 
Which is the Best Dual-Port SRAM in 45-nm Process Technology? – 8T, 10T Single 
End, and 10T Differential – 
Hiroki Noguchi*, Shunsuke Okumura*, Yusuke Iguchi*, Hidehiro Fujiwara*, Yasuhiro 
Morita*, Koji Nii*+, Hiroshi Kawaguchi*, Masahiko Yoshimoto*; 
*Kobe University, Japan 
+Renesas Technology Corporation, Japan 
 
 
Session C1  Advanced Transistor Structure, Architecture and Process 
 
Invited Paper: Low-voltage 6T FinFET SRAM cell with high SNM using 
HfSiON/TiN gate stack, fin widths down to 10nm and 30nm gate length 
N. Collaert*, K. von Arnim+, R. Rooyackers*, T. Vandeweyer*, A. Mercha*, B. 
Parvais*, L. Witters*, A. Nackaerts†, E. Altamirano Sanchez*, M. Demand*, A. 
Hikavyy*, S. Demuynck*, K. Devriendt*, F. Bauer+, I. Ferain*#, A. Veloso*, K. De 
Meyer*#, S. Biesemans*, M. Jurczak*; 
*IMEC, Belgium 
+Infineon Technologies, Germany. 
#K.U. Leuven, Belgium 
†NXP-TSMC Research Center, Heverlee, Belgium 
 
Independent-Gate Four-Terminal FinFET SRAM for Drastic Leakage Current 
Reduction 
Kazuhiko Endo, Shin-ichi O’uchi, Yuki Ishikawa, Yongxun Liu, Takashi Matsukawa, 
Kunihiro Sakamoto, Meishoku Masahara, Junichi Tsukada, Kenichi Ishii, Eiichi 
Suzuki;  
National Institute of AIST, Japan 
 
A Study of LBO Effects in a 40 nm SA-MSCFET 
Jyi-Tsong Lin, Yi-Chuen Eng & Shiang-Shi Kang;  
National Sun Yat-Sen University, Taiwan 
 
A New Edge Termination Technique to Improve Voltage Blocking Capability and 
Reliability of Field Limiting Ring for Power Devices 
+MIRAI-ASET, Japan 
 
Analysis of Si Substrate Damage Induced by Inductively Coupled Plasma Reactor 
with Various Superposed Bias Frequencies 
Y. Nakakubo, A. Matsuda, M. Kamei, H. Ohta, K. Eriguchi, K. Ono;  
Kyoto University, Japan 
 
Session D1  RF & AMS 
 
Low-Power High Precision Integrated Nanostructure with Superior-Order 
Curvature-Corrected Logarithmic Core 
Cosmin Popa;  
UPB, Romania 
 
Metal Gate Effects on a 32nm Metal Gate Resistor 
Thuy Dao, Ik_Sung Lim, Larry Connell, Dina H. Triyoso, Youngbog Park & Charlie 
Mackenzie;  
Freescale Semiconductor, USA 
 
Design of a 6-bit 1GSPS Fully Folded CMOS A/D Converter For Ultra Wide Band 
(UWB) Applications 
Doobock Lee, Seungjin Yeo, Heewon Kang, Daeyoon Kim, Junho Moon, Minkyu 
Song;  
Dongguk University, Korea 
 
An Integrated Class D Audio Amplifier based on Sliding Mode Control 
Remy Cellier, Gael Pillonnet, Nacer Abouchi, Monique Chiollaz;  
CPE Lyon/INL, France 
 
Comparative analysis of two operational amplifier topologies for a 40MS/s 12-bit 
pipelined ADC in 0.35μm CMOS 
Jose-Angel Diaz-Madrid*, Harald Neubauer*, Gines Domenech-Asensi+, Ramon 
Ruiz+;  
*Fraunhofer IIS ICD-A, Germany 
+Universidad Politecnica de Cartagena, Spain 
 
Session D2  System Level Technology Assessment & Low Power 
 
Invited Paper: Energy-Efficient and Metastability-Immune Timing-Error Detection 
and Recovery Circuits for Dynamic Variation Tolerance 
Keith A. Bowman, James W. Tschanz, Nam Sung Kim, Janice C. Lee, Chris B. 
Wilkerson, Shih-Lien L. Lu, Tanay Karnik, Vivek K. De; 
Intel, Hillsboro, OR, USA 
 
Process Variability-Induced Timing Failures — A Challenge in Nanometer CMOS 
Low-Power Design 
Xiaonan Zhang, Xiaoliang Bai;  
Qualcomm, USA 
 
Ring Oscillator Circuit Structures for Measurement of Isolated NBTI/PBTI Effects 
Jae-Joon Kim*, Rahul Rao*, Saibal Mukhopadhyay+, Ching-Te Chuang#;  
*IBM, Yorktown Heights, USA, 
+Georgia Institute of Technology, USA,  
#National Chiao-Tung University, Taiwan 
 
A Comparative Study of Variability Impact on Static Flip-Flop Timing Characteristics 
B. Rebaud*, M. Belleville*, C. Bernard*, M. Robert+, P. Maurine+, N. Azemard+; 
*CEA-LETI MINATEC, France,  
+LIRMM - CNRS - Université Montpellier II, France 
 
Analyzing the Effect of Process Variation to Reduce Parametric Yield Loss 
H. Ramakrishnan, S. S. Shedabale, G. Russell, A. Yakovlev;  
Newcastle University, UK 
 
Session F  Advanced Memory Devices 
 
Invited Paper: Low-Voltage Limitations and Challenges of Nano-Scale CMOS LSIs 
-A Personal View of Memory Designer- 
Kiyoo Itoh;  
Fellow Hitachi, Japan 
 
Invited Paper: New writing mechanism for reliable SONOS embedded memories with 
thick tunnel oxide 
Michiel van Duuren, Nader Akil, Mohamed Boutchich, Dušan S. Golubović; 
NXP-TSMC Research Center, Belgium 
 
 
A new analytical model for predicting SWCNT band-gap from geometrical properties 
Karim El Shabrawy, Koushik Maharatna, Darren M Bagnall, Bashir M Al-Hashimi;  
ECS Southampton University, UK 
 
FPGA design based Implementation of ICA algorithm for real time Blind Signal 
Separation 
M. Ounas*, R.Touhami*, S.Chitroub*, M.C.E.Yagoub+;  
*USTHB University, Algeria 
+School of Information Technology and Engineering, Canada 
 
Probabilistic Modeling of Nanoscale Adder 
Xiaojun Lu*, Jianping Li*, Guowu Yang*, Xiaoyu Song+;  
*University of Electronic Science and Technology, China 
+Portland State University, Oregon, USA 
 
A model for calculations of effective ion charges in microcircuit interconnects 
Tariel Makhviladze, Mikhail Sarychev, Yuri Zhitnikov;  
Institute of Physics and Technology, Russian Federation 
 
Session H  Soft Error Rate 
 
Invited Paper: Building a Reliable Internet Core Using Soft Error Prone Electronics 
Allan L. Silburt, Adrian Evans, Ana Burghelea, Shi-Jie Wen, Ron Norrish, Dean 
Hogle;  
Cisco Systems, USA 
 
Real-Time Neutron and Alpha Soft-Error Rate Testing of CMOS 130nm SRAM: 
Altitude versus Underground Measurements 
J.L. Autran*○, P. Roche+, S. Sauze*, G. Gasiot+, D. Munteanu*, P. Loaiza#, M. 
Zampaolo#, J. Borel†;  
*Aix-Marseille University, CNRS and IM2NP, France 
+STMicroelectronics, France 
#LSM, CEA-CNRS, France 
†JB R&D, France 
○University Institute of France (IUF), France 
●ASTEP platform, France 
 
 
Session J  Emerging Technology 
 
Invited Paper: New State Variable Device Opportunities for Beyond CMOS: A 
System Perspective 
Victor V. Zhirnov*, Ralph K. Cavin*, and George I. Bourianoff+; 
*Semiconductor Research Corporation, USA 
+Intel Corporation, USA 
 
Invited Paper: 3D Multichannels and stacked nanowires Technologies for New 
Design opportunities in Nanoelectronics 
T. Ernst*, E. Bernard*, C. Dupré*, A. Hubert*, S. Bécu*, B. Guillaumot+, O. Rozeau*, 
O. Thomas*, P. Coronel+, J.-M. Hartmann*, C. Vizioz*, N. Vulliet+, O. Faynot*, T. 
Skotnicki+, S. Deleonibus*; 
*CEA-LETI, Minatec, France 
+STMicroelectronics, France 
 
Invited Paper: Device Architectures based on Graphene Channels 
M. Baus, T.J. Echtermeyer, B.N. Szafranek, M.C. Lemme,  H. Kurz; 
AMO GmbH, Germany 
 
A simple compact model to analyze the impact of ballistic and quasi-ballistic 
transport on ring oscillator performance 
S. Martinie*+, G. Le Carval*, D. Munteanu+,  M.-A. Jaud, J.L. Autran+#; 
*CEA-LETI MINATEC, France 
+IM2NP-CNRS, France. 
#Institut Universitaire de France (IUF), Paris, France. 
 
A 3-Tier, 3-D FD-SOI SRAM Macro 
Aamir Zia, Philip Jacob, Russell P. Kraft, John F. McDonald; 
Rensselaer Polytechnic Institute, USA 
 
3D CMOS Integration: Introduction of Dynamic coupling and Application to 
Compact and Robust 4T SRAM  
P.Batude*, M.-A.Jaud*, O.Thomas*, L.Clavelier*, A.Pouydebasque*, M.Vinet*, 
S.Deleonibus*, A.Amara+;  
*CEA/LETI-MINATEC, France 
+ISEP, France 
Yi-HongWu*, Tsung-Yu Chiang+, Sheng-Hsien Liu*,Wen-Luh Yang*, Tien-Sheng 
Chao+, Fun-Tat Chin*; 
*Feng Chia University, Taichung, Taiwan 
+National Chiao Tung University, Hsinchu, Taiwan 
於六月四日AM10:00以口頭報告方式發表，並解答許多學者提出的問題，反應良
好。除發表論文 
 
¾ 其間，本人也充分利用時間參與其他論文之研討，收益良多。以下為本人主
要參與研討之論文：  
 
Invited Paper: Low-Voltage Limitations and Challenges of Nano-Scale CMOS LSIs 
-A Personal View of Memory Designer- 
Kiyoo Itoh;  
Fellow Hitachi, Japan 
 
Invited Paper: New writing mechanism for reliable SONOS embedded memories with 
thick tunnel oxide 
Michiel van Duuren, Nader Akil, Mohamed Boutchich, Dušan S. Golubović; 
NXP-TSMC Research Center, Belgium 
 
Invited Paper: Read and Write Circuit Assist Techniques for Improving Vccmin of 
Dense 6T SRAM Cell 
Muhammad M. Khellah, Ali Keshavarzi, Dinesh Somasekhar, Tanay Karnik, Vivek 
De; Circuits Research Lab, Intel Corp,USA 
 
Invited Paper: The Future of Flash Memory: is Floating Gate Technology Doomed to 
Lose The Race? 
Dirk Wellekens, Jan Van Houdt;IMEC, Belgium 
 
SONOS Memories with Embedded Silicon Nanocrystals in Nitride by In-situ 
Deposition Method 
Yi-HongWu*, Tsung-Yu Chiang+, Sheng-Hsien Liu*,Wen-Luh Yang*, Tien-Sheng 
Chao+, Fun-Tat Chin*; 
*Feng Chia University, Taichung, Taiwan 
+National Chiao Tung University, Hsinchu, Taiwan 
 
Temperature-Based Phase Change Memory Model for Pulsing Scheme Assessment 
Yi-Bo Liao, Jun-Tin Lin, Meng-Hsueh Chiang;  
 
(會場海報<1>) 

Abstract—In this work, we have successfully demonstrated
SONOS memories with embedded Si-NCs in silicon nitride by
In-situ deposition method. The self-assembly silicon nanocrystals
were in-situ deposited within the Si3N4 storage layer by
dissociation of dichlorosilane (SiH2Cl2) gas to a high density of 9
1011 cm-2. This new structure exhibits larger memory windows for
up to 6 V, better program/erase characteristics, and excellent data
retention properties as compared to control device. In addition,
this novel process is simple, low cost, and compatible to the
standard complementary metal-oxide-semiconductor (CMOS)
processes. This technology seems to be very promising for the
advanced flash memory devices.
Index Terms—SONOS memory, Silicon Nanocrystal,
In-situ deposition.
I. INTRODUCTION
SONOS nonvolatile memories have been proposed to
overcome the oxide thickness limit of conventional floating gate
structure [1-2]. In SONOS, charges can be stored in the nitride
which offers several advantages over the traditional floating
gate flash memory: simple process, higher density, no floating
gate coupling effect, multi-bit operation, and elimination of the
drain-induced turn on effect [3-5]. Although scaled SONOS can
be operated at a low bias, endurance and data retention are still
challenging [6]. The silicon nanocrystals memory device was
first introduced in the early 1990s [7]. Recently MOS memories
with embedded silicon nanocrystals have attracted a great
interest to mitigate the problem of retention and endurance
[8-10].
Several silicon nanocrystal fabrication processes have been
proposed, such as ion implantation of excess silicon into the
gate oxide [11], aerosol deposition [12-13], and direct chemical
Wen-Luh Yang
Dept. of Electronic Engineering, Feng Chia University,
Taichung, Taiwan, R.O.C.
E-mail: wlyang@fcu.edu.tw
Fax : 886-4-24510405
Tel : 886-4-24517250 ext 4935
deposition of nanometer-scale silicon islands onto the thermal
oxide [14]. However, Si ion implantation method lacks control
of tunnel oxide thickness and size distribution. The aerosol
deposition method has high Si-NCs density and good size
control, but with the disadvantage of needing special growth
equipment. The direct chemical deposition of nanometer-scale
silicon islands can control size easily by controlling flow rate of
gas. Due to its easy operation and easy equipment usage, the
direct chemical deposition is the most major one among those
proposed nanocrystal fabrication processes. Further, Si-NCs on
Si3N4 are of interest due to their higher density-of states, as
compared to those on SiO2 [15], embedded Si-NCs on nitride
have attracted much attention recently. Although different direct
chemical deposition techniques have been developed for the
realization of Si-NCs [15-16], they need an additional
fabrication process, complicating the fabrication processes and
increasing the fabrication cost. Besides, many of them are
difficult to integrate in a conventional CMOS technology flow.
Therefore, we propose an in-situ deposition method to form
Si-NCs in the nitride film for non-volatile memory applications
[17]. The in-situ deposition method yields a more simplified
fabrication process in comparison with those proposed direct
chemical growth methods by avoiding the fabrication
complications and costs of an additional process. In this work,
we will study the effect of different deposition time for the
memory characteristics by this in-situ deposition technology.
II. DEVICE FABRICATION
The samples were prepared on <100> p-type silicon wafers.
After local oxidation of silicon (LOCOS) isolation step, a 2.5
nm thick thermal oxide was grown as the tunnel oxide by N2O
oxidation. Subsequently, a silicon nitride storage layer with
embedded silicon nanocrystals was deposited on the tunnel
oxide. Fig. 1(a) depicts the process flow for this storage layer. A
Si3N4 layer of 3 nm was deposited at 780°C in a low-pressure
chemical vapor deposition (LPCVD) system with precursors of
SiH2Cl2 and NH3. After that, SiH2Cl2 and NH3 were turned off
and the chamber was pumped down for 2-min followed by
in-situ deposition of Si-nanocrystals. In this in-situ deposition
process, only SiH2Cl2 was turned on for 10~90 sec in the same
SONOS Memories with Embedded Silicon
Nanocrystals in Nitride by In-situ Deposition
Method
Yi-Hong Wu1, Tsung-Yu Chiang2, Sheng-Hsien Liu1, Wen-Luh Yang1, and Tien-Sheng Chao2,
Fun-Tat Chin1
1Department of Electronic Engineering, Feng Chia University, Taichung, Taiwan
2Department of Electrophysics, National Chiao Tung University, Hsinchu, Taiwan
978-1-4244-1811-4/08/$25.00 © 2008 IEEE
[10] J. H. Chen, T. F. Lei, D. Landheer, X. Wu, J. Liu, and T. S. Chao,
Electrochem. Solid-State Lett., p. H302, 2007.
[11] C. Y. Ng, T. P. Chen, M. Yang, J. B. Yang, L. Ding, C. M. Li, A. Du, and
A. Trigg, IEEE Trans. Electron Devices, p. 663, 2006.
[12] M. Ostraat, J. De Blauwe, M. Green, D. Bell, H. Atwater, and R. Flagan,
Journal of The Electrochemical Society, p. G265, 2001.
[13] J. De Blauwe, M. Ostraat, M. Green, G. Weber, T. Sorsch, A. Kerber, F.
Klemens, R. Cirelli, E. Ferry, J. L. Grazul, F. Baumann, Y. Kim, W.
Mansfield, J. Bude, J. T. C. Lee, S. J. Hillenius, R. C. Flagan, and H. A.
Atwater, Tech. Dig. Int. Electron Devices Meet., p. 683, 2000.
[14] Y. Shi, S. L. Gu, X. L. Yuan, Y. D. Zheng, K. Saito, H. Ishikuro, and T.
Hiramoto, Solid-State and Integrated Circuit Technology, p. 838, 1998.
[15] T. Baron, F. Martin, C. Wyon, M. Dupuy, Journal of Crystal Growth, p.
1004, 2000.
[16] Jeong-Dong Choe, Se-Hoon Lee, Jong Jin Lee, Eun Suk Cho, Youngjoon
Ahn, Byoung Yong Choi, Suk Kang Sung, Jintae No, Ilsub Chung,
Kyucharn Park, and Donggun Park, Japanese Journal of Applied Physics,
p. 2197, 2007.
[17] Ming-Hong Chou, Po-Yi Kuo, Wen-Luh Yang, Tien-Sheng Chao, SNDT,
p.89, 2007.
(a)
(b)
Fig. 1. (a) The process flow of in-situ deposition of silicon nanocrystals in nitride.
(b) Cross-sectional scheme of SONOS structure that embedded silicon
nanocrystals in nitride film.
Fig. 2. AFM image of embedded Si-NCs in nitride (the deposition time was
10-sec.) The nanocrystal density is 7.41011 cm-2 and dot size is ca. 7 nm.
Fig. 3. AFM image of embedded Si-NCs in nitride (the deposition time was
30-sec.)The nanocrystal density is 7.81011 cm-2 and dot size is ca. 9 nm.
Fig. 4. AFM image of embedded Si-NCs in nitride (the deposition time was
60-sec.)The nanocrystal density is 91011 cm-2 and dot size is ca. 10 nm.
978-1-4244-1811-4/08/$25.00 © 2008 IEEE
