{:input (genetic.representation/genetic-representation "examples/58294.9C38484.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_6, wire1_6, wire2_7);\n  wire \\:missing_edge ;\n  input wire0_6;\n  wire wire0_6;\n  input wire1_6;\n  wire wire1_6;\n  output wire2_7;\n  wire wire2_7;\n  wire wire3;\n  wire wire4;\n  wire wire5;\n  wire wire6_7;\n  assign wire6_7 = 4'h8 >> { wire1_6, wire0_6 };\n  assign wire3 = 1'h0;\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2_7 = wire6_7;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:3.1-21.10\" *)\nmodule postsynth(wire0_6, wire1_6, wire2_7);\n  (* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:5.9-5.16\" *)\n  input wire0_6;\n  wire wire0_6;\n  (* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:7.9-7.16\" *)\n  input wire1_6;\n  wire wire1_6;\n  (* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:9.10-9.17\" *)\n  output wire2_7;\n  wire wire2_7;\n  (* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:11.8-11.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:12.8-12.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:13.8-13.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount745B5940/F9ECBE26.v:14.8-14.15\" *)\n  wire wire6_7;\n  assign wire2_7 = wire1_6 & wire0_6;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3 = 1'h0;\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire6_7 = wire2_7;\nendmodule\n", :proof {:exit 16, :out "SBY 23:25:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q/src/top.v'.\nSBY 23:25:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] Copy '/tmp/fuzzmount745B5940/F9ECBE26.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q/src/F9ECBE26.v'.\nSBY 23:25:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] Copy '/tmp/fuzzmount745B5940/F9ECBE26.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q/src/F9ECBE26.post.v'.\nSBY 23:25:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] engine_0: abc pdr\nSBY 23:25:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:25:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] base: ERROR: Command syntax error: Missing or unsupported mode parameter.\nSBY 23:25:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] base: > read -format /tmp/fuzzmount745B5940/top.v\nSBY 23:25:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] base: >      ^\nSBY 23:25:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] base: finished (returncode=1)\nSBY 23:25:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] base: task failed. ERROR.\nSBY 23:25:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 23:25:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:25:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q'.\nSBY 23:25:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpirpqlt7q] DONE (ERROR, rc=16)\n", :err ""}}}