Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
C:/tmp/MP-2/repository/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu;27008@io.ece.iastate.edu;
   27006@io.ece.iastate.edu;27003@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/tmp/MP-2/system/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0 -
   Superseded core for architecture 'zynq' - C:\tmp\MP-2\system\system.mhs line
   52 
WARNING:EDK:4092 - IPNAME: v_tc, INSTANCE: v_tc_1 - Pre-Production version not
   verified on hardware for architecture 'zynq' - C:\tmp\MP-2\system\system.mhs
   line 72 
WARNING:EDK:4092 - IPNAME: v_tc, INSTANCE: v_tc_0 - Pre-Production version not
   verified on hardware for architecture 'zynq' - C:\tmp\MP-2\system\system.mhs
   line 91 
WARNING:EDK:4107 - IPNAME: v_scaler, INSTANCE: v_scaler_0 - base address
   C_BASEADDR (0b00000000000000000000001111111111) is greater than high address
   C_HIGHADDR (0b00000000000000000000000000000000) -
   C:\tmp\MP-2\system\system.mhs line 110 
WARNING:EDK:4088 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0 -
   Superseded core for architecture 'zynq' - C:\tmp\MP-2\system\system.mhs line
   125 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' - C:\tmp\MP-2\system\system.mhs line
   144 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\tmp\MP-2\system\system.mhs line 276 
WARNING:EDK:4088 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0 -
   Superseded core for architecture 'zynq' - C:\tmp\MP-2\system\system.mhs line
   52 
WARNING:EDK:4092 - IPNAME: v_tc, INSTANCE: v_tc_1 - Pre-Production version not
   verified on hardware for architecture 'zynq' - C:\tmp\MP-2\system\system.mhs
   line 72 
WARNING:EDK:4092 - IPNAME: v_tc, INSTANCE: v_tc_0 - Pre-Production version not
   verified on hardware for architecture 'zynq' - C:\tmp\MP-2\system\system.mhs
   line 91 
WARNING:EDK:4107 - IPNAME: v_scaler, INSTANCE: v_scaler_0 - base address
   C_BASEADDR (0b00000000000000000000001111111111) is greater than high address
   C_HIGHADDR (0b00000000000000000000000000000000) -
   C:\tmp\MP-2\system\system.mhs line 110 
WARNING:EDK:4088 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0 -
   Superseded core for architecture 'zynq' - C:\tmp\MP-2\system\system.mhs line
   125 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' - C:\tmp\MP-2\system\system.mhs line
   144 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\tmp\MP-2\system\system.mhs line 276 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER VID_IN_DATA_WIDTH value to 16 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_vid_in_axi4s_v2_00
   _a\data\v_vid_in_axi4s_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_vid_in_axi4s_v2_00
   _a\data\v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_scaler, INSTANCE:v_scaler_0 - tcl is overriding
   PARAMETER C_NUM_CHANNELS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_scaler_v7_01_a\dat
   a\v_scaler_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: v_scaler, INSTANCE:v_scaler_0 - tcl is overriding
   PARAMETER C_MIF value to v_scaler_0.mif -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_scaler_v7_01_a\dat
   a\v_scaler_v2_1_0.mpd line 103 
INFO:EDK:4130 - IPNAME: v_scaler, INSTANCE:v_scaler_0 - tcl is overriding
   PARAMETER C_ELABORATION_DIR value to
   C:\tmp\MP-2\system\hdl\/elaborate/v_scaler_0_v7_01_a/ -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_scaler_v7_01_a\dat
   a\v_scaler_v2_1_0.mpd line 104 
INFO:EDK:4130 - IPNAME: v_scaler, INSTANCE:v_scaler_0 - tcl is overriding
   PARAMETER C_MANUAL_HWC_VAL value to 6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_scaler_v7_01_a\dat
   a\v_scaler_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_0
   0_a\data\v_axi4s_vid_out_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_axi4s_vid_out_v2_0
   0_a\data\v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
WARNING:EDK:3967 - v_scaler (v_scaler_0) - ADDRESS specified by PARAMETER
   C_BASEADDR is ignored - C:\tmp\MP-2\system\system.mhs line 107 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:1039 - Did not update the value for parameter:
   v_scaler_0:C_S_AXI_CLK_FREQ_HZ. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_MM2S_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Tools are updating the
   value of the parameter C_INTERCONNECT_M_AXI_S2MM_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40100000-0x4010ffff) IIC_FMC	axi4lite_0
  (0x41200000-0x4120ffff) BTNs_5Bits	axi4lite_0
  (0x41240000-0x4124ffff) SWs_8Bits	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x50100000-0x5010ffff) fmc_imageon_iic_0	axi4lite_0
  (0x51100000-0x5110ffff) v_tc_1	axi4lite_0
  (0x51200000-0x5120ffff) axi_tpg_0	axi4lite_0
  (0x52200000-0x5220ffff) v_tc_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR:
   v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be
   driven to GND -
   C:\tmp\MP-2\repository\ProcessorIPLib\pcores\v_tc_v5_00_a\data\v_tc_v2_1_0.mp
   d line 134 
WARNING:EDK:4180 - PORT: resetn, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_net_vcc
   - No driver found. Port will be driven to VCC -
   C:\tmp\MP-2\repository\ProcessorIPLib\pcores\v_tc_v5_00_a\data\v_tc_v2_1_0.mp
   d line 143 
WARNING:EDK:4180 - PORT: det_clken, CONNECTOR:
   v_vid_in_axi4s_0_VTIMING_OUT_net_vcc - No driver found. Port will be driven
   to VCC -
   C:\tmp\MP-2\repository\ProcessorIPLib\pcores\v_tc_v5_00_a\data\v_tc_v2_1_0.mp
   d line 145 
WARNING:EDK:4180 - PORT: s_axis_video_aresetn, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_ARESETN - No driver found. Port will be driven to VCC
   -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_scaler_v7_01_a\dat
   a\v_scaler_v2_1_0.mpd line 166 
WARNING:EDK:4180 - PORT: m_axis_video_aresetn, CONNECTOR:
   v_scaler_0_M_AXIS_VIDEO_ARESETN - No driver found. Port will be driven to VCC
   -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\v_scaler_v7_01_a\dat
   a\v_scaler_v2_1_0.mpd line 173 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to
   VCC -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR:
   v_tc_0_VTIMING_OUT_active_chroma - floating connection -
   C:\tmp\MP-2\repository\ProcessorIPLib\pcores\v_tc_v5_00_a\data\v_tc_v2_1_0.mp
   d line 140 
WARNING:EDK:4181 - PORT: video_vsync, CONNECTOR: vid_out_vsync - floating
   connection - C:\tmp\MP-2\system\system.mhs line 136 
WARNING:EDK:4181 - PORT: video_hsync, CONNECTOR: vid_out_hsync - floating
   connection - C:\tmp\MP-2\system\system.mhs line 137 
WARNING:EDK:4181 - PORT: locked, CONNECTOR: vid_out_locked - floating connection
   - C:\tmp\MP-2\system\system.mhs line 141 
WARNING:EDK:4181 - PORT: FCLK_CLK1, CONNECTOR: clk_200mhz - floating connection
   - C:\tmp\MP-2\system\system.mhs line 237 
WARNING:EDK:4181 - PORT: CLKOUT1, CONNECTOR: vita_clk_ref - floating connection
   - C:\tmp\MP-2\system\system.mhs line 285 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: TPG_debug, CONNECTOR: axi_tpg_0_TPG_debug - floating
   connection - C:\tmp\MP-2\system\system.mhs line 337 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: v_scaler_0, PARAMETER: C_S_AXI_CLK_FREQ_HZ - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for zambreno on 01/28/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for zambreno on 01/28/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_scaler> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for zambreno on 01/28/2015It is the
   responsibility of the Licensee of this core to adhere to all terms and
   conditions of the applicable license agreement when using this core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:v_tc INSTANCE:v_tc_1 - C:\tmp\MP-2\system\system.mhs line 72 - processing
license
IPNAME:v_tc INSTANCE:v_tc_0 - C:\tmp\MP-2\system\system.mhs line 91 - processing
license
IPNAME:v_scaler INSTANCE:v_scaler_0 - C:\tmp\MP-2\system\system.mhs line 107 -
processing license
Completion time: 17.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:v_scaler INSTANCE:v_scaler_0 - C:\tmp\MP-2\system\system.mhs line 107 -
elaborating IP
Coe filename: no_coe_file_loaded
Initial coef source set to 'None'. Setting radix to default of 10
COE_Filename = no_coe_file_loaded
MIF_Filename =
C:/tmp/MP-2/system/hdl/elaborate/v_scaler_0_v7_01_a/v_scaler_0.mif
NumSets = 1
NumBanks = 2
NumPhases = 11
NumTaps = 4
Reading Coefficients from coe file to create .mif file.
coef_radix = 10
IPNAME:clock_generator INSTANCE:clock_generator_1 -
C:\tmp\MP-2\system\system.mhs line 276 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: v_tc_0, Overriding connection of PORT: gen_clken,
   VALUE: vtc_gen_clken - which is part of the connected BUSIF: VTIMING_OUT -
   C:\tmp\MP-2\system\system.mhs line 91
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:v_vid_in_axi4s_0 - C:\tmp\MP-2\system\system.mhs line 52 - Running XST
synthesis
INSTANCE:v_tc_1 - C:\tmp\MP-2\system\system.mhs line 72 - Running XST synthesis
INSTANCE:v_tc_0 - C:\tmp\MP-2\system\system.mhs line 91 - Running XST synthesis
INSTANCE:v_scaler_0 - C:\tmp\MP-2\system\system.mhs line 107 - Running XST
synthesis
INSTANCE:v_axi4s_vid_out_0 - C:\tmp\MP-2\system\system.mhs line 125 - Running
XST synthesis
INSTANCE:processing_system7_0 - C:\tmp\MP-2\system\system.mhs line 144 - Running
XST synthesis
INSTANCE:fmc_imageon_iic_0 - C:\tmp\MP-2\system\system.mhs line 241 - Running
XST synthesis
INSTANCE:fmc_imageon_hdmi_out_0 - C:\tmp\MP-2\system\system.mhs line 257 -
Running XST synthesis
INSTANCE:clock_generator_1 - C:\tmp\MP-2\system\system.mhs line 276 - Running
XST synthesis
INSTANCE:axi_vdma_0 - C:\tmp\MP-2\system\system.mhs line 289 - Running XST
synthesis
INSTANCE:axi_tpg_0 - C:\tmp\MP-2\system\system.mhs line 317 - Running XST
synthesis
INSTANCE:axi_interconnect_1 - C:\tmp\MP-2\system\system.mhs line 341 - Running
XST synthesis
INSTANCE:axi4lite_0 - C:\tmp\MP-2\system\system.mhs line 350 - Running XST
synthesis
INSTANCE:sws_8bits - C:\tmp\MP-2\system\system.mhs line 358 - Running XST
synthesis
INSTANCE:iic_fmc - C:\tmp\MP-2\system\system.mhs line 371 - Running XST
synthesis
INSTANCE:btns_5bits - C:\tmp\MP-2\system\system.mhs line 387 - Running XST
synthesis

Running NGCBUILD ...
IPNAME:system_v_scaler_0_wrapper INSTANCE:v_scaler_0 -
C:\tmp\MP-2\system\system.mhs line 107 - Running NGCBUILD
IPNAME:system_clock_generator_1_wrapper INSTANCE:clock_generator_1 -
C:\tmp\MP-2\system\system.mhs line 276 - Running NGCBUILD
IPNAME:system_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
C:\tmp\MP-2\system\system.mhs line 289 - Running NGCBUILD
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
C:\tmp\MP-2\system\system.mhs line 341 - Running NGCBUILD
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\tmp\MP-2\system\system.mhs line 350 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1211.00 seconds
