\hypertarget{stm32f0xx__hal__rcc__ex_8h_source}{}\doxysection{stm32f0xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}
\label{stm32f0xx__hal__rcc__ex_8h_source}\index{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_rcc\_ex.h@{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_rcc\_ex.h}}
\mbox{\hyperlink{stm32f0xx__hal__rcc__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00018}00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00019}00019\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F0xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00020}00020\ \textcolor{preprocessor}{\#define\ \_\_STM32F0xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00021}00021\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00022}00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00023}00023\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00024}00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00025}00025\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00026}00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00027}00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f0xx__hal__def_8h}{stm32f0xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00040}00040\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00041}00041\ \textcolor{preprocessor}{\#define\ IS\_RCC\_OSCILLATORTYPE(OSCILLATOR)\ (((OSCILLATOR)\ ==\ RCC\_OSCILLATORTYPE\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00042}00042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_HSE)\ ==\ RCC\_OSCILLATORTYPE\_HSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00043}00043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_HSI)\ ==\ RCC\_OSCILLATORTYPE\_HSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00044}00044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_LSI)\ ==\ RCC\_OSCILLATORTYPE\_LSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00045}00045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_LSE)\ ==\ RCC\_OSCILLATORTYPE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00046}00046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_HSI14)\ ==\ RCC\_OSCILLATORTYPE\_HSI14)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00047}00047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_HSI48)\ ==\ RCC\_OSCILLATORTYPE\_HSI48))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00048}00048\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00049}00049\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_HSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00050}00050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_HSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00051}00051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_PLLCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00052}00052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_HSI48))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00053}00053\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00054}00054\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLKSOURCE\_STATUS(SOURCE)\ (((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_STATUS\_HSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00055}00055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_STATUS\_HSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00056}00056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00057}00057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_STATUS\_HSI48))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00058}00058\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00059}00059\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_PLLSOURCE\_HSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00060}00060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_PLLSOURCE\_HSI48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00061}00061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_PLLSOURCE\_HSE))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00062}00062\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00063}00063\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI48(HSI48)\ (((HSI48)\ ==\ RCC\_HSI48\_OFF)\ ||\ ((HSI48)\ ==\ RCC\_HSI48\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00064}00064\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00065}00065\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00066}00066\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00067}\mbox{\hyperlink{group___r_c_c___private___macros_ga3da0bb3923503cb8e84e5bd75912fbb8}{00067}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_OSCILLATORTYPE(OSCILLATOR)\ (((OSCILLATOR)\ ==\ RCC\_OSCILLATORTYPE\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00068}00068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_HSE)\ ==\ RCC\_OSCILLATORTYPE\_HSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00069}00069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_HSI)\ ==\ RCC\_OSCILLATORTYPE\_HSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00070}00070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_LSI)\ ==\ RCC\_OSCILLATORTYPE\_LSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00071}00071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_LSE)\ ==\ RCC\_OSCILLATORTYPE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00072}00072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_HSI14)\ ==\ RCC\_OSCILLATORTYPE\_HSI14))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00073}\mbox{\hyperlink{group___r_c_c___private___macros_ga0797bfc445903525324cbd06a6cebbd2}{00073}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_HSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00074}00074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_HSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00075}00075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_PLLCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00076}00076\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00077}\mbox{\hyperlink{group___r_c_c___private___macros_ga55fe3ff7663af37558fe49d92f670ebe}{00077}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLKSOURCE\_STATUS(SOURCE)\ (((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_STATUS\_HSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00078}00078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_STATUS\_HSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00079}00079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00080}\mbox{\hyperlink{group___r_c_c___private___macros_gae1aef66aae2c0374be3c7c62d389282f}{00080}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_PLLSOURCE\_HSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00081}00081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_PLLSOURCE\_HSE))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00083}00083\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00084}00084\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00085}00085\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_PLLNODIV)\ \&\&\ !defined(RCC\_CFGR\_MCO\_HSI48)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00086}00086\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00087}00087\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_MCO1SOURCE\_NOCLOCK)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00088}00088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_LSI)\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00089}00089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_LSE)\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00090}00090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_SYSCLK)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00091}00091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSI)\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00092}00092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSE)\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_PLLCLK)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00094}00094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_PLLCLK\_DIV2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00095}00095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSI14))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00096}00096\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00097}00097\ \textcolor{preprocessor}{\#elif\ defined(RCC\_CFGR\_PLLNODIV)\ \&\&\ defined(RCC\_CFGR\_MCO\_HSI48)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00098}00098\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00099}00099\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_MCO1SOURCE\_NOCLOCK)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00100}00100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_LSI)\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00101}00101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_LSE)\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00102}00102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_SYSCLK)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00103}00103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSI)\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00104}00104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSE)\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00105}00105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_PLLCLK)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00106}00106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_PLLCLK\_DIV2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00107}00107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSI14)\ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00108}00108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSI48))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00109}00109\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00110}00110\ \textcolor{preprocessor}{\#elif\ !defined(RCC\_CFGR\_PLLNODIV)\ \&\&\ !defined(RCC\_CFGR\_MCO\_HSI48)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00112}\mbox{\hyperlink{group___r_c_c___private___macros_ga073031d9c90c555f7874912b7e4905f6}{00112}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_MCO1SOURCE\_NOCLOCK)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00113}00113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_LSI)\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00114}00114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_LSE)\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00115}00115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_SYSCLK)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00116}00116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSI)\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00117}00117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSE)\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00118}00118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_PLLCLK\_DIV2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00119}00119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSI14))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00120}00120\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00121}00121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_PLLNODIV\ \&\&\ !RCC\_CFGR\_MCO\_HSI48\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00122}00122\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00130}00130\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00131}00131\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00135}00135\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLSRC\_HSI\_PREDIV}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00136}00136\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSI48\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLSRC\_HSI48\_PREDIV}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00145}00145\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSI48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSI48RDYF\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00153}00153\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSI48RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CR2\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR2\_HSI48RDY\_BitNumber))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00161}00161\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSI48\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSI48}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00169}00169\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSI48\ \ \ \ RCC\_CFGR\_SWS\_HSI48}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00174}00174\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00179}00179\ \textcolor{preprocessor}{\#if\ defined(STM32F070xB)\ ||\ defined(STM32F070x6)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00180}00180\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLSRC\_HSI\_PREDIV}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00181}00181\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00182}\mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{00182}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLSRC\_HSI\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00183}00183\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00184}00184\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00189}00189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00195}00195\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_PLLNODIV)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00196}00196\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00197}00197\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_PLLCLK\ \ \ \ \ \ \ (RCC\_CFGR\_MCO\_PLL\ |\ RCC\_CFGR\_PLLNODIV)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00198}00198\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00199}00199\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_PLLNODIV\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00200}00200\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00201}00201\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO\_HSI48)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00202}00202\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00203}00203\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSI48\ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_HSI48}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00204}00204\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00205}00205\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SRCC\_CFGR\_MCO\_HSI48\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00222}00222\ \textcolor{comment}{/*\ Private\ Constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00223}00223\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00228}00228\ \textcolor{comment}{/*\ CRS\ IT\ Error\ Mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00229}00229\ \textcolor{preprocessor}{\#define\ \ RCC\_CRS\_IT\_ERROR\_MASK\ \ \ ((uint32\_t)(RCC\_CRS\_IT\_TRIMOVF\ |\ RCC\_CRS\_IT\_SYNCERR\ |\ RCC\_CRS\_IT\_SYNCMISS))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00230}00230\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00231}00231\ \textcolor{comment}{/*\ CRS\ Flag\ Error\ Mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00232}00232\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_ERROR\_MASK\ \ ((uint32\_t)(RCC\_CRS\_FLAG\_TRIMOVF\ |\ RCC\_CRS\_FLAG\_SYNCERR\ |\ RCC\_CRS\_FLAG\_SYNCMISS))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00233}00233\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00237}00237\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00238}00238\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00239}00239\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00243}00243\ \textcolor{preprocessor}{\#if\ defined(STM32F030x6)\ ||\ defined(STM32F030x8)\ ||\ defined(STM32F031x6)\ ||\ defined(STM32F038xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00244}00244\ \textcolor{preprocessor}{\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00246}00246\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((SELECTION)\ <=\ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_I2C1\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00247}00247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00248}00248\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x6\ ||\ STM32F030x8\ ||\ STM32F031x6\ ||\ STM32F038xx\ ||\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00249}00249\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F030xC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00250}00250\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00251}00251\ \textcolor{preprocessor}{\#if\ defined(STM32F070x6)\ ||\ defined(STM32F070xB)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00252}00252\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00253}00253\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((SELECTION)\ <=\ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_I2C1\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00254}00254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ \ \ \ |\ RCC\_PERIPHCLK\_USB))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00255}00255\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F070x6\ ||\ STM32F070xB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00256}00256\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00257}00257\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00258}00258\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00259}00259\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((SELECTION)\ <=\ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_I2C1\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00260}00260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_CEC\ \ \ \ |\ RCC\_PERIPHCLK\_RTC\ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00261}00261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USB))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00262}00262\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00263}00263\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00264}00264\ \textcolor{preprocessor}{\#if\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00265}00265\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00266}00266\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((SELECTION)\ <=\ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_I2C1\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00267}00267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_CEC\ \ \ \ |\ RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00268}00268\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00269}00269\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00270}00270\ \textcolor{preprocessor}{\#if\ defined(STM32F071xB)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00271}00271\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00272}00272\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((SELECTION)\ <=\ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00273}00273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ \ \ |\ RCC\_PERIPHCLK\_CEC\ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00274}00274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00275}00275\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F071xB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00276}00276\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00277}00277\ \textcolor{preprocessor}{\#if\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00278}00278\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00279}00279\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((SELECTION)\ <=\ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00280}00280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ \ \ |\ RCC\_PERIPHCLK\_CEC\ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00281}00281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ \ \ \ |\ RCC\_PERIPHCLK\_USB))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00282}00282\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F072xB\ ||\ STM32F078xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00284}00284\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00285}00285\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00286}00286\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((SELECTION)\ <=\ (RCC\_PERIPHCLK\_USART1\ |\ RCC\_PERIPHCLK\_USART2\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00287}00287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1\ \ \ |\ RCC\_PERIPHCLK\_CEC\ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00288}00288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_RTC\ \ \ \ |\ RCC\_PERIPHCLK\_USART3\ ))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00289}00289\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00290}00290\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00291}00291\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00292}00292\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00293}00293\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USBCLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_USBCLKSOURCE\_HSI48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00294}00294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USBCLKSOURCE\_PLL))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00295}00295\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00296}00296\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ STM32F072xB\ ||\ STM32F078xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00297}00297\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00298}00298\ \textcolor{preprocessor}{\#if\ defined(STM32F070x6)\ ||\ defined(STM32F070xB)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00299}00299\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00300}00300\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USBCLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_USBCLKSOURCE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00301}00301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USBCLKSOURCE\_PLL))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00302}00302\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00303}00303\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F070x6\ ||\ STM32F070xB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00304}00304\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00305}00305\ \textcolor{preprocessor}{\#if\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00306}00306\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00307}00307\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00308}00308\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART2CLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_USART2CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00309}00309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART2CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00310}00310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART2CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00311}00311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART2CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00312}00312\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00313}00313\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00314}00314\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00315}00315\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00316}00316\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00317}00317\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00318}00318\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART3CLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_USART3CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00319}00319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART3CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00320}00320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART3CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00321}00321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART3CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00322}00322\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00323}00323\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00324}00324\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00325}00325\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00326}00326\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00327}00327\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00328}00328\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00329}00329\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00330}00330\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CECCLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_CECCLKSOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00331}00331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_CECCLKSOURCE\_LSE))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00332}00332\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00333}00333\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00334}00334\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00335}00335\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00336}00336\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00337}00337\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCOPRE)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00338}00338\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00339}00339\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCODIV(DIV)\ (((DIV)\ ==\ RCC\_MCODIV\_1)\ \ ||\ ((DIV)\ ==\ RCC\_MCODIV\_2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00340}00340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCODIV\_4)\ \ ||\ ((DIV)\ ==\ RCC\_MCODIV\_8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00341}00341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCODIV\_16)\ ||\ ((DIV)\ ==\ RCC\_MCODIV\_32)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00342}00342\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCODIV\_64)\ ||\ ((DIV)\ ==\ RCC\_MCODIV\_128))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00343}00343\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00344}00344\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00345}\mbox{\hyperlink{group___r_c_c_ex___private___macros_ga152403e1f22fd14bb9a5d86406fe593f}{00345}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCODIV(DIV)\ (((DIV)\ ==\ RCC\_MCODIV\_1))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00346}00346\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00347}00347\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCOPRE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00348}00348\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00349}\mbox{\hyperlink{group___r_c_c_ex___private___macros_gad52778efb019c0bae5ac6dfb3592c290}{00349}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE\_DRIVE(\_\_DRIVE\_\_)\ (((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_LOW)\ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00350}00350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_MEDIUMLOW)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00351}00351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_MEDIUMHIGH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00352}00352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_HIGH))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00353}00353\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00354}00354\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00355}00355\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00356}00356\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_SYNC\_SOURCE(\_SOURCE\_)\ (((\_SOURCE\_)\ ==\ RCC\_CRS\_SYNC\_SOURCE\_GPIO)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00357}00357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_SOURCE\_)\ ==\ RCC\_CRS\_SYNC\_SOURCE\_LSE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00358}00358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_SOURCE\_)\ ==\ RCC\_CRS\_SYNC\_SOURCE\_USB))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00359}00359\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_SYNC\_DIV(\_DIV\_)\ (((\_DIV\_)\ ==\ RCC\_CRS\_SYNC\_DIV1)\ \ ||\ ((\_DIV\_)\ ==\ RCC\_CRS\_SYNC\_DIV2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00360}00360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_DIV\_)\ ==\ RCC\_CRS\_SYNC\_DIV4)\ \ ||\ ((\_DIV\_)\ ==\ RCC\_CRS\_SYNC\_DIV8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00361}00361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_DIV\_)\ ==\ RCC\_CRS\_SYNC\_DIV16)\ ||\ ((\_DIV\_)\ ==\ RCC\_CRS\_SYNC\_DIV32)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00362}00362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_DIV\_)\ ==\ RCC\_CRS\_SYNC\_DIV64)\ ||\ ((\_DIV\_)\ ==\ RCC\_CRS\_SYNC\_DIV128))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00363}00363\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_SYNC\_POLARITY(\_POLARITY\_)\ (((\_POLARITY\_)\ ==\ RCC\_CRS\_SYNC\_POLARITY\_RISING)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00364}00364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_POLARITY\_)\ ==\ RCC\_CRS\_SYNC\_POLARITY\_FALLING))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00365}00365\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_RELOADVALUE(\_VALUE\_)\ (((\_VALUE\_)\ <=\ 0xFFFFU))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00366}00366\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_ERRORLIMIT(\_VALUE\_)\ (((\_VALUE\_)\ <=\ 0xFFU))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00367}00367\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_HSI48CALIBRATION(\_VALUE\_)\ (((\_VALUE\_)\ <=\ 0x3FU))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00368}00368\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_FREQERRORDIR(\_DIR\_)\ (((\_DIR\_)\ ==\ RCC\_CRS\_FREQERRORDIR\_UP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00369}00369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_DIR\_)\ ==\ RCC\_CRS\_FREQERRORDIR\_DOWN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00370}00370\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00375}00375\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00376}00376\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00384}00384\ \textcolor{preprocessor}{\#if\ defined(STM32F030x6)\ ||\ defined(STM32F030x8)\ ||\ defined(STM32F031x6)\ ||\ defined(STM32F038xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00385}00385\ \textcolor{preprocessor}{\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00386}00386\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00387}00387\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00388}00388\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00391}00391\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00394}00394\ \ \ uint32\_t\ Usart1ClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00397}00397\ \ \ uint32\_t\ I2c1ClockSelection;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00400}00400\ \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00401}00401\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x6\ ||\ STM32F030x8\ ||\ STM32F031x6\ ||\ STM32F038xx\ ||}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00402}00402\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F030xC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00403}00403\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00404}00404\ \textcolor{preprocessor}{\#if\ defined(STM32F070x6)\ ||\ defined(STM32F070xB)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00405}00405\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00406}00406\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00407}00407\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00410}00410\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00413}00413\ \ \ uint32\_t\ Usart1ClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00416}00416\ \ \ uint32\_t\ I2c1ClockSelection;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00419}00419\ \ \ uint32\_t\ UsbClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00422}00422\ \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00423}00423\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F070x6\ ||\ STM32F070xB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00424}00424\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00425}00425\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00426}00426\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00427}00427\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00428}00428\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00431}00431\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00434}00434\ \ \ uint32\_t\ Usart1ClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00437}00437\ \ \ uint32\_t\ I2c1ClockSelection;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00440}00440\ \ \ uint32\_t\ CecClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00443}00443\ \ \ uint32\_t\ UsbClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00446}00446\ \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00447}00447\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00448}00448\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00449}00449\ \textcolor{preprocessor}{\#if\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00450}00450\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00451}00451\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00452}00452\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00455}00455\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00458}00458\ \ \ uint32\_t\ Usart1ClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00461}00461\ \ \ uint32\_t\ I2c1ClockSelection;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00464}00464\ \ \ uint32\_t\ CecClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00467}00467\ \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00468}00468\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00469}00469\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00470}00470\ \textcolor{preprocessor}{\#if\ defined(STM32F071xB)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00471}00471\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00472}00472\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00473}00473\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00476}00476\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00479}00479\ \ \ uint32\_t\ Usart1ClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00482}00482\ \ \ uint32\_t\ Usart2ClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00485}00485\ \ \ uint32\_t\ I2c1ClockSelection;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00488}00488\ \ \ uint32\_t\ CecClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00491}00491\ \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00492}00492\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F071xB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00493}00493\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00494}00494\ \textcolor{preprocessor}{\#if\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00495}00495\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00496}00496\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00497}00497\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00500}00500\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00503}00503\ \ \ uint32\_t\ Usart1ClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00506}00506\ \ \ uint32\_t\ Usart2ClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00509}00509\ \ \ uint32\_t\ I2c1ClockSelection;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00512}00512\ \ \ uint32\_t\ CecClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00515}00515\ \ \ uint32\_t\ UsbClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00518}00518\ \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00519}00519\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F072xB\ ||\ STM32F078xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00520}00520\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00521}00521\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00522}00522\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00523}00523\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00524}00524\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00525}00525\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00528}00528\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00531}00531\ \ \ uint32\_t\ Usart1ClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00534}00534\ \ \ uint32\_t\ Usart2ClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00537}00537\ \ \ uint32\_t\ Usart3ClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00540}00540\ \ \ uint32\_t\ I2c1ClockSelection;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00543}00543\ \ \ uint32\_t\ CecClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00546}00546\ \}RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00547}00547\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00548}00548\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00549}00549\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00550}00550\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00554}00554\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00555}00555\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00556}00556\ \ \ uint32\_t\ Prescaler;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00559}00559\ \ \ uint32\_t\ Source;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00562}00562\ \ \ uint32\_t\ Polarity;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00565}00565\ \ \ uint32\_t\ ReloadValue;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00569}00569\ \ \ uint32\_t\ ErrorLimitValue;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00572}00572\ \ \ uint32\_t\ HSI48CalibrationValue;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00575}00575\ \}RCC\_CRSInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00576}00576\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00580}00580\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00581}00581\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00582}00582\ \ \ uint32\_t\ ReloadValue;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00585}00585\ \ \ uint32\_t\ HSI48CalibrationValue;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00588}00588\ \ \ uint32\_t\ FreqErrorCapture;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00592}00592\ \ \ uint32\_t\ FreqErrorDirection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00597}00597\ \}RCC\_CRSSynchroInfoTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00598}00598\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00599}00599\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00600}00600\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00605}00605\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00606}00606\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00614}00614\ \textcolor{preprocessor}{\#if\ defined(STM32F030x6)\ ||\ defined(STM32F030x8)\ ||\ defined(STM32F031x6)\ ||\ defined(STM32F038xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00615}00615\ \textcolor{preprocessor}{\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00616}00616\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART1\ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00617}00617\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00618}00618\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00010000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00619}00619\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00620}00620\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x6\ ||\ STM32F030x8\ ||\ STM32F031x6\ ||\ STM32F038xx\ ||\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00621}00621\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F030xC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00622}00622\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00623}00623\ \textcolor{preprocessor}{\#if\ defined(STM32F070x6)\ ||\ defined(STM32F070xB)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00624}00624\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART1\ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00625}00625\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00626}00626\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00010000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00627}00627\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00020000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00628}00628\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00629}00629\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F070x6\ ||\ STM32F070xB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00630}00630\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00631}00631\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00632}00632\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART1\ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00633}00633\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00634}00634\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00635}00635\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00010000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00636}00636\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00020000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00637}00637\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00638}00638\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00639}00639\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00640}00640\ \textcolor{preprocessor}{\#if\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00641}00641\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART1\ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00642}00642\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00643}00643\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00644}00644\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00010000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00645}00645\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00646}00646\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00647}00647\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00648}00648\ \textcolor{preprocessor}{\#if\ defined(STM32F071xB)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00649}00649\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART1\ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00650}00650\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART2\ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00651}00651\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00652}00652\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00653}00653\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00010000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00654}00654\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00655}00655\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F071xB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00656}00656\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00657}00657\ \textcolor{preprocessor}{\#if\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00658}00658\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART1\ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00659}00659\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART2\ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00660}00660\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00661}00661\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00662}00662\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00010000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00663}00663\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00020000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00664}00664\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00665}00665\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F072xB\ ||\ STM32F078xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00666}00666\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00667}00667\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00668}00668\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART1\ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00669}00669\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART2\ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00670}00670\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00671}00671\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00672}00672\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00010000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00673}00673\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART3\ \ \ \ \ \ \ \ \ \ \ (0x00040000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00674}00674\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00675}00675\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00676}00676\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00681}00681\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00682}00682\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00686}00686\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_HSI48\ \ \ \ \ \ \ \ \ RCC\_CFGR3\_USBSW\_HSI48\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00687}00687\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_USBSW\_PLLCLK\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00693}00693\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ STM32F072xB\ ||\ STM32F078xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00694}00694\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00695}00695\ \textcolor{preprocessor}{\#if\ defined(STM32F070x6)\ ||\ defined(STM32F070xB)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00696}00696\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00700}00700\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ (0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00701}00701\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_USBSW\_PLLCLK\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00707}00707\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F070x6\ ||\ STM32F070xB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00708}00708\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00709}00709\ \textcolor{preprocessor}{\#if\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00710}00710\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00711}00711\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00715}00715\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ RCC\_CFGR3\_USART2SW\_PCLK}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00716}00716\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_CFGR3\_USART2SW\_SYSCLK}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00717}00717\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_USART2SW\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00718}00718\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_USART2SW\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00719}00719\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00724}00724\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00725}00725\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00726}00726\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00727}00727\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00728}00728\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00732}00732\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ RCC\_CFGR3\_USART3SW\_PCLK}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00733}00733\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_CFGR3\_USART3SW\_SYSCLK}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00734}00734\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_USART3SW\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00735}00735\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_USART3SW\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00736}00736\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00741}00741\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00742}00742\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00743}00743\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00744}00744\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00745}00745\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00746}00746\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00747}00747\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00748}00748\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00752}00752\ \textcolor{preprocessor}{\#define\ RCC\_CECCLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_CECSW\_HSI\_DIV244}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00753}00753\ \textcolor{preprocessor}{\#define\ RCC\_CECCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_CECSW\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00754}00754\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00759}00759\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00760}00760\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00761}00761\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00762}00762\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00763}00763\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00768}00768\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCOPRE)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00769}00769\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00770}00770\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00771}00771\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00772}00772\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00773}00773\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x30000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00774}00774\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00775}00775\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x50000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00776}00776\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x60000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00777}00777\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x70000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00778}00778\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00779}00779\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00780}00780\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00781}\mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{00781}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00782}00782\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00783}00783\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCOPRE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00784}00784\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00793}\mbox{\hyperlink{group___r_c_c_ex___l_s_e_drive___configuration_gab5fa5b50304710db2d7f6d583a225da3}{00793}}\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00794}\mbox{\hyperlink{group___r_c_c_ex___l_s_e_drive___configuration_ga1151beb7f9869e91fe7617936ad0efff}{00794}}\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_MEDIUMLOW\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_1\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00795}\mbox{\hyperlink{group___r_c_c_ex___l_s_e_drive___configuration_ga295eed1e1368d526fa0f6356ceecbc48}{00795}}\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_MEDIUMHIGH\ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_0\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00796}\mbox{\hyperlink{group___r_c_c_ex___l_s_e_drive___configuration_ga90b0854f3813d7ab2781519bfa58fd95}{00796}}\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00802}00802\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00803}00803\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00807}00807\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_NONE\ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00808}00808\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_TIMEOUT\ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00809}00809\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCOK\ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00810}00810\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCWARN\ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00811}00811\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCERR\ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00812}00812\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCMISS\ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00813}00813\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_TRIMOVF\ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00814}00814\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00822}00822\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_SOURCE\_GPIO\ \ \ \ \ \ \ (0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00823}00823\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_SOURCE\_LSE\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCSRC\_0\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00824}00824\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_SOURCE\_USB\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCSRC\_1\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00832}00832\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV1\ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00833}00833\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV2\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00834}00834\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV4\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00835}00835\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV8\ \ \ \ \ \ \ \ (CRS\_CFGR\_SYNCDIV\_1\ |\ CRS\_CFGR\_SYNCDIV\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00836}00836\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV16\ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00837}00837\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV32\ \ \ \ \ \ \ (CRS\_CFGR\_SYNCDIV\_2\ |\ CRS\_CFGR\_SYNCDIV\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00838}00838\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV64\ \ \ \ \ \ \ (CRS\_CFGR\_SYNCDIV\_2\ |\ CRS\_CFGR\_SYNCDIV\_1)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00839}00839\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV128\ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00847}00847\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_POLARITY\_RISING\ \ \ (0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00848}00848\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_POLARITY\_FALLING\ \ CRS\_CFGR\_SYNCPOL\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00856}00856\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_RELOADVALUE\_DEFAULT\ \ \ \ (0x0000BB7FU)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00865}00865\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_ERRORLIMIT\_DEFAULT\ \ \ \ \ (0x00000022U)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00873}00873\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_HSI48CALIBRATION\_DEFAULT\ (0x00000020U)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00883}00883\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FREQERRORDIR\_UP\ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00884}00884\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FREQERRORDIR\_DOWN\ \ \ \ \ \ ((uint32\_t)CRS\_ISR\_FEDIR)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00892}00892\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCOK\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCOKIE\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00893}00893\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCWARN\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCWARNIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00894}00894\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00895}00895\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_ESYNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ESYNCIE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00896}00896\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00897}00897\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCMISS\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00898}00898\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00907}00907\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCOK\ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCOKF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00908}00908\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCWARN\ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCWARNF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00909}00909\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ERRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00910}00910\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_ESYNC\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ESYNCF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00911}00911\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00912}00912\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCMISS\ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCMISS\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00913}00913\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00919}00919\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00920}00920\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00925}00925\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00937}00937\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00938}00938\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00939}00939\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00940}00940\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00941}00941\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00942}00942\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00943}00943\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00944}00944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00945}00945\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00946}00946\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00947}00947\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHBENR\ \&=\ \string~(RCC\_AHBENR\_GPIODEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00948}00948\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00949}00949\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00950}00950\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00951}00951\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00952}00952\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00953}00953\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00954}00954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00955}00955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00956}00956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00957}00957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00958}00958\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00959}00959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00960}00960\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00961}00961\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHBENR\ \&=\ \string~(RCC\_AHBENR\_GPIOEEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00962}00962\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00963}00963\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00964}00964\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00965}00965\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00966}00966\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00967}00967\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00968}00968\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00969}00969\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00970}00970\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00971}00971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00972}00972\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_TSCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00973}00973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00974}00974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_TSCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00975}00975\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00976}00976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00977}00977\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00978}00978\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHBENR\ \&=\ \string~(RCC\_AHBENR\_TSCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00979}00979\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00980}00980\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00981}00981\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00982}00982\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00983}00983\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00984}00984\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00985}00985\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00986}00986\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00987}00987\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00988}00988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00989}00989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00990}00990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00991}00991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00992}00992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00993}00993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00994}00994\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00995}00995\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHBENR\ \&=\ \string~(RCC\_AHBENR\_DMA2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00996}00996\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00997}00997\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l00998}00998\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01004}01004\ \textcolor{preprocessor}{\#if\ defined(STM32F030x8)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01005}01005\ \textcolor{preprocessor}{\ ||\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F070x6)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01006}01006\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01007}01007\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01008}01008\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01009}01009\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01010}01010\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01011}01011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01012}01012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01013}01013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01014}01014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01015}01015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01016}01016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01017}01017\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01018}01018\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USART2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01019}01019\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01020}01020\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x8\ ||\ STM32F042x6\ ||\ STM32F048xx\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01021}01021\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ STM32F070x6\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01022}01022\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01023}01023\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01024}01024\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01025}01025\ \textcolor{preprocessor}{\#if\ defined(STM32F030x8)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01026}01026\ \textcolor{preprocessor}{\ ||\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01027}01027\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01028}01028\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01029}01029\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01030}01030\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01031}01031\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01032}01032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01033}01033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01034}01034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01035}01035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01036}01036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01037}01037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01038}01038\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01039}01039\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01040}01040\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01041}01041\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x8\ ||\ STM32F042x6\ ||\ STM32F048xx\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01042}01042\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01043}01043\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01044}01044\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01045}01045\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01046}01046\ \textcolor{preprocessor}{\#if\ defined(STM32F031x6)\ ||\ defined(STM32F038xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01047}01047\ \textcolor{preprocessor}{\ ||\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01048}01048\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01049}01049\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01050}01050\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01051}01051\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01052}01052\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01053}01053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01054}01054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01055}01055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01056}01056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01057}01057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01058}01058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01059}01059\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01060}01060\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01061}01061\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01062}01062\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F031x6\ ||\ STM32F038xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01063}01063\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01064}01064\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01065}01065\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01066}01066\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01067}01067\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01068}01068\ \textcolor{preprocessor}{\#if\ defined(STM32F030x8)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01069}01069\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01070}01070\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01071}01071\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01072}01072\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01073}01073\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01074}01074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01075}01075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01076}01076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01077}01077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01078}01078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01079}01079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01080}01080\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01081}01081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01082}01082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01083}01083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01084}01084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01085}01085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01086}01086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01087}01087\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01088}01088\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01089}01089\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01090}01090\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01091}01091\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x8\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01092}01092\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01093}01093\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01094}01094\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01095}01095\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01096}01096\ \textcolor{preprocessor}{\#if\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01097}01097\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01098}01098\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01099}01099\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01100}01100\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01101}01101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01102}01102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01103}01103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01104}01104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01105}01105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01106}01106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01107}01107\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01108}01108\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01109}01109\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01110}01110\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01111}01111\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01112}01112\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01113}01113\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01114}01114\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01115}01115\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01116}01116\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01117}01117\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01118}01118\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01119}01119\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01120}01120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01121}01121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01122}01122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01123}01123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01124}01124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01125}01125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01126}01126\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01127}01127\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CECEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01128}01128\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01129}01129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01130}01130\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01131}01131\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01132}01132\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01133}01133\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01134}01134\ \textcolor{preprocessor}{\#if\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01135}01135\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01136}01136\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01137}01137\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01138}01138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01139}01139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01140}01140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01141}01141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01142}01142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01143}01143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01144}01144\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01145}01145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01146}01146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01147}01147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01148}01148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01149}01149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01150}01150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01151}01151\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01152}01152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01153}01153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01154}01154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01155}01155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01156}01156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01157}01157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01158}01158\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01159}01159\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01160}01160\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01161}01161\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USART4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01162}01162\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01163}01163\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01164}01164\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01165}01165\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01166}01166\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F070x6)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01167}01167\ \textcolor{preprocessor}{\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01168}01168\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01169}01169\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01170}01170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01171}01171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01172}01172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01173}01173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01174}01174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01175}01175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01176}01176\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01177}01177\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USBEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01178}01178\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01179}01179\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ STM32F070x6\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01180}01180\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01181}01181\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01182}01182\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F072xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01183}01183\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01184}01184\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01185}01185\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01186}01186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01187}01187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CANEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01188}01188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01189}01189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CANEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01190}01190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01191}01191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01192}01192\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CANEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01193}01193\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01194}01194\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ STM32F072xB\ \ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01195}01195\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01196}01196\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01197}01197\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01198}01198\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01199}01199\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01200}01200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01201}01201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01202}01202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01203}01203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01204}01204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01205}01205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01206}01206\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01207}01207\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CRSEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01208}01208\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01209}01209\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01210}01210\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01211}01211\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01212}01212\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01213}01213\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01214}01214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01215}01215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01216}01216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01217}01217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01218}01218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01219}01219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01220}01220\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01221}01221\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_CLK\_DISABLE()\ \ \ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USART5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01222}01222\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01223}01223\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01224}01224\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01230}01230\ \textcolor{preprocessor}{\#if\ defined(STM32F030x8)\ ||\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F070x6)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01231}01231\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01232}01232\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01233}01233\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01234}01234\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01235}01235\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01236}01236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01237}01237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01238}01238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01239}01239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01240}01240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01241}01241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01242}01242\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01243}01243\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM15EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01244}01244\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01245}01245\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x8\ ||\ STM32F042x6\ ||\ STM32F048xx\ ||\ STM32F070x6\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01246}01246\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01247}01247\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01248}01248\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01249}01249\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01250}01250\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01251}01251\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01252}01252\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01253}01253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01254}01254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01255}01255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01256}01256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01257}01257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01258}01258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01259}01259\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01260}01260\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_DISABLE()\ \ \ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_USART6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01261}01261\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01262}01262\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01263}01263\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01264}01264\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01265}01265\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01266}01266\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01267}01267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01268}01268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01269}01269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01270}01270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01271}01271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01272}01272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01273}01273\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01274}01274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01275}01275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01276}01276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01277}01277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01278}01278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01279}01279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01280}01280\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01281}01281\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART7\_CLK\_DISABLE()\ \ \ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_USART7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01282}01282\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART8\_CLK\_DISABLE()\ \ \ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_USART8EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01283}01283\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01284}01284\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01285}01285\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01298}01298\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01299}01299\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01300}01300\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ (RCC-\/>AHBRSTR\ |=\ (RCC\_AHBRSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01301}01301\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01302}01302\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ (RCC-\/>AHBRSTR\ \&=\ \string~(RCC\_AHBRSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01303}01303\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01304}01304\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01305}01305\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01306}01306\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01307}01307\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01308}01308\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ (RCC-\/>AHBRSTR\ |=\ (RCC\_AHBRSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01309}01309\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01310}01310\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ (RCC-\/>AHBRSTR\ \&=\ \string~(RCC\_AHBRSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01311}01311\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01312}01312\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01313}01313\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01314}01314\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01315}01315\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01316}01316\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01317}01317\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01318}01318\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01319}01319\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHBRSTR\ |=\ (RCC\_AHBRSTR\_TSCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01320}01320\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01321}01321\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_RELEASE\_RESET()\ \ \ (RCC-\/>AHBRSTR\ \&=\ \string~(RCC\_AHBRSTR\_TSCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01322}01322\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01323}01323\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01324}01324\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01325}01325\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01326}01326\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01327}01327\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01330}01330\ \textcolor{preprocessor}{\#if\ defined(STM32F030x8)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01331}01331\ \textcolor{preprocessor}{\ ||\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F070x6)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01332}01332\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01333}01333\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01334}01334\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01335}01335\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01336}01336\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USART2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01337}01337\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01338}01338\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01339}01339\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USART2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01340}01340\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01341}01341\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01342}01342\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x8\ ||\ STM32F042x6\ ||\ STM32F048xx\ ||\ STM32F070x6\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01343}01343\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01344}01344\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01345}01345\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01346}01346\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01347}01347\ \textcolor{preprocessor}{\#if\ defined(STM32F031x6)\ ||\ defined(STM32F038xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01348}01348\ \textcolor{preprocessor}{\ ||\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01349}01349\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01350}01350\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01351}01351\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01352}01352\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01353}01353\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01354}01354\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01355}01355\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01356}01356\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01357}01357\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F031x6\ ||\ STM32F038xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01358}01358\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01359}01359\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01360}01360\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01361}01361\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01362}01362\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01363}01363\ \textcolor{preprocessor}{\#if\ defined(STM32F030x8)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01364}01364\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01365}01365\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01366}01366\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01367}01367\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01368}01368\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01369}01369\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01370}01370\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01371}01371\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01372}01372\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01373}01373\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01374}01374\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x8\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01375}01375\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01376}01376\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01377}01377\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01378}01378\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01379}01379\ \textcolor{preprocessor}{\#if\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01380}01380\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01381}01381\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01382}01382\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01383}01383\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01384}01384\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01385}01385\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01386}01386\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01387}01387\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01388}01388\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01389}01389\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01390}01390\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01391}01391\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01392}01392\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01393}01393\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01394}01394\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01395}01395\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01396}01396\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CECRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01397}01397\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01398}01398\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CECRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01399}01399\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01400}01400\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01401}01401\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01402}01402\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01403}01403\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01404}01404\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01405}01405\ \textcolor{preprocessor}{\#if\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01406}01406\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01407}01407\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01408}01408\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01409}01409\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01410}01410\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01411}01411\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01412}01412\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01413}01413\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01414}01414\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01415}01415\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01416}01416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01417}01417\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01418}01418\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01419}01419\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F070x6)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01420}01420\ \textcolor{preprocessor}{\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01421}01421\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01422}01422\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USBRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01423}01423\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01424}01424\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USBRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01425}01425\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01426}01426\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ STM32F070x6\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01427}01427\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01428}01428\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01429}01429\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F072xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01430}01430\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01431}01431\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01432}01432\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CANRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01433}01433\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01434}01434\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CANRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01435}01435\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01436}01436\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ STM32F072xB\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01437}01437\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01438}01438\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01439}01439\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01440}01440\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01441}01441\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CRSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01442}01442\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01443}01443\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CRSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01444}01444\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01445}01445\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01446}01446\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01447}01447\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01448}01448\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01449}01449\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01450}01450\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01451}01451\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01452}01452\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01453}01453\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01454}01454\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01455}01455\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01458}01458\ \textcolor{preprocessor}{\#if\ defined(STM32F030x8)\ ||\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F070x6)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01459}01459\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01460}01460\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01461}01461\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01462}01462\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01463}01463\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM15RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01464}01464\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01465}01465\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM15RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01466}01466\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01467}01467\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x8\ ||\ STM32F042x6\ ||\ STM32F048xx\ ||\ STM32F070x6\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01468}01468\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01469}01469\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01470}01470\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01471}01471\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01472}01472\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01473}01473\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01474}01474\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_USART6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01475}01475\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01476}01476\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_USART6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01477}01477\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01478}01478\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01479}01479\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01480}01480\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01481}01481\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01482}01482\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART7\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_USART7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01483}01483\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART8\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_USART8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01484}01484\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01485}01485\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART7\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_USART7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01486}01486\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART8\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_USART8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01487}01487\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01488}01488\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01489}01489\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01503}01503\ \textcolor{preprocessor}{\#if\ defined(GPIOD)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01504}01504\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01505}01505\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_GPIODEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01506}01506\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_GPIODEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01507}01507\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01508}01508\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01509}01509\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01510}01510\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01511}01511\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01512}01512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_GPIOEEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01513}01513\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_GPIOEEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01514}01514\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01515}01515\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01516}01516\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01517}01517\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01518}01518\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01519}01519\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01520}01520\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01521}01521\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01522}01522\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_TSCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01523}01523\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TSC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_TSCEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01524}01524\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01525}01525\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01526}01526\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01527}01527\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01528}01528\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01529}01529\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01530}01530\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01531}01531\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01532}01532\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_DMA2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01533}01533\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_DMA2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01534}01534\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01535}01535\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01536}01536\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01539}01539\ \textcolor{preprocessor}{\#if\ defined(STM32F030x8)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01540}01540\ \textcolor{preprocessor}{\ ||\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F070x6)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01541}01541\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01542}01542\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01543}01543\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01544}01544\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01545}01545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01546}01546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01547}01547\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01548}01548\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x8\ ||\ STM32F042x6\ ||\ STM32F048xx\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01549}01549\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ STM32F070x6\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01550}01550\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01551}01551\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01552}01552\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01553}01553\ \textcolor{preprocessor}{\#if\ defined(STM32F030x8)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01554}01554\ \textcolor{preprocessor}{\ ||\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01555}01555\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01556}01556\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01557}01557\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01558}01558\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01559}01559\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01560}01560\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01561}01561\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01562}01562\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x8\ ||\ STM32F042x6\ ||\ STM32F048xx\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01563}01563\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01564}01564\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01565}01565\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01566}01566\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01567}01567\ \textcolor{preprocessor}{\#if\ defined(STM32F031x6)\ ||\ defined(STM32F038xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01568}01568\ \textcolor{preprocessor}{\ ||\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01569}01569\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01570}01570\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01571}01571\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01572}01572\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01573}01573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01574}01574\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01575}01575\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01576}01576\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F031x6\ ||\ STM32F038xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01577}01577\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01578}01578\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01579}01579\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01580}01580\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01581}01581\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01582}01582\ \textcolor{preprocessor}{\#if\ defined(STM32F030x8)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01583}01583\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01584}01584\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01585}01585\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01586}01586\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01587}01587\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01588}01588\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01589}01589\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01590}01590\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01591}01591\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01592}01592\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x8\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01593}01593\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01594}01594\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01595}01595\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01596}01596\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01597}01597\ \textcolor{preprocessor}{\#if\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01598}01598\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01599}01599\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01600}01600\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01601}01601\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DAC1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01602}01602\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DAC1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01603}01603\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01604}01604\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01605}01605\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01606}01606\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01607}01607\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01608}01608\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01609}01609\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01610}01610\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01611}01611\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01612}01612\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01613}01613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CECEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01614}01614\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CECEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01615}01615\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01616}01616\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01617}01617\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01618}01618\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01619}01619\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01620}01620\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01621}01621\ \textcolor{preprocessor}{\#if\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01622}01622\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01623}01623\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01624}01624\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01625}01625\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01626}01626\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01627}01627\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01628}01628\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01629}01629\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01630}01630\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01631}01631\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01632}01632\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01633}01633\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01634}01634\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F070x6)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01635}01635\ \textcolor{preprocessor}{\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01636}01636\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01637}01637\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USBEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01638}01638\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USBEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01639}01639\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01640}01640\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ STM32F070x6\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01641}01641\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01642}01642\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01643}01643\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F072xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01644}01644\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01645}01645\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01646}01646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01647}01647\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01648}01648\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01649}01649\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ STM32F072xB\ \ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01650}01650\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01651}01651\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01652}01652\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01653}01653\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01654}01654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CRSEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01655}01655\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CRSEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01656}01656\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01657}01657\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01658}01658\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01659}01659\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01660}01660\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01661}01661\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART5EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01662}01662\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART5EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01663}01663\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01664}01664\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01665}01665\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01668}01668\ \textcolor{preprocessor}{\#if\ defined(STM32F030x8)\ ||\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\ ||\ defined(STM32F070x6)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01669}01669\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01670}01670\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\ ||\ defined(STM32F070xB)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01671}01671\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01672}01672\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01673}01673\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM15EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01674}01674\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM15EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01675}01675\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01676}01676\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F030x8\ ||\ STM32F042x6\ ||\ STM32F048xx\ ||\ STM32F070x6\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01677}01677\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01678}01678\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F070xB\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01679}01679\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01680}01680\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01681}01681\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)\ ||\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01682}01682\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01683}01683\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_USART6EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01684}01684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_USART6EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01685}01685\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01686}01686\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ ||\ STM32F030xC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01687}01687\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01688}01688\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01689}01689\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01690}01690\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART7\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_USART7EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01691}01691\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART8\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_USART8EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01692}01692\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART7\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_USART7EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01693}01693\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART8\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_USART8EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01694}01694\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01695}01695\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01713}01713\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01714}01714\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01715}01715\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI48\_ENABLE()\ \ SET\_BIT(RCC-\/>CR2,\ RCC\_CR2\_HSI48ON)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01716}01716\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI48\_DISABLE()\ CLEAR\_BIT(RCC-\/>CR2,\ RCC\_CR2\_HSI48ON)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01717}01717\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01723}01723\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_HSI48\_STATE()\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01724}01724\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((uint32\_t)(READ\_BIT(RCC-\/>CR2,\ RCC\_CR2\_HSI48ON))\ !=\ RESET)\ ?\ RCC\_HSI48\_ON\ :\ RCC\_HSI48\_OFF)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01725}01725\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01726}01726\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01727}01727\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01735}01735\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01736}01736\ \textcolor{preprocessor}{\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01737}01737\ \textcolor{preprocessor}{\ ||\ defined(STM32F070x6)\ ||\ defined(STM32F070xB)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01738}01738\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01749}01749\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CONFIG(\_\_USBCLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01750}01750\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR3,\ RCC\_CFGR3\_USBSW,\ (uint32\_t)(\_\_USBCLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01751}01751\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01761}01761\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USB\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CFGR3,\ RCC\_CFGR3\_USBSW)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01762}01762\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01763}01763\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01764}01764\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01765}01765\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F070x6\ ||\ STM32F070xB\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01766}01766\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01767}01767\ \textcolor{preprocessor}{\#if\ defined(STM32F042x6)\ ||\ defined(STM32F048xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01768}01768\ \textcolor{preprocessor}{\ ||\ defined(STM32F051x8)\ ||\ defined(STM32F058xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01769}01769\ \textcolor{preprocessor}{\ ||\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01770}01770\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01771}01771\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01778}01778\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CONFIG(\_\_CECCLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01779}01779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR3,\ RCC\_CFGR3\_CECSW,\ (uint32\_t)(\_\_CECCLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01780}01780\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01786}01786\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CEC\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CFGR3,\ RCC\_CFGR3\_CECSW)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01787}01787\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01788}01788\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F042x6\ ||\ STM32F048xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01789}01789\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F051x8\ ||\ STM32F058xx\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01790}01790\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01791}01791\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ STM32F091xC\ ||\ defined(STM32F098xx)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01792}01792\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01793}01793\ \textcolor{preprocessor}{\#if\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01794}01794\ \textcolor{preprocessor}{\ ||\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01803}01803\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CONFIG(\_\_USART2CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01804}01804\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR3,\ RCC\_CFGR3\_USART2SW,\ (uint32\_t)(\_\_USART2CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01805}01805\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01813}01813\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART2\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CFGR3,\ RCC\_CFGR3\_USART2SW)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01814}01814\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F071xB\ ||\ STM32F072xB\ ||\ STM32F078xx\ ||\ STM32F091xC\ ||\ STM32F098xx*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01815}01815\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01816}01816\ \textcolor{preprocessor}{\#if\ defined(STM32F091xC)\ ||\ defined(STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01825}01825\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CONFIG(\_\_USART3CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01826}01826\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR3,\ RCC\_CFGR3\_USART3SW,\ (uint32\_t)(\_\_USART3CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01827}01827\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01835}01835\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART3\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CFGR3,\ RCC\_CFGR3\_USART3SW)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01836}01836\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01837}01837\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F091xC\ ||\ STM32F098xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01856}\mbox{\hyperlink{group___r_c_c_ex___l_s_e___configuration_ga9e21c193560567cfc3f908d733d9b19b}{01856}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSEDRIVE\_CONFIG(\_\_RCC\_LSEDRIVE\_\_)\ (MODIFY\_REG(RCC-\/>BDCR,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01857}01857\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV,\ (uint32\_t)(\_\_RCC\_LSEDRIVE\_\_)\ ))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01858}01858\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01863}01863\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01864}01864\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01868}01868\ \textcolor{comment}{/*\ Interrupt\ \&\ Flag\ management\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01869}01869\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01880}01880\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_ENABLE\_IT(\_\_INTERRUPT\_\_)\ \ \ SET\_BIT(CRS-\/>CR,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01881}01881\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01892}01892\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_DISABLE\_IT(\_\_INTERRUPT\_\_)\ \ CLEAR\_BIT(CRS-\/>CR,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01893}01893\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01903}01903\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_GET\_IT\_SOURCE(\_\_INTERRUPT\_\_)\ \ ((READ\_BIT(CRS-\/>CR,\ (\_\_INTERRUPT\_\_))\ !=\ RESET)\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01904}01904\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01916}01916\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLEAR\_IT(\_\_INTERRUPT\_\_)\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01917}01917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if(((\_\_INTERRUPT\_\_)\ \&\ RCC\_CRS\_IT\_ERROR\_MASK)\ !=\ RESET)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01918}01918\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01919}01919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ CRS\_ICR\_ERRC\ |\ ((\_\_INTERRUPT\_\_)\ \&\ \string~RCC\_CRS\_IT\_ERROR\_MASK));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01920}01920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01921}01921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01922}01922\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01923}01923\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ (\_\_INTERRUPT\_\_));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01924}01924\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01925}01925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01926}01926\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01940}01940\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_GET\_FLAG(\_\_FLAG\_\_)\ \ (READ\_BIT(CRS-\/>ISR,\ (\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01941}01941\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01956}01956\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLEAR\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01957}01957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if(((\_\_FLAG\_\_)\ \&\ RCC\_CRS\_FLAG\_ERROR\_MASK)\ !=\ RESET)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01958}01958\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01959}01959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ CRS\_ICR\_ERRC\ |\ ((\_\_FLAG\_\_)\ \&\ \string~RCC\_CRS\_FLAG\_ERROR\_MASK));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01960}01960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01961}01961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01962}01962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01963}01963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ (\_\_FLAG\_\_));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01964}01964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01965}01965\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01966}01966\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01979}01979\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_ENABLE()\ \ SET\_BIT(CRS-\/>CR,\ CRS\_CR\_CEN)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01980}01980\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01985}01985\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_DISABLE()\ CLEAR\_BIT(CRS-\/>CR,\ CRS\_CR\_CEN)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01986}01986\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01992}01992\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_ENABLE()\ \ \ \ \ SET\_BIT(CRS-\/>CR,\ CRS\_CR\_AUTOTRIMEN)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01993}01993\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01998}01998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_DISABLE()\ \ \ \ CLEAR\_BIT(CRS-\/>CR,\ CRS\_CR\_AUTOTRIMEN)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l01999}01999\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02010}02010\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_RELOADVALUE\_CALCULATE(\_\_FTARGET\_\_,\ \_\_FSYNC\_\_)\ \ (((\_\_FTARGET\_\_)\ /\ (\_\_FSYNC\_\_))\ -\/\ 1U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02011}02011\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02016}02016\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02017}02017\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02022}02022\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02031}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{02031}}\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02032}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{02032}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02033}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{02033}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\_RCCEx\_GetPeriphCLKFreq}}(uint32\_t\ PeriphClk);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02034}02034\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02039}02039\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02040}02040\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02045}02045\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRSConfig(RCC\_CRSInitTypeDef\ *pInit);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02046}02046\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRSSoftwareSynchronizationGenerate(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02047}02047\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRSGetSynchronizationInfo(RCC\_CRSSynchroInfoTypeDef\ *pSynchroInfo);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02048}02048\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRSWaitSynchronization(uint32\_t\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02049}02049\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02050}02050\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_SyncOkCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02051}02051\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_SyncWarnCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02052}02052\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_ExpectedSyncCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02053}02053\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_ErrorCallback(uint32\_t\ Error);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02054}02054\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02059}02059\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02060}02060\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02077}02077\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02078}02078\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02079}02079\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02080}02080\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02081}02081\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F0xx\_HAL\_RCC\_EX\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc__ex_8h_source_l02082}02082\ }

\end{DoxyCode}
