Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1137
design__instance__area,18926
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00045454344945028424
power__switching__total,0.00008241786417784169
power__leakage__total,8.510201041644905E-7
power__total,0.0005378123023547232
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.284640791216004
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.31365869123131396
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10489026610825408
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.246528027192472
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.104890
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.664757
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.33142003968159245
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.40483659237461056
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5966460827611336
timing__setup__ws__corner:nom_slow_1p08V_125C,14.527446323768354
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.596646
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.681831
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.30417794144439353
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.3503051003980261
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28435832271497496
timing__setup__ws__corner:nom_typ_1p20V_25C,14.981749598293543
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.284358
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.566475
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.284640791216004
clock__skew__worst_setup,0.31365869123131396
timing__hold__ws,0.10489026610825408
timing__setup__ws,14.527446323768354
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104890
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.681831
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1137
design__instance__area__stdcell,18926
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.65394
design__instance__utilization__stdcell,0.65394
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,35
design__instance__area__class:inverter,192.326
design__instance__count__class:sequential_cell,153
design__instance__area__class:sequential_cell,7217.68
design__instance__count__class:multi_input_combinational_cell,550
design__instance__area__class:multi_input_combinational_cell,5766.16
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,342
design__instance__area__class:timing_repair_buffer,5259.95
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,31716.8
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,284
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1302
route__net__special,2
route__drc_errors__iter:0,629
route__wirelength__iter:0,33423
route__drc_errors__iter:1,241
route__wirelength__iter:1,33237
route__drc_errors__iter:2,200
route__wirelength__iter:2,33204
route__drc_errors__iter:3,14
route__wirelength__iter:3,33013
route__drc_errors__iter:4,0
route__wirelength__iter:4,33004
route__drc_errors,0
route__wirelength,33004
route__vias,6832
route__vias__singlecut,6832
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,422.97
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,146
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,146
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,146
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,146
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000135529
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000014046
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000512198
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000014046
design_powergrid__voltage__worst,0.000014046
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.000014046
design_powergrid__drop__worst__net:VPWR,0.0000135529
design_powergrid__voltage__worst__net:VGND,0.000014046
design_powergrid__drop__worst__net:VGND,0.000014046
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000006219999999999999739709079238370037501226761378347873687744140625
ir__drop__worst,0.000013600000000000000231607268086353457192672067321836948394775390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
