--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml DualVGA.twx DualVGA.ncd -o DualVGA.twr DualVGA.pcf -ucf
DualVGA.ucf

Design file:              DualVGA.ncd
Physical constraint file: DualVGA.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Blue<1>     |         7.970(R)|      SLOW  |         4.204(R)|      FAST  |Clock_BUFGP       |   0.000|
Blue<2>     |         8.131(R)|      SLOW  |         4.301(R)|      FAST  |Clock_BUFGP       |   0.000|
Green<0>    |         7.725(R)|      SLOW  |         4.079(R)|      FAST  |Clock_BUFGP       |   0.000|
Green<1>    |         7.751(R)|      SLOW  |         4.113(R)|      FAST  |Clock_BUFGP       |   0.000|
Green<2>    |         8.248(R)|      SLOW  |         4.447(R)|      FAST  |Clock_BUFGP       |   0.000|
HSync       |         9.005(R)|      SLOW  |         4.417(R)|      FAST  |Clock_BUFGP       |   0.000|
Red<0>      |         8.056(R)|      SLOW  |         4.308(R)|      FAST  |Clock_BUFGP       |   0.000|
Red<1>      |         7.895(R)|      SLOW  |         4.211(R)|      FAST  |Clock_BUFGP       |   0.000|
Red<2>      |         8.420(R)|      SLOW  |         4.490(R)|      FAST  |Clock_BUFGP       |   0.000|
SeeSync<0>  |        10.688(R)|      SLOW  |         5.555(R)|      FAST  |Clock_BUFGP       |   0.000|
SeeSync<1>  |        10.356(R)|      SLOW  |         4.900(R)|      FAST  |Clock_BUFGP       |   0.000|
VSync       |        11.681(R)|      SLOW  |         5.743(R)|      FAST  |Clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    9.081|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 14 14:36:08 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 248 MB



