# PPU Memory Map

| Address range | Size    | Device                                |
| ------------- | ------- | ------------------------------------- |
| `$0000-$1FFF` | `$2000` | ğŸ•Šï¸ Pattern tables 0 and 1 (mapper)    |
| `$2000-$2FFF` | `$1000` | ğŸï¸ Name tables 0 to 3 (VRAM + mirror) |
| `$3000-$3EFF` | `$0F00` | ğŸš½ Mirrors of `$2000-$2EFF`           |
| `$3F00-$3F1F` | `$0020` | ğŸ¨ Palette RAM                        |
| `$3F20-$3FFF` | `$00E0` | ğŸš½ Mirrors of `$3F00-$3F1F`           |

#### PPU memory chips

- ğŸ VRAM (`2` KiB)
- ğŸ Palette RAM (`32` bytes)
- ğŸ OAM RAM (`256` bytes)

#### Definitions

- ğŸ•Šï¸ **Pattern tables**: Contain **tiles**, stored in ğŸ‘¾ `<CHR-ROM>` or ğŸ‘¾ `<CHR-RAM>` (inside the ğŸ’¾ cartridge, handled by the ğŸ—œï¸ mapper).
- ğŸï¸ **Name tables**: Contain **tile indexes** for _backgrounds_, stored in ğŸ `<VRAM>`.
  - ğŸ–ï¸ **Attribute tables**: Contain **palette indexes** for _backgrounds_, stored at the end of each _name table_.
- ğŸ¨ **Palettes**: Contain **colors**, stored in ğŸ `<Palette RAM>`.
- ğŸ›¸ **OAM**: Contains **sprites**, stored in ğŸ `<OAM RAM>`.
