// Seed: 3883900589
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  assign id_5 = 1;
  type_9(
      1, {1'h0, id_2 + 1}
  );
  always @(posedge id_1) begin
    id_5 <= 1 ? 1 - 1 : id_3;
    id_4 = id_3;
    if (1) begin
      id_5 <= 1;
      id_3 <= #1 id_3;
      id_4 <= id_2 != id_6;
    end else id_3 = 1;
  end
  logic id_6, id_7;
  logic id_8;
  assign id_7 = id_6;
endmodule
