-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity eclair_forward_layer_1_1_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_val : IN STD_LOGIC_VECTOR (15 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53 : OUT STD_LOGIC_VECTOR (2 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53_ap_vld : OUT STD_LOGIC;
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52 : OUT STD_LOGIC_VECTOR (7 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52_ap_vld : OUT STD_LOGIC;
    LUT_B0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    LUT_B0_ce0 : OUT STD_LOGIC;
    LUT_B0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    LUT_B1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    LUT_B1_ce0 : OUT STD_LOGIC;
    LUT_B1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
    LUT_B2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    LUT_B2_ce0 : OUT STD_LOGIC;
    LUT_B2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
    LUT_B3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    LUT_B3_ce0 : OUT STD_LOGIC;
    LUT_B3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce0 : OUT STD_LOGIC;
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce1 : OUT STD_LOGIC;
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce0 : OUT STD_LOGIC;
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce1 : OUT STD_LOGIC;
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce0 : OUT STD_LOGIC;
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce1 : OUT STD_LOGIC;
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce0 : OUT STD_LOGIC;
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce1 : OUT STD_LOGIC;
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of eclair_forward_layer_1_1_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv17_800 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv16_13FF : STD_LOGIC_VECTOR (15 downto 0) := "0001001111111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv16_400 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_80000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000010000000000000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_2_fu_420_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1392 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_1_fu_488_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_1_reg_1397 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln12_1_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_1_reg_1402 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_2_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_2_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_4_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_4_reg_1412 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_5_fu_618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_5_reg_1418 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_663_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1423 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln25_fu_719_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln25_reg_1428 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln19_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln19_reg_1433 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_fu_847_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_reg_1438 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_fu_877_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_reg_1444 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln19_fu_896_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln19_reg_1451 : STD_LOGIC_VECTOR (1 downto 0);
    signal b1_reg_1499 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal b2_reg_1504 : STD_LOGIC_VECTOR (9 downto 0);
    signal b3_reg_1509 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_reg_1559 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_17_fu_1108_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_1594 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln75_1_fu_1164_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fu_1370_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal zext_ln69_fu_1004_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_fu_908_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln75_fu_1029_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln75_1_fu_1050_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln75_2_fu_1101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ui_fu_984_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B0_ce0_local : STD_LOGIC;
    signal LUT_B1_ce0_local : STD_LOGIC;
    signal LUT_B2_ce0_local : STD_LOGIC;
    signal LUT_B3_ce0_local : STD_LOGIC;
    signal eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce0_local : STD_LOGIC;
    signal eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce1_local : STD_LOGIC;
    signal eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce0_local : STD_LOGIC;
    signal eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce1_local : STD_LOGIC;
    signal eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce0_local : STD_LOGIC;
    signal eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce1_local : STD_LOGIC;
    signal eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce0_local : STD_LOGIC;
    signal eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce1_local : STD_LOGIC;
    signal sext_ln12_fu_380_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln12_fu_384_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_390_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_1_fu_402_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln12_1_fu_398_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln12_2_fu_410_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln12_1_fu_414_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln12_fu_446_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_5_fu_464_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln12_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_438_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_fu_428_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln12_fu_484_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_494_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_522_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_538_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln12_3_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_514_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_1_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_1_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_2_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln12_fu_560_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_3_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln12_1_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_4_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln12_1_fu_580_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_5_fu_612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_3_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_2_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_6_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln12_2_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln12_2_fu_644_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_2_fu_656_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln24_fu_687_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_677_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln24_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln24_fu_697_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln24_fu_703_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ref_tmp_i_i_i_0_fu_711_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_723_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_731_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln25_fu_739_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln25_fu_747_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln25_1_fu_751_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln25_fu_755_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_761_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_773_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln19_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln15_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln19_fu_819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_1_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln19_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_1_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_fu_847_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_fu_847_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_fu_847_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_fu_847_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_fu_877_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_fu_877_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_900_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_919_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln48_1_fu_926_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln48_fu_916_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln48_fu_930_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln48_fu_936_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln48_fu_960_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_14_cast1_fu_942_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln48_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln48_1_fu_970_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_952_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln48_fu_976_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln75_fu_1016_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1021_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln75_1_fu_1037_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_22_fu_1042_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln75_2_fu_1058_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_16_fu_1071_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_1071_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_1108_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_1131_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_1131_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln75_1_fu_1164_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_19_fu_1170_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_fu_1170_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1361_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1378_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal trunc_ln75_fu_1226_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_27_fu_1242_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_fu_1229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln75_fu_1249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1219_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_fu_1255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_fu_1210_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln75_3_fu_1261_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln75_6_fu_1265_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_1235_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_1271_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln75_fu_1279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_1203_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln75_3_fu_1285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln75_2_fu_1291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln75_3_fu_1303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln75_1_fu_1309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln75_1_fu_1297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln75_4_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln75_4_fu_1327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_1_fu_1315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_2_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln75_2_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln75_fu_1339_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1361_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1370_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1378_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_sum_fu_1353_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal grp_fu_1361_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1370_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1378_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln75_1_fu_1164_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal u_fu_847_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_fu_847_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_fu_847_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_fu_847_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_fu_877_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_fu_877_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_fu_877_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_1071_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_1071_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_1071_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_1071_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_fu_1108_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_fu_1108_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_fu_1108_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_fu_1108_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_1131_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_1131_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_1131_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_1131_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_1170_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_1170_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_1170_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_1170_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component eclair_sparsemux_9_3_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component eclair_sparsemux_7_2_3_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (2 downto 0);
        def : IN STD_LOGIC_VECTOR (2 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component eclair_sparsemux_9_2_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component eclair_mul_16s_10ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component eclair_mac_muladd_16s_8ns_26s_26_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component eclair_mac_muladd_16s_10ns_26s_27_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component eclair_mac_muladd_16s_8ns_27s_27_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (26 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;



begin
    sparsemux_9_3_16_1_1_U28 : component eclair_sparsemux_9_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 16,
        CASE1 => "010",
        din1_WIDTH => 16,
        CASE2 => "001",
        din2_WIDTH => 16,
        CASE3 => "000",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_const_lv16_0,
        din1 => ap_const_lv16_400,
        din2 => u_fu_847_p6,
        din3 => u_fu_847_p8,
        def => u_fu_847_p9,
        sel => u_fu_847_p10,
        dout => u_fu_847_p11);

    sparsemux_7_2_3_1_1_U29 : component eclair_sparsemux_7_2_3_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 3,
        CASE1 => "01",
        din1_WIDTH => 3,
        CASE2 => "00",
        din2_WIDTH => 3,
        def_WIDTH => 3,
        sel_WIDTH => 2,
        dout_WIDTH => 3)
    port map (
        din0 => ap_const_lv3_0,
        din1 => ap_const_lv3_4,
        din2 => trunc_ln25_reg_1428,
        def => k_fu_877_p7,
        sel => k_fu_877_p8,
        dout => k_fu_877_p9);

    sparsemux_9_2_16_1_1_U30 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        CASE3 => "11",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_q0,
        din1 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_q0,
        din2 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_q0,
        din3 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_q0,
        def => tmp_16_fu_1071_p9,
        sel => trunc_ln19_reg_1451,
        dout => tmp_16_fu_1071_p11);

    sparsemux_9_2_16_1_1_U31 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_q1,
        din1 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_q1,
        din2 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_q1,
        din3 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_q1,
        def => tmp_17_fu_1108_p9,
        sel => trunc_ln19_reg_1451,
        dout => tmp_17_fu_1108_p11);

    sparsemux_9_2_16_1_1_U32 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_q0,
        din1 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_q0,
        din2 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_q0,
        din3 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_q0,
        def => tmp_18_fu_1131_p9,
        sel => trunc_ln19_reg_1451,
        dout => tmp_18_fu_1131_p11);

    mul_16s_10ns_26_1_1_U33 : component eclair_mul_16s_10ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => tmp_17_reg_1594,
        din1 => mul_ln75_1_fu_1164_p1,
        dout => mul_ln75_1_fu_1164_p2);

    sparsemux_9_2_16_1_1_U34 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_q0,
        din1 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_q0,
        din2 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_q0,
        din3 => eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_q0,
        def => tmp_19_fu_1170_p9,
        sel => trunc_ln19_reg_1451,
        dout => tmp_19_fu_1170_p11);

    mac_muladd_16s_8ns_26s_26_4_1_U35 : component eclair_mac_muladd_16s_8ns_26s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_16_fu_1071_p11,
        din1 => grp_fu_1361_p1,
        din2 => mul_ln75_1_fu_1164_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1361_p3);

    mac_muladd_16s_10ns_26s_27_4_1_U36 : component eclair_mac_muladd_16s_10ns_26s_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 26,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_18_fu_1131_p11,
        din1 => grp_fu_1370_p1,
        din2 => grp_fu_1361_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1370_p3);

    mac_muladd_16s_8ns_27s_27_4_1_U37 : component eclair_mac_muladd_16s_8ns_27s_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 27,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_19_fu_1170_p11,
        din1 => grp_fu_1378_p1,
        din2 => grp_fu_1370_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1378_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv16_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_return_preg <= o_sum_fu_1353_p3;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                and_ln12_1_reg_1402 <= and_ln12_1_fu_508_p2;
                and_ln12_4_reg_1412 <= and_ln12_4_fu_606_p2;
                icmp_ln12_2_reg_1407 <= icmp_ln12_2_fu_548_p2;
                t_1_reg_1397 <= t_1_fu_488_p2;
                tmp_2_reg_1392 <= add_ln12_1_fu_414_p2(28 downto 28);
                xor_ln12_5_reg_1418 <= xor_ln12_5_fu_618_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                and_ln19_reg_1433 <= and_ln19_fu_813_p2;
                tmp_10_reg_1423 <= t_2_fu_656_p3(15 downto 15);
                trunc_ln25_reg_1428 <= trunc_ln25_fu_719_p1;
                u_reg_1438 <= u_fu_847_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                b1_reg_1499 <= LUT_B1_q0;
                b2_reg_1504 <= LUT_B2_q0;
                b3_reg_1509 <= LUT_B3_q0;
                tmp_23_reg_1559 <= add_ln75_2_fu_1058_p2(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                k_reg_1444 <= k_fu_877_p9;
                trunc_ln19_reg_1451 <= trunc_ln19_fu_896_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                tmp_17_reg_1594 <= tmp_17_fu_1108_p11;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    LUT_B0_address0 <= zext_ln69_fu_1004_p1(8 - 1 downto 0);
    LUT_B0_ce0 <= LUT_B0_ce0_local;

    LUT_B0_ce0_local_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            LUT_B0_ce0_local <= ap_const_logic_1;
        else 
            LUT_B0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    LUT_B1_address0 <= zext_ln69_fu_1004_p1(8 - 1 downto 0);
    LUT_B1_ce0 <= LUT_B1_ce0_local;

    LUT_B1_ce0_local_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            LUT_B1_ce0_local <= ap_const_logic_1;
        else 
            LUT_B1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    LUT_B2_address0 <= zext_ln69_fu_1004_p1(8 - 1 downto 0);
    LUT_B2_ce0 <= LUT_B2_ce0_local;

    LUT_B2_ce0_local_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            LUT_B2_ce0_local <= ap_const_logic_1;
        else 
            LUT_B2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    LUT_B3_address0 <= zext_ln69_fu_1004_p1(8 - 1 downto 0);
    LUT_B3_ce0 <= LUT_B3_ce0_local;

    LUT_B3_ce0_local_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            LUT_B3_ce0_local <= ap_const_logic_1;
        else 
            LUT_B3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln12_1_fu_414_p2 <= std_logic_vector(signed(sext_ln12_1_fu_398_p1) + signed(sext_ln12_2_fu_410_p1));
    add_ln12_fu_384_p2 <= std_logic_vector(signed(sext_ln12_fu_380_p1) + signed(ap_const_lv17_800));
    add_ln24_fu_697_p2 <= std_logic_vector(unsigned(tmp_s_fu_677_p4) + unsigned(ap_const_lv6_1));
    add_ln48_1_fu_970_p2 <= std_logic_vector(unsigned(tmp_14_cast1_fu_942_p4) + unsigned(ap_const_lv8_1));
    add_ln48_fu_936_p2 <= std_logic_vector(unsigned(sub_ln48_fu_930_p2) + unsigned(ap_const_lv32_80000));
    add_ln75_1_fu_1037_p2 <= std_logic_vector(unsigned(k_reg_1444) + unsigned(ap_const_lv3_2));
    add_ln75_2_fu_1058_p2 <= std_logic_vector(unsigned(k_reg_1444) + unsigned(ap_const_lv3_3));
    add_ln75_6_fu_1265_p2 <= std_logic_vector(unsigned(trunc_ln2_fu_1210_p4) + unsigned(zext_ln75_3_fu_1261_p1));
    add_ln75_fu_1016_p2 <= std_logic_vector(unsigned(k_reg_1444) + unsigned(ap_const_lv3_1));
    and_ln12_1_fu_508_p2 <= (xor_ln12_fu_502_p2 and tmp_4_fu_456_p3);
    and_ln12_2_fu_574_p2 <= (xor_ln12_1_fu_568_p2 and icmp_ln12_1_fu_532_p2);
    and_ln12_3_fu_624_p2 <= (icmp_ln12_2_reg_1407 and and_ln12_1_reg_1402);
    and_ln12_4_fu_606_p2 <= (xor_ln12_4_fu_600_p2 and or_ln12_1_fu_594_p2);
    and_ln12_5_fu_612_p2 <= (tmp_6_fu_494_p3 and select_ln12_1_fu_580_p3);
    and_ln12_6_fu_639_p2 <= (xor_ln12_5_reg_1418 and empty_fu_634_p2);
    and_ln12_fu_478_p2 <= (tmp_3_fu_438_p3 and or_ln12_fu_472_p2);
    and_ln19_fu_813_p2 <= (xor_ln15_fu_807_p2 and icmp_ln19_fu_671_p2);
    and_ln25_1_fu_831_p2 <= (xor_ln25_1_fu_793_p2 and xor_ln19_fu_825_p2);
    and_ln25_fu_787_p2 <= (xor_ln25_fu_781_p2 and tmp_13_fu_773_p3);
    and_ln75_1_fu_1315_p2 <= (xor_ln75_1_fu_1297_p2 and or_ln75_1_fu_1309_p2);
    and_ln75_2_fu_1333_p2 <= (xor_ln75_4_fu_1327_p2 and tmp_24_fu_1203_p3);
    and_ln75_fu_1255_p2 <= (tmp_25_fu_1219_p3 and or_ln75_fu_1249_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_CS_fsm_state9, o_sum_fu_1353_p3, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_return <= o_sum_fu_1353_p3;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53 <= k_fu_877_p9;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53_ap_vld <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52 <= ui_fu_984_p3;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52_ap_vld <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address0 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address0_local;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address0_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, zext_ln46_fu_908_p1, zext_ln75_1_fu_1050_p1, zext_ln75_2_fu_1101_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address0_local <= zext_ln75_2_fu_1101_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address0_local <= zext_ln75_1_fu_1050_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address0_local <= zext_ln46_fu_908_p1(1 - 1 downto 0);
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address0_local <= "X";
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address1 <= zext_ln75_fu_1029_p1(1 - 1 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce0 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce0_local;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce0_local <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce1 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce1_local;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce1_local_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce1_local <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address0 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address0_local;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address0_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, zext_ln46_fu_908_p1, zext_ln75_1_fu_1050_p1, zext_ln75_2_fu_1101_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address0_local <= zext_ln75_2_fu_1101_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address0_local <= zext_ln75_1_fu_1050_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address0_local <= zext_ln46_fu_908_p1(1 - 1 downto 0);
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address0_local <= "X";
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address1 <= zext_ln75_fu_1029_p1(1 - 1 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce0 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce0_local;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce0_local <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce1 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce1_local;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce1_local_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce1_local <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address0 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address0_local;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address0_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, zext_ln46_fu_908_p1, zext_ln75_1_fu_1050_p1, zext_ln75_2_fu_1101_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address0_local <= zext_ln75_2_fu_1101_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address0_local <= zext_ln75_1_fu_1050_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address0_local <= zext_ln46_fu_908_p1(1 - 1 downto 0);
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address0_local <= "X";
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address1 <= zext_ln75_fu_1029_p1(1 - 1 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce0 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce0_local;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce0_local <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce1 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce1_local;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce1_local_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce1_local <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address0 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address0_local;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address0_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, zext_ln46_fu_908_p1, zext_ln75_1_fu_1050_p1, zext_ln75_2_fu_1101_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address0_local <= zext_ln75_2_fu_1101_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address0_local <= zext_ln75_1_fu_1050_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address0_local <= zext_ln46_fu_908_p1(1 - 1 downto 0);
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address0_local <= "X";
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address1 <= zext_ln75_fu_1029_p1(1 - 1 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce0 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce0_local;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce0_local <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce1 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce1_local;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce1_local_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce1_local <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_634_p2 <= (xor_ln12_2_fu_628_p2 and tmp_2_reg_1392);
    grp_fu_1361_p1 <= grp_fu_1361_p10(8 - 1 downto 0);
    grp_fu_1361_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LUT_B0_q0),24));
    grp_fu_1370_p1 <= grp_fu_1370_p10(10 - 1 downto 0);
    grp_fu_1370_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b2_reg_1504),26));
    grp_fu_1378_p1 <= grp_fu_1378_p10(8 - 1 downto 0);
    grp_fu_1378_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b3_reg_1509),24));
    icmp_ln12_1_fu_532_p2 <= "1" when (tmp_7_fu_522_p4 = ap_const_lv2_3) else "0";
    icmp_ln12_2_fu_548_p2 <= "1" when (tmp_8_fu_538_p4 = ap_const_lv3_7) else "0";
    icmp_ln12_3_fu_554_p2 <= "1" when (tmp_8_fu_538_p4 = ap_const_lv3_0) else "0";
    icmp_ln12_fu_450_p2 <= "0" when (trunc_ln12_fu_446_p1 = ap_const_lv9_0) else "1";
    icmp_ln19_fu_671_p2 <= "1" when (signed(t_2_fu_656_p3) > signed(ap_const_lv16_13FF)) else "0";
    icmp_ln24_fu_691_p2 <= "0" when (trunc_ln24_fu_687_p1 = ap_const_lv10_0) else "1";
    icmp_ln48_fu_964_p2 <= "0" when (trunc_ln48_fu_960_p1 = ap_const_lv20_0) else "1";
    icmp_ln75_fu_1229_p2 <= "0" when (trunc_ln75_fu_1226_p1 = ap_const_lv9_0) else "1";
    k_fu_877_p7 <= "XXX";
    k_fu_877_p8 <= (tmp_10_reg_1423 & and_ln19_reg_1433);
    mul_ln75_1_fu_1164_p1 <= mul_ln75_1_fu_1164_p10(10 - 1 downto 0);
    mul_ln75_1_fu_1164_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b1_reg_1499),26));
    o_sum_fu_1353_p3 <= 
        select_ln75_fu_1339_p3 when (or_ln75_2_fu_1347_p2(0) = '1') else 
        add_ln75_6_fu_1265_p2;
    or_ln12_1_fu_594_p2 <= (xor_ln12_3_fu_588_p2 or tmp_6_fu_494_p3);
    or_ln12_2_fu_651_p2 <= (and_ln12_6_fu_639_p2 or and_ln12_4_reg_1412);
    or_ln12_fu_472_p2 <= (tmp_5_fu_464_p3 or icmp_ln12_fu_450_p2);
    or_ln19_fu_819_p2 <= (tmp_10_fu_663_p3 or icmp_ln19_fu_671_p2);
    or_ln75_1_fu_1309_p2 <= (xor_ln75_3_fu_1303_p2 or tmp_28_fu_1271_p3);
    or_ln75_2_fu_1347_p2 <= (and_ln75_2_fu_1333_p2 or and_ln75_1_fu_1315_p2);
    or_ln75_3_fu_1285_p2 <= (xor_ln75_fu_1279_p2 or tmp_28_fu_1271_p3);
    or_ln75_4_fu_1321_p2 <= (tmp_28_fu_1271_p3 or tmp_26_fu_1235_p3);
    or_ln75_fu_1249_p2 <= (tmp_27_fu_1242_p3 or icmp_ln75_fu_1229_p2);
    ref_tmp_i_i_i_0_fu_711_p3 <= 
        select_ln24_fu_703_p3 when (tmp_10_fu_663_p3(0) = '1') else 
        tmp_s_fu_677_p4;
    select_ln12_1_fu_580_p3 <= 
        and_ln12_2_fu_574_p2 when (and_ln12_1_fu_508_p2(0) = '1') else 
        icmp_ln12_2_fu_548_p2;
    select_ln12_2_fu_644_p3 <= 
        ap_const_lv16_7FFF when (and_ln12_4_reg_1412(0) = '1') else 
        ap_const_lv16_8000;
    select_ln12_fu_560_p3 <= 
        icmp_ln12_2_fu_548_p2 when (and_ln12_1_fu_508_p2(0) = '1') else 
        icmp_ln12_3_fu_554_p2;
    select_ln24_fu_703_p3 <= 
        add_ln24_fu_697_p2 when (icmp_ln24_fu_691_p2(0) = '1') else 
        tmp_s_fu_677_p4;
    select_ln25_fu_739_p3 <= 
        ap_const_lv16_8000 when (tmp_11_fu_723_p3(0) = '1') else 
        shl_ln_fu_731_p3;
    select_ln48_fu_976_p3 <= 
        add_ln48_1_fu_970_p2 when (icmp_ln48_fu_964_p2(0) = '1') else 
        tmp_14_cast1_fu_942_p4;
    select_ln75_fu_1339_p3 <= 
        ap_const_lv16_7FFF when (and_ln75_1_fu_1315_p2(0) = '1') else 
        ap_const_lv16_8000;
        sext_ln12_1_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_390_p3),29));

        sext_ln12_2_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_402_p3),29));

        sext_ln12_fu_380_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_val),17));

        sext_ln48_1_fu_926_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_fu_919_p3),32));

        sext_ln48_fu_916_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(u_reg_1438),32));

    shl_ln_fu_731_p3 <= (ref_tmp_i_i_i_0_fu_711_p3 & ap_const_lv10_0);
    sub_ln25_fu_755_p2 <= std_logic_vector(unsigned(zext_ln25_fu_747_p1) - unsigned(zext_ln25_1_fu_751_p1));
    sub_ln48_fu_930_p2 <= std_logic_vector(signed(sext_ln48_1_fu_926_p1) - signed(sext_ln48_fu_916_p1));
    t_1_fu_488_p2 <= std_logic_vector(unsigned(t_fu_428_p4) + unsigned(zext_ln12_fu_484_p1));
    t_2_fu_656_p3 <= 
        select_ln12_2_fu_644_p3 when (or_ln12_2_fu_651_p2(0) = '1') else 
        t_1_reg_1397;
    t_fu_428_p4 <= add_ln12_1_fu_414_p2(25 downto 10);
    tmp_10_fu_663_p3 <= t_2_fu_656_p3(15 downto 15);
    tmp_11_fu_723_p3 <= ref_tmp_i_i_i_0_fu_711_p3(5 downto 5);
    tmp_12_fu_761_p3 <= sub_ln25_fu_755_p2(16 downto 16);
    tmp_13_fu_773_p3 <= sub_ln25_fu_755_p2(15 downto 15);
    tmp_14_cast1_fu_942_p4 <= add_ln48_fu_936_p2(27 downto 20);
    tmp_14_fu_900_p3 <= k_fu_877_p9(2 downto 2);
    tmp_15_fu_919_p3 <= (u_reg_1438 & ap_const_lv15_0);
    tmp_16_fu_1071_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_17_fu_1108_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_18_fu_1131_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_19_fu_1170_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_1_fu_402_p3 <= (add_ln12_fu_384_p2 & ap_const_lv8_0);
    tmp_20_fu_952_p3 <= add_ln48_fu_936_p2(31 downto 31);
    tmp_21_fu_1021_p3 <= add_ln75_fu_1016_p2(2 downto 2);
    tmp_22_fu_1042_p3 <= add_ln75_1_fu_1037_p2(2 downto 2);
    tmp_24_fu_1203_p3 <= grp_fu_1378_p3(26 downto 26);
    tmp_25_fu_1219_p3 <= grp_fu_1378_p3(9 downto 9);
    tmp_26_fu_1235_p3 <= grp_fu_1378_p3(25 downto 25);
    tmp_27_fu_1242_p3 <= grp_fu_1378_p3(10 downto 10);
    tmp_28_fu_1271_p3 <= add_ln75_6_fu_1265_p2(15 downto 15);
    tmp_2_fu_420_p3 <= add_ln12_1_fu_414_p2(28 downto 28);
    tmp_3_fu_438_p3 <= add_ln12_1_fu_414_p2(9 downto 9);
    tmp_4_fu_456_p3 <= add_ln12_1_fu_414_p2(25 downto 25);
    tmp_5_fu_464_p3 <= add_ln12_1_fu_414_p2(10 downto 10);
    tmp_6_fu_494_p3 <= t_1_fu_488_p2(15 downto 15);
    tmp_7_fu_522_p4 <= add_ln12_1_fu_414_p2(28 downto 27);
    tmp_8_fu_538_p4 <= add_ln12_1_fu_414_p2(28 downto 26);
    tmp_9_fu_514_p3 <= add_ln12_1_fu_414_p2(26 downto 26);
    tmp_fu_390_p3 <= (add_ln12_fu_384_p2 & ap_const_lv10_0);
    tmp_s_fu_677_p4 <= t_2_fu_656_p3(15 downto 10);
    trunc_ln12_fu_446_p1 <= add_ln12_1_fu_414_p2(9 - 1 downto 0);
    trunc_ln19_fu_896_p1 <= k_fu_877_p9(2 - 1 downto 0);
    trunc_ln24_fu_687_p1 <= t_2_fu_656_p3(10 - 1 downto 0);
    trunc_ln25_fu_719_p1 <= ref_tmp_i_i_i_0_fu_711_p3(3 - 1 downto 0);
    trunc_ln2_fu_1210_p4 <= grp_fu_1378_p3(25 downto 10);
    trunc_ln48_fu_960_p1 <= add_ln48_fu_936_p2(20 - 1 downto 0);
    trunc_ln75_fu_1226_p1 <= grp_fu_1378_p3(9 - 1 downto 0);
    u_fu_847_p10 <= ((tmp_10_fu_663_p3 & and_ln19_fu_813_p2) & and_ln25_1_fu_831_p2);
    u_fu_847_p6 <= 
        ap_const_lv16_7FFF when (and_ln25_fu_787_p2(0) = '1') else 
        ap_const_lv16_8000;
    u_fu_847_p8 <= sub_ln25_fu_755_p2(16 - 1 downto 0);
    u_fu_847_p9 <= "XXXXXXXXXXXXXXXX";
    ui_fu_984_p3 <= 
        select_ln48_fu_976_p3 when (tmp_20_fu_952_p3(0) = '1') else 
        tmp_14_cast1_fu_942_p4;
    xor_ln12_1_fu_568_p2 <= (tmp_9_fu_514_p3 xor ap_const_lv1_1);
    xor_ln12_2_fu_628_p2 <= (ap_const_lv1_1 xor and_ln12_3_fu_624_p2);
    xor_ln12_3_fu_588_p2 <= (select_ln12_fu_560_p3 xor ap_const_lv1_1);
    xor_ln12_4_fu_600_p2 <= (tmp_2_fu_420_p3 xor ap_const_lv1_1);
    xor_ln12_5_fu_618_p2 <= (ap_const_lv1_1 xor and_ln12_5_fu_612_p2);
    xor_ln12_fu_502_p2 <= (tmp_6_fu_494_p3 xor ap_const_lv1_1);
    xor_ln15_fu_807_p2 <= (tmp_10_fu_663_p3 xor ap_const_lv1_1);
    xor_ln19_fu_825_p2 <= (or_ln19_fu_819_p2 xor ap_const_lv1_1);
    xor_ln25_1_fu_793_p2 <= (tmp_13_fu_773_p3 xor tmp_12_fu_761_p3);
    xor_ln25_fu_781_p2 <= (tmp_12_fu_761_p3 xor ap_const_lv1_1);
    xor_ln75_1_fu_1297_p2 <= (tmp_24_fu_1203_p3 xor ap_const_lv1_1);
    xor_ln75_2_fu_1291_p2 <= (tmp_24_fu_1203_p3 xor or_ln75_3_fu_1285_p2);
    xor_ln75_3_fu_1303_p2 <= (xor_ln75_2_fu_1291_p2 xor ap_const_lv1_1);
    xor_ln75_4_fu_1327_p2 <= (or_ln75_4_fu_1321_p2 xor ap_const_lv1_1);
    xor_ln75_fu_1279_p2 <= (tmp_26_fu_1235_p3 xor ap_const_lv1_1);
    zext_ln12_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln12_fu_478_p2),16));
    zext_ln25_1_fu_751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln25_fu_739_p3),17));
    zext_ln25_fu_747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_2_fu_656_p3),17));
    zext_ln46_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_900_p3),64));
    zext_ln69_fu_1004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ui_fu_984_p3),64));
    zext_ln75_1_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_1042_p3),64));
    zext_ln75_2_fu_1101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_1559),64));
    zext_ln75_3_fu_1261_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln75_fu_1255_p2),16));
    zext_ln75_fu_1029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_1021_p3),64));
end behav;
