D:/SoftwareTools/ModelsimSE/win64/vlib H:\Documents\CREA\FPGA\Pipeline-IntMul\PipeIntMul_sim\timesim\lib/secureip
D:/SoftwareTools/ModelsimSE/win64/vmap secureip H:\Documents\CREA\FPGA\Pipeline-IntMul\PipeIntMul_sim\timesim\lib/secureip
D:/SoftwareTools/ModelsimSE/win64/vlog -source -novopt -32 -work secureip -f H:\Documents\CREA\FPGA\Pipeline-IntMul\PipeIntMul_sim\timesim\lib/secureip/.cxl.verilog.secureip.secureip.nt64.cmf
