#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\pds\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: redmi314
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed Jun 12 17:38:57 2024
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/source/ABorCD.fdc(line number: 24)] | Port D has been placed at location H13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: prevent name conflict by renaming net U1/N4_inv to U1/N4_inv_rnmt

Cell Usage:
GTP_GRS                       1 use
GTP_LUT4                      1 use

I/O ports: 5
GTP_INBUF                   4 uses
GTP_OUTBUF                  1 use

Mapping Summary:
Total LUTs: 1 of 17536 (0.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 5 of 240 (2.08%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ABorCD' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ABorCD_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'F' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'A' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'B' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'C' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'D' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Wed Jun 12 17:39:00 2024
Action synthesize: Peak memory pool usage is 276 MB
