// Seed: 343815517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output supply1 id_2,
    input uwire id_3,
    output logic id_4,
    output wire id_5,
    input tri0 id_6,
    input logic id_7,
    output tri1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    output uwire id_11
    , id_14,
    output wor id_12
);
  wire id_15, id_16, id_17;
  wire id_18;
  module_0(
      id_16,
      id_17,
      id_18,
      id_15,
      id_14,
      id_14,
      id_18,
      id_14,
      id_17,
      id_18,
      id_17,
      id_16,
      id_16,
      id_15,
      id_17,
      id_16,
      id_16
  ); id_19 :
  assert property (@(posedge 1 or id_10 or posedge !id_1) 1) id_4 <= id_7;
endmodule
