
*** Running vivado
    with args -log zsys_axis_adc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_axis_adc_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zsys_axis_adc_0_0.tcl -notrace
Command: synth_design -top zsys_axis_adc_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22227 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1304.645 ; gain = 83.754 ; free physical = 2192 ; free virtual = 8645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_axis_adc_0_0' [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axis_adc_0_0/synth/zsys_axis_adc_0_0.vhd:72]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 265 - type: integer 
INFO: [Synth 8-3491] module 'axis_adc_v1_0' declared at '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ipshared/2f5c/hdl/axis_adc_v1_0.vhd:5' bound to instance 'U0' of component 'axis_adc_v1_0' [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axis_adc_0_0/synth/zsys_axis_adc_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'axis_adc_v1_0' [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ipshared/2f5c/hdl/axis_adc_v1_0.vhd:39]
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 265 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 265 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axis_adc_v1_0_M00_AXIS' declared at '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ipshared/2f5c/hdl/axis_adc_v1_0_M00_AXIS.vhd:5' bound to instance 'axis_adc_v1_0_M00_AXIS_inst' of component 'axis_adc_v1_0_M00_AXIS' [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ipshared/2f5c/hdl/axis_adc_v1_0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'axis_adc_v1_0_M00_AXIS' [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ipshared/2f5c/hdl/axis_adc_v1_0_M00_AXIS.vhd:41]
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 265 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ipshared/2f5c/hdl/axis_adc_v1_0_M00_AXIS.vhd:241]
INFO: [Synth 8-4471] merging register 'read_pointer_reg[8:0]' into 'v_read_pointer_reg[8:0]' [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ipshared/2f5c/hdl/axis_adc_v1_0_M00_AXIS.vhd:139]
INFO: [Synth 8-4471] merging register 'write_pointer_reg[8:0]' into 'v_write_pointer_reg[8:0]' [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ipshared/2f5c/hdl/axis_adc_v1_0_M00_AXIS.vhd:268]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_reg was removed.  [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ipshared/2f5c/hdl/axis_adc_v1_0_M00_AXIS.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element write_pointer_reg was removed.  [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ipshared/2f5c/hdl/axis_adc_v1_0_M00_AXIS.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'axis_adc_v1_0_M00_AXIS' (1#1) [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ipshared/2f5c/hdl/axis_adc_v1_0_M00_AXIS.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'axis_adc_v1_0' (2#1) [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ipshared/2f5c/hdl/axis_adc_v1_0.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'zsys_axis_adc_0_0' (3#1) [/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.srcs/sources_1/bd/zsys/ip/zsys_axis_adc_0_0/synth/zsys_axis_adc_0_0.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1349.270 ; gain = 128.379 ; free physical = 2205 ; free virtual = 8659
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1349.270 ; gain = 128.379 ; free physical = 2204 ; free virtual = 8658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1349.270 ; gain = 128.379 ; free physical = 2204 ; free virtual = 8658
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1652.332 ; gain = 1.000 ; free physical = 1962 ; free virtual = 8416
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1652.332 ; gain = 431.441 ; free physical = 2029 ; free virtual = 8483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1652.332 ; gain = 431.441 ; free physical = 2029 ; free virtual = 8483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1652.332 ; gain = 431.441 ; free physical = 2031 ; free virtual = 8485
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "irq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stream_data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axis_tlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mst_wr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'axis_adc_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
               init_send |                              010 |                               01
             send_stream |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'one-hot' in module 'axis_adc_v1_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 1652.332 ; gain = 431.441 ; free physical = 2023 ; free virtual = 8477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_adc_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U0/axis_adc_v1_0_M00_AXIS_inst/mst_wr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/axis_adc_v1_0_M00_AXIS_inst/irq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/axis_adc_v1_0_M00_AXIS_inst/axis_tlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg_rep[0]' (FDRE) to 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg_rep[1]' (FDRE) to 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg_rep[2]' (FDRE) to 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg_rep[3]' (FDRE) to 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg_rep[4]' (FDRE) to 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg_rep[5]' (FDRE) to 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg_rep[6]' (FDRE) to 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg_rep[7]' (FDRE) to 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg_rep[8]' (FDRE) to 'U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer_reg[8]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 1652.332 ; gain = 431.441 ; free physical = 2011 ; free virtual = 8466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_adc_v1_0_M00_AXIS: | data_fifo_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance axis_adc_v1_0_M00_AXIS_insti_0/U0/axis_adc_v1_0_M00_AXIS_inst/data_fifo_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1652.332 ; gain = 431.441 ; free physical = 1884 ; free virtual = 8340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1652.332 ; gain = 431.441 ; free physical = 1884 ; free virtual = 8340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_adc_v1_0_M00_AXIS: | data_fifo_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/axis_adc_v1_0_M00_AXIS_inst/data_fifo_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1668.348 ; gain = 447.457 ; free physical = 1882 ; free virtual = 8338
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1668.348 ; gain = 447.457 ; free physical = 1882 ; free virtual = 8338
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1668.348 ; gain = 447.457 ; free physical = 1882 ; free virtual = 8338
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1668.348 ; gain = 447.457 ; free physical = 1882 ; free virtual = 8338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1668.348 ; gain = 447.457 ; free physical = 1882 ; free virtual = 8338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1668.348 ; gain = 447.457 ; free physical = 1882 ; free virtual = 8338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1668.348 ; gain = 447.457 ; free physical = 1882 ; free virtual = 8338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |     7|
|3     |LUT3     |     7|
|4     |LUT4     |    12|
|5     |LUT5     |     5|
|6     |LUT6     |    18|
|7     |RAMB18E1 |     1|
|8     |FDRE     |    31|
|9     |FDSE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |    83|
|2     |  U0                            |axis_adc_v1_0          |    83|
|3     |    axis_adc_v1_0_M00_AXIS_inst |axis_adc_v1_0_M00_AXIS |    83|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1668.348 ; gain = 447.457 ; free physical = 1882 ; free virtual = 8338
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1668.348 ; gain = 144.395 ; free physical = 1939 ; free virtual = 8395
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1668.355 ; gain = 447.457 ; free physical = 1939 ; free virtual = 8395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:01 . Memory (MB): peak = 1668.355 ; gain = 459.164 ; free physical = 1933 ; free virtual = 8389
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/kdich/workspace/zynq/vivado/7010/adc_eth/adc_eth.runs/zsys_axis_adc_0_0_synth_1/zsys_axis_adc_0_0.dcp' has been generated.
