# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/design_1/design_1.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1 || ORIG_REF_NAME==design_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_zynq_ultra_ps_e_0_0 || ORIG_REF_NAME==design_1_zynq_ultra_ps_e_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_forward_0_25/design_1_forward_0_25.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_forward_0_25 || ORIG_REF_NAME==design_1_forward_0_25} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_smc_24/design_1_axi_smc_24.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_smc_24 || ORIG_REF_NAME==design_1_axi_smc_24} -quiet] -quiet

# IP: bd/design_1/ip/design_1_rst_ps8_0_96M_27/design_1_rst_ps8_0_96M_27.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_rst_ps8_0_96M_27 || ORIG_REF_NAME==design_1_rst_ps8_0_96M_27} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_smc_1_22/design_1_axi_smc_1_22.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_smc_1_22 || ORIG_REF_NAME==design_1_axi_smc_1_22} -quiet] -quiet

# XDC: c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/design_1_ooc.xdc
