Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 19 21:07:21 2022
| Host         : LAPTOP-22H19F6H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tb_clk_div_control_sets_placed.rpt
| Design       : tb_clk_div
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------+-------------------------------------+------------------+----------------+--------------+
|             Clock Signal             | Enable Signal |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+---------------+-------------------------------------+------------------+----------------+--------------+
|  clk_i_BUFG                          |               | meta_harden_rst_i0/signal_dst_reg_6 |                1 |              1 |         1.00 |
| ~meta_harden_btn_i0/signal_dst_reg_0 |               |                                     |                1 |              1 |         1.00 |
|  clk_100_BUFG                        |               | meta_harden_rst_i0/SR[0]            |                2 |              4 |         2.00 |
|  clk_i_BUFG                          |               |                                     |                5 |              7 |         1.40 |
|  clk_i_BUFG                          |               | clk1k/clk_1k_0                      |                4 |             15 |         3.75 |
|  clk1k/clk_1k                        |               |                                     |                7 |             17 |         2.43 |
|  clk_i_BUFG                          |               | clk100/clk_100_0                    |                5 |             18 |         3.60 |
|  clk_100_BUFG                        |               |                                     |               15 |             28 |         1.87 |
+--------------------------------------+---------------+-------------------------------------+------------------+----------------+--------------+


