<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <title>22 GHz Source-Degenerated Cascode LNA</title>
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <script src="https://cdn.tailwindcss.com"></script>
</head>

<body class="bg-gray-50 text-gray-900">

<!-- HEADER -->
<header class="bg-slate-900 text-white py-10 text-center">
  <h1 class="text-4xl font-bold">22‚Äì24 GHz Source-Degenerated Cascode LNA</h1>
  <p class="mt-4 text-lg">
    Designed to meet low-noise, high-gain, and stability requirements for mmWave RF front-ends

  </p>
  <a href="../index.html" class="mt-6 inline-block text-sky-400 hover:text-sky-300">
    ‚Üê Back to Portfolio
  </a>
</header>

<main class="max-w-5xl mx-auto px-6 py-10 space-y-16">

<!-- SECTION TEMPLATE -->
<section>
  <h2 class="text-2xl font-semibold mb-4">1. LNA Architecture</h2>
 <p class="mt-4 text-gray-700 leading-relaxed">
    Tools: Cadence Virtuoso, SpectreRF, Smith Chart Utility<br>
    Design Focus: RF front-end LNA with gain, NF, stability, and matching optimization<br>
    Frequency Range: 21‚Äì24 GHz (center freq ‚âà 22‚Äì22.5 GHz)<br><br>
   
  Designed a source-degenerated cascode Low Noise Amplifier (LNA) operating in the 21‚Äì24 GHz band with stringent RF performance targets. 
  The design required full device sizing, bias optimization, noise analysis, matching network creation, stability verification, and linearity extraction.
  The project focused on achieving simultaneous noise matching, power matching, high gain, strong linearity, 
  and low power consumption within practical on-chip inductor constraints (Q = 15, L < 1 nH).
   
  </p>
  
  <img src="../assets/project-1/lna1.png"
       alt="Source Degenerated Cascode LNA Schematic"
       class="w-full rounded-lg shadow-lg">

  <p class="mt-4 text-gray-700 leading-relaxed">
    This figure shows the schematic of the source-degenerated cascode LNA topology.
    Source degeneration is used to improve input matching and noise performance,
    while the cascode device enhances gain and isolation at mmWave frequencies.
  </p>
</section>

<!-- BIAS OPTIMIZATION -->
<section>
  <h2 class="text-2xl font-semibold mb-4">2. Bias Optimization (NFmin & Gmax)</h2>

  <img src="../assets/project-1/lna4.png"
       alt="NFmin and Gmax vs Gate Bias"
       class="w-full rounded-lg shadow-lg">

  <p class="mt-4 text-gray-700">
    NFmin and maximum available gain were swept versus gate bias voltage.
    An optimal bias point of <strong>Vg ‚âà 520 mV</strong> was selected,
    providing the lowest noise figure while maintaining high gain.
  </p>
</section>

<!-- IIP3 -->
<section>
  <h2 class="text-2xl font-semibold mb-4">3. Linearity Analysis (IIP3)</h2>

  <img src="../assets/project-1/lna5.png"
       alt="IIP3 vs Gate Voltage"
       class="w-full rounded-lg shadow-lg">

  <p class="mt-4 text-gray-700">
    The IIP3 was evaluated across gate bias voltages.
    Results indicate a trade-off between low-noise biasing and linearity,
    with reduced IIP3 at low overdrive voltages.
  </p>
</section>

<!-- TRANSISTOR SIZING -->
<section>
  <h2 class="text-2xl font-semibold mb-4">4. Transistor Sizing</h2>

  <img src="../assets/project-1/lna6.png"
       alt="Gain and NF vs Transistor Width"
       class="w-full rounded-lg shadow-lg">

  <p class="mt-4 text-gray-700">
    Gain and noise figure were analyzed as a function of transistor width.
    An optimal width of <strong>13.58 ¬µm</strong> was selected,
    achieving maximum gain with minimum NF.
  </p>
</section>

<!-- SMITH CHART -->
<section>
  <h2 class="text-2xl font-semibold mb-4">5. Input Noise & Impedance Matching</h2>

  <img src="../assets/project-1/lna8.png"
       alt="Smith Chart: Noise and Input Impedance"
       class="w-full rounded-lg shadow-lg">

  <p class="mt-4 text-gray-700">
    The optimum noise impedance and input impedance were plotted on the Smith chart
    at 22 GHz. Device sizing was adjusted to bring both impedances closer,
    enabling simultaneous noise and impedance matching.
  </p>
</section>

<!-- MATCHING -->
<section>
  <h2 class="text-2xl font-semibold mb-4">6. Input Matching Network</h2>

  <img src="../assets/project-1/lna10.png"
       alt="Input Matching Using Inductor"
       class="w-full rounded-lg shadow-lg">

  <p class="mt-4 text-gray-700">
    Input matching was achieved using a degeneration inductor of approximately
    <strong>980 pH</strong>, resulting in S11 &lt; ‚àí10 dB across the 21‚Äì24 GHz band.
  </p>
</section>

<!-- NF -->
<section>
  <h2 class="text-2xl font-semibold mb-4">7. Noise Figure Performance</h2>

  <img src="../assets/project-1/lna11.png"
       alt="NF vs Frequency"
       class="w-full rounded-lg shadow-lg">

  <p class="mt-4 text-gray-700">
    The simulated noise figure remains below <strong>3.38 dB</strong>
    across the operating frequency range, meeting the design specification.
  </p>
</section>

<!-- OUTPUT MATCH -->
<section>
  <h2 class="text-2xl font-semibold mb-4">8. Output Matching</h2>

  <img src="../assets/project-1/=lna13.png"
       alt="Output Matching Network"
       class="w-full rounded-lg shadow-lg">

  <p class="mt-4 text-gray-700">
    Output matching to 50 Œ© was implemented using a T-network,
    achieving S22 &lt; ‚àí10 dB at the center frequency.
  </p>
</section>

<!-- FINAL -->
<section>
  <h2 class="text-2xl font-semibold mb-4">9. Final Results & Stability</h2>

  <img src="../assets/project-1/lna14.png"
       alt="Final LNA Schematic"
       class="w-full rounded-lg shadow-lg">

  <p class="mt-4 text-gray-700">
    The final LNA consumes <strong>11.8 mW</strong> from a 1.8 V supply and
    is unconditionally stable across the frequency band, as verified using
    K-Œî and Œº-factor analysis.

    
What is the maximum degradation of NF?
    The low measured IIP3 of the LNA (‚âà ‚àí10 dBm), despite meeting the required gain, S-parameter, and noise figure (NF) specifications, can be explained by its design choices. The LNA was optimized using low overdrive voltage and relatively strong
source degeneration, which provide excellent input impedance matching and low NF but keep the transistor‚Äôs transconductance in a region where nonlinearities significantly impact third-order intermodulation distortion.

Slightly increasing the source-degeneration inductance or adjusting device sizing can offer only marginal improvements in linearity, since this feedback mechanism inherently trades linearity for gain and affects both impedance and noise matching.
Alternatively, increasing the transistor overdrive (by raising the bias current or device width) enhances linearity by boosting ùëîùëö and reducing the relative contribution of higher-order distortion terms. However, this also shifts the matching point and may
degrade NF and/or increase DC power consumption.

Hence, the observed performance strong gain, NF, and S-parameter results but poor IIP3 is consistent with a design focused on achieving low noise and high matched gain
at the expense of linearity
  </p>
</section>

</main>

<footer class="bg-slate-900 text-white text-center py-6">
  ¬© 2025 Manjusri Sridhara ¬∑ Analog / RF IC Design Portfolio
</footer>

</body>
</html>
