//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: IP file
//Tool Version: V1.9.9.02
//Part Number: GW2AR-LV18QN88C8/I7
//Device: GW2AR-18
//Device Version: C
//Created Time: Mon Apr 22 17:05:13 2024

module rawtr_prom (dout, clk, oce, ce, reset, ad);

output [15:0] dout;
input clk;
input oce;
input ce;
input reset;
input [8:0] ad;

wire [15:0] prom_inst_0_dout_w;
wire gw_gnd;

assign gw_gnd = 1'b0;

pROM prom_inst_0 (
    .DO({prom_inst_0_dout_w[15:0],dout[15:0]}),
    .CLK(clk),
    .OCE(oce),
    .CE(ce),
    .RESET(reset),
    .AD({gw_gnd,ad[8:0],gw_gnd,gw_gnd,gw_gnd,gw_gnd})
);

defparam prom_inst_0.READ_MODE = 1'b0;
defparam prom_inst_0.BIT_WIDTH = 16;
defparam prom_inst_0.RESET_MODE = "SYNC";
defparam prom_inst_0.INIT_RAM_00 = 256'h4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E;
defparam prom_inst_0.INIT_RAM_01 = 256'h4E4E4E4E4E4E159300020000A1FEA1A10000000000000000000000004E4E4E4E;
defparam prom_inst_0.INIT_RAM_02 = 256'hA1A10000000000000000000000004E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E;
defparam prom_inst_0.INIT_RAM_03 = 256'h404040404040404040404040404040404040404040404040404040404040A1FB;
defparam prom_inst_0.INIT_RAM_04 = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_05 = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_06 = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_07 = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_08 = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_09 = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_0A = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_0B = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_0C = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_0D = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_0E = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_0F = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_10 = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_11 = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_12 = 256'h4040404040404040404040404040404040404040404040404040404040404040;
defparam prom_inst_0.INIT_RAM_13 = 256'h4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E15934040;
defparam prom_inst_0.INIT_RAM_14 = 256'h4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E;
defparam prom_inst_0.INIT_RAM_15 = 256'h4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E;
defparam prom_inst_0.INIT_RAM_16 = 256'h00000000000000000000000000004E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E;

endmodule //rawtr_prom
