
---------- Begin Simulation Statistics ----------
final_tick                                 6692172500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60497                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885860                       # Number of bytes of host memory used
host_op_rate                                   118230                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   165.30                       # Real time elapsed on the host
host_tick_rate                               40485260                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006692                       # Number of seconds simulated
sim_ticks                                  6692172500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11938636                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7443467                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.338434                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.338434                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1077544                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   528283                       # number of floating regfile writes
system.cpu.idleCycles                          474153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               166768                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2280608                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.750525                       # Inst execution rate
system.cpu.iew.exec_refs                      4417174                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1694056                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1047052                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2964077                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                386                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13790                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1888810                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            25801075                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2723118                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            314972                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              23429638                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6432                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                712562                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 151157                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                721526                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1138                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       100095                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          66673                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  28027146                       # num instructions consuming a value
system.cpu.iew.wb_count                      23225916                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.601845                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16867985                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.735305                       # insts written-back per cycle
system.cpu.iew.wb_sent                       23339062                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 33773683                       # number of integer regfile reads
system.cpu.int_regfile_writes                18599850                       # number of integer regfile writes
system.cpu.ipc                               0.747142                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.747142                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            449213      1.89%      1.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              18309180     77.11%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                58918      0.25%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44656      0.19%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24587      0.10%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                15280      0.06%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               156486      0.66%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                70158      0.30%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               95176      0.40%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               9526      0.04%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             107      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             52      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2571575     10.83%     91.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1379710      5.81%     97.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          216459      0.91%     98.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         343363      1.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23744612                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1003572                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1953681                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       904694                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1428861                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      513854                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021641                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  418654     81.47%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  13259      2.58%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    276      0.05%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   806      0.16%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  183      0.04%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18007      3.50%     87.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 20627      4.01%     91.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             25599      4.98%     96.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            16438      3.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22805681                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           59021607                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22321222                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          30630997                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   25795671                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23744612                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5404                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6257726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             62019                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4421                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8446379                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12910193                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.839214                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.427803                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7003247     54.25%     54.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              783170      6.07%     60.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              859752      6.66%     66.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              906351      7.02%     73.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              912561      7.07%     81.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              806548      6.25%     87.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              892036      6.91%     94.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              484539      3.75%     97.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              261989      2.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12910193                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.774058                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            119532                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           202249                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2964077                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1888810                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9265217                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         13384346                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          576                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       107097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       215229                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1253                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3043401                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2301197                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153255                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1413779                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1344056                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.068324                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  225534                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 43                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          145814                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              91820                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            53994                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        10081                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         6093047                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            144368                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12049606                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.621901                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.611327                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7159774     59.42%     59.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1128100      9.36%     68.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          765695      6.35%     75.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          932109      7.74%     82.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          333578      2.77%     85.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          194548      1.61%     87.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          190973      1.58%     88.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          124071      1.03%     89.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1220758     10.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12049606                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1220758                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3569332                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3569332                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3591675                       # number of overall hits
system.cpu.dcache.overall_hits::total         3591675                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       169930                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169930                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       170693                       # number of overall misses
system.cpu.dcache.overall_misses::total        170693                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9595285493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9595285493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9595285493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9595285493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3739262                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3739262                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3762368                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3762368                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045445                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045445                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045369                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56466.106591                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56466.106591                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56213.702337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56213.702337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       139265                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          249                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2725                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.106422                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47281                       # number of writebacks
system.cpu.dcache.writebacks::total             47281                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99613                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99613                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        70317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        70317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        70745                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        70745                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4286462494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4286462494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4298564994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4298564994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018805                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018805                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018803                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60959.120753                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60959.120753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60761.396480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60761.396480                       # average overall mshr miss latency
system.cpu.dcache.replacements                  70224                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2191253                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2191253                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       133064                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133064                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6936359500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6936359500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2324317                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2324317                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057249                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057249                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52127.994799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52127.994799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99508                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99508                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1670583000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1670583000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49784.926690                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49784.926690                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2658925993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2658925993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72124.070770                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72124.070770                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36761                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36761                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2615879494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2615879494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71159.095074                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71159.095074                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        22343                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         22343                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          763                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          763                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        23106                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        23106                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.033022                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033022                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          428                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          428                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12102500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12102500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28276.869159                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28276.869159                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.566532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3662420                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             70736                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.775899                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.566532                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7595472                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7595472                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2499496                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6135930                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3760248                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                363362                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 151157                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1270884                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 10300                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               27728386                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 49029                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2723250                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1698378                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          6513                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6501                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3010816                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15017693                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3043401                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1661410                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9727005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  322386                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        131                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1219                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          9789                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2083932                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 50217                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           12910193                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.263956                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.317459                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8252989     63.93%     63.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   240587      1.86%     65.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   274991      2.13%     67.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   270852      2.10%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   355157      2.75%     72.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   319031      2.47%     75.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   344503      2.67%     77.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   274484      2.13%     80.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2577599     19.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12910193                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.227385                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.122034                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2042147                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2042147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2042147                       # number of overall hits
system.cpu.icache.overall_hits::total         2042147                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41784                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41784                       # number of overall misses
system.cpu.icache.overall_misses::total         41784                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1140645499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1140645499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1140645499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1140645499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2083931                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2083931                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2083931                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2083931                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27298.619065                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27298.619065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27298.619065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27298.619065                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1227                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.343750                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        36869                       # number of writebacks
system.cpu.icache.writebacks::total             36869                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4393                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4393                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4393                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4393                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        37391                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37391                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        37391                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        37391                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    963380000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    963380000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    963380000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    963380000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017943                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017943                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017943                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017943                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25765.023669                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25765.023669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25765.023669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25765.023669                       # average overall mshr miss latency
system.cpu.icache.replacements                  36869                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2042147                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2042147                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41784                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1140645499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1140645499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2083931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2083931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27298.619065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27298.619065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4393                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4393                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        37391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    963380000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    963380000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017943                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017943                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25765.023669                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25765.023669                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.905542                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2079538                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             37391                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.616004                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.905542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4205253                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4205253                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2085467                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2353                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      373126                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  754494                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1627                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1138                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 477984                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1221                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2068                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6692172500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 151157                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2700706                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2127630                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2885                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3882256                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4045559                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               27012965                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 20975                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 218413                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  12787                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3748673                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             381                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31309768                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    67230607                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 40248355                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1300971                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  8887322                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      78                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  58                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1623152                       # count of insts added to the skid buffer
system.cpu.rob.reads                         36388216                       # The number of ROB reads
system.cpu.rob.writes                        52137399                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                29808                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16755                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46563                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               29808                       # number of overall hits
system.l2.overall_hits::.cpu.data               16755                       # number of overall hits
system.l2.overall_hits::total                   46563                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7571                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53981                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61552                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7571                       # number of overall misses
system.l2.overall_misses::.cpu.data             53981                       # number of overall misses
system.l2.overall_misses::total                 61552                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    591006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4012121500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4603127500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    591006000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4012121500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4603127500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            37379                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            70736                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               108115                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           37379                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           70736                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              108115                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.202547                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.763133                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.569320                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.202547                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.763133                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.569320                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78061.814820                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74324.697579                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74784.369314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78061.814820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74324.697579                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74784.369314                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               32027                       # number of writebacks
system.l2.writebacks::total                     32027                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61541                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61541                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    512816750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3460787250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3973604000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    512816750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3460787250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3973604000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.202253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.763133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.569218                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.202253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.763133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.569218                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67832.903439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64111.210426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64568.401553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67832.903439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64111.210426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64568.401553                       # average overall mshr miss latency
system.l2.replacements                          54583                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47281                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47281                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47281                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47281                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        36462                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            36462                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        36462                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        36462                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.111111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.111111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              1592                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1592                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35168                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2542731500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2542731500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36760                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36760                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.956692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72302.419813                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72302.419813                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2183321000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2183321000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.956692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62082.603503                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62082.603503                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          29808                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29808                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    591006000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    591006000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        37379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          37379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.202547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.202547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78061.814820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78061.814820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7560                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7560                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    512816750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    512816750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.202253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.202253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67832.903439                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67832.903439                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18813                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18813                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1469390000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1469390000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.553714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.553714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78105.033753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78105.033753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18813                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18813                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1277466250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1277466250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.553714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.553714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67903.377983                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67903.377983                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7964.688115                       # Cycle average of tags in use
system.l2.tags.total_refs                      214702                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62775                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.420183                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     220.149448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1210.483333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6534.055334                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.147764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.797614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972252                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2389                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5795                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1780535                       # Number of tag accesses
system.l2.tags.data_accesses                  1780535                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     32027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000426589750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1941                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1941                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152564                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30091                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61541                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32027                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61541                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32027                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.33                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61541                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32027                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.692427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.024586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.195506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1939     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1941                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.483771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.459304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.924673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1493     76.92%     76.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      1.85%     78.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              346     17.83%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               56      2.89%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.41%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1941                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3938624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2049728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    588.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    306.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6662818000                       # Total gap between requests
system.mem_ctrls.avgGap                      71208.30                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       483840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3454208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2047680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 72299391.565295130014                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 516156449.942077815533                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 305981353.588838279247                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7560                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53981                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        32027                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    263320000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1679461500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 150447060750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34830.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31112.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4697507.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       483840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3454784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3938624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       483840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       483840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2049728                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2049728                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7560                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53981                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61541                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        32027                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         32027                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     72299392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    516242521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        588541912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     72299392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     72299392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    306287383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       306287383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    306287383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     72299392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    516242521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       894829295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61532                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31995                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2199                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1827                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               789056500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             307660000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1942781500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12823.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31573.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47406                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21914                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.49                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24207                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   247.272607                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   149.171907                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   288.457149                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10622     43.88%     43.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6318     26.10%     69.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2347      9.70%     79.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1162      4.80%     84.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          734      3.03%     87.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          484      2.00%     89.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          330      1.36%     90.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          218      0.90%     91.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1992      8.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24207                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3938048                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2047680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              588.455842                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              305.981354                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        92363040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        49092120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224888580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87304500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 527975760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2420919960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    531124800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3933668760                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   587.801459                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1353474750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    223340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5115357750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        80474940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42773445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214449900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79709400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 527975760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2311312950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    623425440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3880121835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   579.800033                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1589813750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    223340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4879018750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26373                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        32027                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21318                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35168                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26373                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       176428                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       176428                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 176428                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5988352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5988352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5988352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61542                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61542    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61542                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60748750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76926250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             71367                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79308                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        36869                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45499                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36760                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         37391                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33976                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       111639                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       211714                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                323353                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4751872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7553088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12304960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54595                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2050496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           162719                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011265                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.105595                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 160887     98.87%     98.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1831      1.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             162719                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6692172500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          191764500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          56105961                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         106118979                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
