module (S, D);
input logic [7:0] S;
output logic [2:0] D;

always_comb begin

if (S > 8'd64) 		D = 3'b111;
else if (S >= 8'd32)	D = 3'b110;
else if (S >= 8'd16)	D = 3'b101;
else if (S >= 8'd8)	D = 3'b100;
else if (S >= 8'd4)	D = 3'b011;
else if (S >= 8'd2)	D = 3'b010;
else if (S >= 8'd1)	D = 3'b001;
else						D = 3'b000;

end

endmodule