<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: IF8080 Interrupts Definition</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">IF8080 Interrupts Definition<div class="ingroups"><a class="el" href="group___a_p_i___reference.html">API Reference</a> &raquo; <a class="el" href="group___r_t_k___periph___driver.html">IO Driver</a> &raquo; <a class="el" href="group___r_t_k___periph___driver__87x3e.html">rtl87x3e</a> &raquo; <a class="el" href="group__x3e___i_f8080.html">IF8080</a> &raquo; <a class="el" href="group__x3e___i_f8080___exported___constants.html">IF8080 Exported Constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga543a4173a028a2cbd6189b2beb2e9d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___definition.html#ga543a4173a028a2cbd6189b2beb2e9d9b">IF8080_INT_SR_VSYNC</a>&#160;&#160;&#160;(IF8080_VSYNC_INT_FLAG_MSK)</td></tr>
<tr class="memdesc:ga543a4173a028a2cbd6189b2beb2e9d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vsync trigger interrupt.  <a href="#ga543a4173a028a2cbd6189b2beb2e9d9b">More...</a><br /></td></tr>
<tr class="separator:ga543a4173a028a2cbd6189b2beb2e9d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b430b90379ebbbad9dce79b35d70ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___definition.html#ga13b430b90379ebbbad9dce79b35d70ef">IF8080_INT_SR_RX_AUTO_DONE</a>&#160;&#160;&#160;(IF8080_RX_AUTO_DONE_INT_MSK)</td></tr>
<tr class="memdesc:ga13b430b90379ebbbad9dce79b35d70ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX auto done interrupt.  <a href="#ga13b430b90379ebbbad9dce79b35d70ef">More...</a><br /></td></tr>
<tr class="separator:ga13b430b90379ebbbad9dce79b35d70ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092a313465e344989aa9c0c92ea26d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___definition.html#ga092a313465e344989aa9c0c92ea26d15">IF8080_INT_SR_RF_OF</a>&#160;&#160;&#160;(IF8080_RX_FIFO_OVERFLOW_INT_MSK)</td></tr>
<tr class="memdesc:ga092a313465e344989aa9c0c92ea26d15"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO overflow interrupt.  <a href="#ga092a313465e344989aa9c0c92ea26d15">More...</a><br /></td></tr>
<tr class="separator:ga092a313465e344989aa9c0c92ea26d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa971fe1548d02e6a3e24618027a00eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___definition.html#gaa971fe1548d02e6a3e24618027a00eaa">IF8080_INT_SR_TX_AUTO_DONE</a>&#160;&#160;&#160;(IF8080_TX_AUTO_DONE_INT_MSK)</td></tr>
<tr class="memdesc:gaa971fe1548d02e6a3e24618027a00eaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX auto done interrupt.  <a href="#gaa971fe1548d02e6a3e24618027a00eaa">More...</a><br /></td></tr>
<tr class="separator:gaa971fe1548d02e6a3e24618027a00eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57cd97982ba2268adf7c3309da037533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___definition.html#ga57cd97982ba2268adf7c3309da037533">IF8080_INT_SR_TF_EMPTY</a>&#160;&#160;&#160;(IF8080_TX_FIFO_EMPTY_INT_MSK)</td></tr>
<tr class="memdesc:ga57cd97982ba2268adf7c3309da037533"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO empty interrupt.  <a href="#ga57cd97982ba2268adf7c3309da037533">More...</a><br /></td></tr>
<tr class="separator:ga57cd97982ba2268adf7c3309da037533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc6d0d3bacfb5a539839776f66941a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___definition.html#gafc6d0d3bacfb5a539839776f66941a88">IF8080_INT_SR_TF_OF</a>&#160;&#160;&#160;(IF8080_TX_FIFO_OVERFLOW_INT_MSK)</td></tr>
<tr class="memdesc:gafc6d0d3bacfb5a539839776f66941a88"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO overflow interrupt.  <a href="#gafc6d0d3bacfb5a539839776f66941a88">More...</a><br /></td></tr>
<tr class="separator:gafc6d0d3bacfb5a539839776f66941a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd4b87bbd7d54ff82b302831862fc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___definition.html#ga8fd4b87bbd7d54ff82b302831862fc26">IF8080_INT_SR_TF_LEVEL</a>&#160;&#160;&#160;(IF8080_TX_FIFO_THR_INT_MSK)</td></tr>
<tr class="memdesc:ga8fd4b87bbd7d54ff82b302831862fc26"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO threshold interrupt.  <a href="#ga8fd4b87bbd7d54ff82b302831862fc26">More...</a><br /></td></tr>
<tr class="separator:ga8fd4b87bbd7d54ff82b302831862fc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d013c1879e9c6586e4c83b1f5e15392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3e___i_f8080___interrupts___definition.html#ga4d013c1879e9c6586e4c83b1f5e15392">IS_IF8080_INT_CONFIG</a>(CONFIG)</td></tr>
<tr class="memdesc:ga4d013c1879e9c6586e4c83b1f5e15392"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether is the IF8080 interrupt.  <a href="#ga4d013c1879e9c6586e4c83b1f5e15392">More...</a><br /></td></tr>
<tr class="separator:ga4d013c1879e9c6586e4c83b1f5e15392"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga543a4173a028a2cbd6189b2beb2e9d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga543a4173a028a2cbd6189b2beb2e9d9b">&#9670;&nbsp;</a></span>IF8080_INT_SR_VSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_SR_VSYNC&#160;&#160;&#160;(IF8080_VSYNC_INT_FLAG_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vsync trigger interrupt. </p>

</div>
</div>
<a id="ga13b430b90379ebbbad9dce79b35d70ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13b430b90379ebbbad9dce79b35d70ef">&#9670;&nbsp;</a></span>IF8080_INT_SR_RX_AUTO_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_SR_RX_AUTO_DONE&#160;&#160;&#160;(IF8080_RX_AUTO_DONE_INT_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX auto done interrupt. </p>

</div>
</div>
<a id="ga092a313465e344989aa9c0c92ea26d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga092a313465e344989aa9c0c92ea26d15">&#9670;&nbsp;</a></span>IF8080_INT_SR_RF_OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_SR_RF_OF&#160;&#160;&#160;(IF8080_RX_FIFO_OVERFLOW_INT_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX FIFO overflow interrupt. </p>

</div>
</div>
<a id="gaa971fe1548d02e6a3e24618027a00eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa971fe1548d02e6a3e24618027a00eaa">&#9670;&nbsp;</a></span>IF8080_INT_SR_TX_AUTO_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_SR_TX_AUTO_DONE&#160;&#160;&#160;(IF8080_TX_AUTO_DONE_INT_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX auto done interrupt. </p>

</div>
</div>
<a id="ga57cd97982ba2268adf7c3309da037533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57cd97982ba2268adf7c3309da037533">&#9670;&nbsp;</a></span>IF8080_INT_SR_TF_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_SR_TF_EMPTY&#160;&#160;&#160;(IF8080_TX_FIFO_EMPTY_INT_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX FIFO empty interrupt. </p>

</div>
</div>
<a id="gafc6d0d3bacfb5a539839776f66941a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc6d0d3bacfb5a539839776f66941a88">&#9670;&nbsp;</a></span>IF8080_INT_SR_TF_OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_SR_TF_OF&#160;&#160;&#160;(IF8080_TX_FIFO_OVERFLOW_INT_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX FIFO overflow interrupt. </p>

</div>
</div>
<a id="ga8fd4b87bbd7d54ff82b302831862fc26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fd4b87bbd7d54ff82b302831862fc26">&#9670;&nbsp;</a></span>IF8080_INT_SR_TF_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IF8080_INT_SR_TF_LEVEL&#160;&#160;&#160;(IF8080_TX_FIFO_THR_INT_MSK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX FIFO threshold interrupt. </p>

</div>
</div>
<a id="ga4d013c1879e9c6586e4c83b1f5e15392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d013c1879e9c6586e4c83b1f5e15392">&#9670;&nbsp;</a></span>IS_IF8080_INT_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_IF8080_INT_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">CONFIG</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___definition.html#ga543a4173a028a2cbd6189b2beb2e9d9b">IF8080_INT_SR_VSYNC</a>)         || \</div><div class="line">                                            ((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___definition.html#ga13b430b90379ebbbad9dce79b35d70ef">IF8080_INT_SR_RX_AUTO_DONE</a>)  || \</div><div class="line">                                            ((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___definition.html#ga092a313465e344989aa9c0c92ea26d15">IF8080_INT_SR_RF_OF</a>)         || \</div><div class="line">                                            ((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___definition.html#gaa971fe1548d02e6a3e24618027a00eaa">IF8080_INT_SR_TX_AUTO_DONE</a>)  || \</div><div class="line">                                            ((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___definition.html#ga57cd97982ba2268adf7c3309da037533">IF8080_INT_SR_TF_EMPTY</a>)      || \</div><div class="line">                                            ((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___definition.html#gafc6d0d3bacfb5a539839776f66941a88">IF8080_INT_SR_TF_OF</a>)         || \</div><div class="line">                                            ((CONFIG) == <a class="code" href="group__x3e___i_f8080___interrupts___definition.html#ga8fd4b87bbd7d54ff82b302831862fc26">IF8080_INT_SR_TF_LEVEL</a>))</div><div class="ttc" id="group__x3e___i_f8080___interrupts___definition_html_gaa971fe1548d02e6a3e24618027a00eaa"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___definition.html#gaa971fe1548d02e6a3e24618027a00eaa">IF8080_INT_SR_TX_AUTO_DONE</a></div><div class="ttdeci">#define IF8080_INT_SR_TX_AUTO_DONE</div><div class="ttdoc">TX auto done interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:675</div></div>
<div class="ttc" id="group__x3e___i_f8080___interrupts___definition_html_ga57cd97982ba2268adf7c3309da037533"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___definition.html#ga57cd97982ba2268adf7c3309da037533">IF8080_INT_SR_TF_EMPTY</a></div><div class="ttdeci">#define IF8080_INT_SR_TF_EMPTY</div><div class="ttdoc">TX FIFO empty interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:676</div></div>
<div class="ttc" id="group__x3e___i_f8080___interrupts___definition_html_ga13b430b90379ebbbad9dce79b35d70ef"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___definition.html#ga13b430b90379ebbbad9dce79b35d70ef">IF8080_INT_SR_RX_AUTO_DONE</a></div><div class="ttdeci">#define IF8080_INT_SR_RX_AUTO_DONE</div><div class="ttdoc">RX auto done interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:673</div></div>
<div class="ttc" id="group__x3e___i_f8080___interrupts___definition_html_ga543a4173a028a2cbd6189b2beb2e9d9b"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___definition.html#ga543a4173a028a2cbd6189b2beb2e9d9b">IF8080_INT_SR_VSYNC</a></div><div class="ttdeci">#define IF8080_INT_SR_VSYNC</div><div class="ttdoc">Vsync trigger interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:672</div></div>
<div class="ttc" id="group__x3e___i_f8080___interrupts___definition_html_ga8fd4b87bbd7d54ff82b302831862fc26"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___definition.html#ga8fd4b87bbd7d54ff82b302831862fc26">IF8080_INT_SR_TF_LEVEL</a></div><div class="ttdeci">#define IF8080_INT_SR_TF_LEVEL</div><div class="ttdoc">TX FIFO threshold interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:678</div></div>
<div class="ttc" id="group__x3e___i_f8080___interrupts___definition_html_gafc6d0d3bacfb5a539839776f66941a88"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___definition.html#gafc6d0d3bacfb5a539839776f66941a88">IF8080_INT_SR_TF_OF</a></div><div class="ttdeci">#define IF8080_INT_SR_TF_OF</div><div class="ttdoc">TX FIFO overflow interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:677</div></div>
<div class="ttc" id="group__x3e___i_f8080___interrupts___definition_html_ga092a313465e344989aa9c0c92ea26d15"><div class="ttname"><a href="group__x3e___i_f8080___interrupts___definition.html#ga092a313465e344989aa9c0c92ea26d15">IF8080_INT_SR_RF_OF</a></div><div class="ttdeci">#define IF8080_INT_SR_RF_OF</div><div class="ttdoc">RX FIFO overflow interrupt. </div><div class="ttdef"><b>Definition:</b> rtl876x_if8080.h:674</div></div>
</div><!-- fragment -->
<p>Check whether is the IF8080 interrupt. </p>

</div>
</div>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
