Info: Generated by version: 23.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\q_sys\q_sys_xcvr_atx_pll_s10_htile_1.ip --block-symbol-file --output-directory=C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\q_sys\q_sys_xcvr_atx_pll_s10_htile_1 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: q_sys_xcvr_atx_pll_s10_htile_1.q_sys_xcvr_atx_pll_s10_htile_1: Current IP configuration matches reconfiguration profile 0
Info: q_sys_xcvr_atx_pll_s10_htile_1.q_sys_xcvr_atx_pll_s10_htile_1: For the selected device(1SG280HU2F50E2VG), PLL speed grade is 2.
Info: q_sys_xcvr_atx_pll_s10_htile_1.q_sys_xcvr_atx_pll_s10_htile_1: The current value "GX clock output buffer" for parameter "Primary PLL clock output buffer" (primary_pll_buffer) is invalid. Possible valid values are: "GXT clock output buffer".  The parameter value is invalid under these current parameter settings:  "Enable GX clock output port (tx_serial_clk)" (enable_8G_path)="enabled" (1) && "Enable GXT clock output port to above ATX PLL (gxt_output_to_abv_atx)" (enable_28G_output_frm_abv_atx)="disabled" (0) && "Enable GXT clock output port to below ATX PLL (gxt_output_to_blw_atx)" (enable_28G_output_frm_blw_atx)="disabled" (0) && "Enable GXT local clock output port (tx_serial_clk_gxt)" (enable_28G_local_atx_path)="enabled" (1) && "Enable GXT clock input port from above ATX PLL (gxt_input_from_abv_atx)" (enable_28G_input_frm_abv_atx)="disabled" (0) && "Enable GXT clock input port from below ATX PLL (gxt_input_from_blw_atx)" (enable_28G_input_frm_blw_atx)="disabled" (0). Rule(s): primary_pll_buffer.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\q_sys\q_sys_xcvr_atx_pll_s10_htile_1.ip --synthesis=VERILOG --output-directory=C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\q_sys\q_sys_xcvr_atx_pll_s10_htile_1 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: q_sys_xcvr_atx_pll_s10_htile_1.q_sys_xcvr_atx_pll_s10_htile_1: Current IP configuration matches reconfiguration profile 0
Info: q_sys_xcvr_atx_pll_s10_htile_1.q_sys_xcvr_atx_pll_s10_htile_1: For the selected device(1SG280HU2F50E2VG), PLL speed grade is 2.
Info: q_sys_xcvr_atx_pll_s10_htile_1.q_sys_xcvr_atx_pll_s10_htile_1: The current value "GX clock output buffer" for parameter "Primary PLL clock output buffer" (primary_pll_buffer) is invalid. Possible valid values are: "GXT clock output buffer".  The parameter value is invalid under these current parameter settings:  "Enable GX clock output port (tx_serial_clk)" (enable_8G_path)="enabled" (1) && "Enable GXT clock output port to above ATX PLL (gxt_output_to_abv_atx)" (enable_28G_output_frm_abv_atx)="disabled" (0) && "Enable GXT clock output port to below ATX PLL (gxt_output_to_blw_atx)" (enable_28G_output_frm_blw_atx)="disabled" (0) && "Enable GXT local clock output port (tx_serial_clk_gxt)" (enable_28G_local_atx_path)="enabled" (1) && "Enable GXT clock input port from above ATX PLL (gxt_input_from_abv_atx)" (enable_28G_input_frm_abv_atx)="disabled" (0) && "Enable GXT clock input port from below ATX PLL (gxt_input_from_blw_atx)" (enable_28G_input_frm_blw_atx)="disabled" (0). Rule(s): primary_pll_buffer.
Info: q_sys_xcvr_atx_pll_s10_htile_1: "Transforming system: q_sys_xcvr_atx_pll_s10_htile_1"
Info: q_sys_xcvr_atx_pll_s10_htile_1: "Naming system components in system: q_sys_xcvr_atx_pll_s10_htile_1"
Info: q_sys_xcvr_atx_pll_s10_htile_1: "Processing generation queue"
Info: q_sys_xcvr_atx_pll_s10_htile_1: "Generating: q_sys_xcvr_atx_pll_s10_htile_1"
Info: q_sys_xcvr_atx_pll_s10_htile_1: "Generating: q_sys_xcvr_atx_pll_s10_htile_1_altera_xcvr_atx_pll_s10_htile_1911_govh6fy"
Info: q_sys_xcvr_atx_pll_s10_htile_1: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: q_sys_xcvr_atx_pll_s10_htile_1: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: q_sys_xcvr_atx_pll_s10_htile_1: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: q_sys_xcvr_atx_pll_s10_htile_1: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: q_sys_xcvr_atx_pll_s10_htile_1: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: q_sys_xcvr_atx_pll_s10_htile_1: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: q_sys_xcvr_atx_pll_s10_htile_1: add_fileset_file ./alt_xcvr_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_rcfg_arb.sv
Info: q_sys_xcvr_atx_pll_s10_htile_1: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_embedded_debug.sv
Info: q_sys_xcvr_atx_pll_s10_htile_1: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_avmm_csr.sv
Info: q_sys_xcvr_atx_pll_s10_htile_1: Building configuration data for reconfiguration profile 0
Info: q_sys_xcvr_atx_pll_s10_htile_1: Validating reconfiguration profile 0
Info: q_sys_xcvr_atx_pll_s10_htile_1: Current IP configuration matches reconfiguration profile 0
Info: q_sys_xcvr_atx_pll_s10_htile_1: For the selected device(1SG280HU2F50E2VG), PLL speed grade is 2.
Info: q_sys_xcvr_atx_pll_s10_htile_1: Building configuration data for reconfiguration profile 1
Info: q_sys_xcvr_atx_pll_s10_htile_1: Validating reconfiguration profile 1
Info: q_sys_xcvr_atx_pll_s10_htile_1: Current IP configuration matches reconfiguration profile 1
Info: q_sys_xcvr_atx_pll_s10_htile_1: For the selected device(1SG280HU2F50E2VG), PLL speed grade is 2.
Info: q_sys_xcvr_atx_pll_s10_htile_1: Building configuration data for reconfiguration profile 2
Info: q_sys_xcvr_atx_pll_s10_htile_1: Validating reconfiguration profile 2
Info: q_sys_xcvr_atx_pll_s10_htile_1: Current IP configuration matches reconfiguration profile 2
Info: q_sys_xcvr_atx_pll_s10_htile_1: For the selected device(1SG280HU2F50E2VG), PLL speed grade is 2.
Info: q_sys_xcvr_atx_pll_s10_htile_1: Generating configuration files for reconfiguration profile 0
Info: q_sys_xcvr_atx_pll_s10_htile_1: Generating MIF configuration file
Info: q_sys_xcvr_atx_pll_s10_htile_1: Generating configuration files for reconfiguration profile 1
Info: q_sys_xcvr_atx_pll_s10_htile_1: Generating MIF configuration file
Info: q_sys_xcvr_atx_pll_s10_htile_1: Generating configuration files for reconfiguration profile 2
Info: q_sys_xcvr_atx_pll_s10_htile_1: Generating MIF configuration file
Info: q_sys_xcvr_atx_pll_s10_htile_1: Generating SystemVerilog package file with embedded reconfiguration parameters
Info: q_sys_xcvr_atx_pll_s10_htile_1: Generating embedded reconfiguration modules
Info: q_sys_xcvr_atx_pll_s10_htile_1: Done "q_sys_xcvr_atx_pll_s10_htile_1" with 2 modules, 21 files
Info: Finished: Create HDL design files for synthesis
