verilog xil_defaultlib --include "../../../../SoC-PipelineALU.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../SoC-PipelineALU.gen/sources_1/bd/design_1/ipshared/c2c6" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../bd/design_1/ipshared/92d2/hdl/alu_fixed_v1_0_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/92d2/hdl/alu_fixed_v1_0_v1_0.v" \
"../../../bd/design_1/ip/design_1_alu_fixed_v1_0_0_0/sim/design_1_alu_fixed_v1_0_0_0.v" \
"../../../bd/design_1/ipshared/e613/hdl/my_pipeline_ip_v1_0_v1_0_S00_AXIS.v" \
"../../../bd/design_1/ipshared/e613/hdl/my_pipeline_ip_v1_0_v1_0_M00_AXIS.v" \
"../../../bd/design_1/ipshared/e613/hdl/my_pipeline_ip_v1_0_v1_0.v" \
"../../../bd/design_1/ip/design_1_my_pipeline_ip_v1_0_0_0/sim/design_1_my_pipeline_ip_v1_0_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
