<<<<<<< HEAD
Analysis & Synthesis Status : Successful - Fri Nov 07 22:34:44 2014
=======
Analysis & Synthesis Status : Successful - Sun Nov 09 15:30:49 2014
>>>>>>> origin/master
Quartus II 64-Bit Version : 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
Revision Name : MasterVerilog
Top-level Entity Name : MasterVerilog
Family : Cyclone II
<<<<<<< HEAD
Total logic elements : 3,689
    Total combinational functions : 2,598
    Dedicated logic registers : 1,313
Total registers : 1313
Total pins : 107
Total virtual pins : 0
Total memory bits : 2,048
=======
Total logic elements : 3,116
    Total combinational functions : 1,993
    Dedicated logic registers : 1,350
Total registers : 1350
Total pins : 107
Total virtual pins : 0
Total memory bits : 4,096
>>>>>>> origin/master
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
