/home/rfebbo/Research/DPE/sram/source/INVC.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/Research/DPE/sram/source/INVC.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module INVC

Top level modules:
	INVC

} {} {}} /home/rfebbo/Research/DPE/sram/source/write_driver_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/Research/DPE/sram/source/write_driver_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module write_driver_compiler

Top level modules:
	write_driver_compiler

} {} {}} /home/rfebbo/Research/DPE/sram/source/sense_amp_clocked_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/Research/DPE/sram/source/sense_amp_clocked_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sense_amp_clocked_compiler

Top level modules:
	sense_amp_clocked_compiler

} {} {}} /home/rfebbo/Research/DPE/DPE_sims/DPE_tb.sv {2 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/Research/DPE/DPE_sims/DPE_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: ../DPE_srcs/DPE_params.sv(6): (vlog-13233) Design unit "DPE_tb_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package DPE_tb_sv_unit
-- Compiling module DPE_tb

Top level modules:
	DPE_tb

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/NANDC.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/NANDC.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module NANDC2x1

Top level modules:
	NANDC2x1

} {} {}} /home/rfebbo/Research/DPE/sram/source/NANDC.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/Research/DPE/sram/source/NANDC.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module NANDC2x1

Top level modules:
	NANDC2x1

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/CSA_N.sv {2 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/CSA_N.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/CSA_N.sv(8): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling package CSA_N_sv_unit
-- Compiling module CSA_N
** Warning: /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/CSA_N.sv(8): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	CSA_N

} {} {}} /home/rfebbo/Research/DPE/sram/testbench/sram_test_rand.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/Research/DPE/sram/testbench/sram_test_rand.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sram_compiled_array_test_random

Top level modules:
	sram_compiled_array_test_random

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/INVC.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/INVC.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module INVC

Top level modules:
	INVC

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/muxTrans.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/muxTrans.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module muxTrans

Top level modules:
	muxTrans

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/DPE.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/DPE.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package DPE_sv_unit
-- Compiling module DPE

Top level modules:
	DPE

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/sram_compiled_array_r128_c256_w8.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/sram_compiled_array_r128_c256_w8.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module colDecoder
-- Compiling module invCol
-- Compiling module columnMux
-- Compiling module invRow
-- Compiling module rowDecoder
-- Compiling module sram_compiled_array

Top level modules:
	sram_compiled_array

} {} {}} /home/rfebbo/Research/DPE/DPE_design_compiler/MAC/spike_MAC_builtin.sv {2 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/Research/DPE/DPE_design_compiler/MAC/spike_MAC_builtin.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: /home/rfebbo/Research/DPE/DPE_design_compiler/MAC/spike_MAC_builtin.sv(6): (vlog-13314) Defaulting port 'matrix' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling package spike_MAC_builtin_sv_unit
-- Compiling module spike_MAC_builtin
** Warning: /home/rfebbo/Research/DPE/DPE_design_compiler/MAC/spike_MAC_builtin.sv(6): (vlog-13314) Defaulting port 'matrix' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	spike_MAC_builtin

} {} {}} /home/rfebbo/Research/DPE/sram/source/INVD.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/Research/DPE/sram/source/INVD.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module INVD

Top level modules:
	INVD

} {} {}} /home/rfebbo/Research/DPE/sram/source/precharge_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/Research/DPE/sram/source/precharge_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module precharge_compiler

Top level modules:
	precharge_compiler

} {} {}} /home/rfebbo/Research/DPE/DPE_srcs/DPE_params.sv {2 {vlog -work work -vopt -sv +incdir+/home/rfebbo/Research/DPE/DPE_srcs -stats=none /home/rfebbo/Research/DPE/DPE_srcs/DPE_params.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: /home/rfebbo/Research/DPE/DPE_srcs/DPE_params.sv(4): (vlog-13233) Design unit "DPE_params_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package DPE_params_sv_unit

Top level modules:
	--none--

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/sense_amp_clocked_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/sense_amp_clocked_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sense_amp_clocked_compiler

Top level modules:
	sense_amp_clocked_compiler

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/inverter_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/inverter_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module inverter_compiler

Top level modules:
	inverter_compiler

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/INVD.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/INVD.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module INVD

Top level modules:
	INVD

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/scanchain/ShiftRegN.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/scanchain/ShiftRegN.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module ShiftRegN

Top level modules:
	ShiftRegN

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/CSA/KSA/KSA_tb.sv {1 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/CSA/KSA/KSA_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package KSA_tb_sv_unit
-- Compiling module KSA_tb

Top level modules:
	KSA_tb

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/sram_compiled_array_r256_c128_w8.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/sram_compiled_array_r256_c128_w8.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module columnMux
-- Compiling module colDecoder
-- Compiling module rowDecoder
-- Compiling module invCol
-- Compiling module invRow
-- Compiling module sram_compiled_array

Top level modules:
	sram_compiled_array

} {} {}} /home/rfebbo/Research/DPE/DPE_srcs/MAC/spike_MAC.sv {2 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/Research/DPE/DPE_srcs/MAC/spike_MAC.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: /home/rfebbo/Research/DPE/DPE_srcs/MAC/spike_MAC.sv(5): (vlog-13314) Defaulting port 'matrix' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../DPE_srcs/DPE_params.sv(6): (vlog-13233) Design unit "spike_MAC_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package spike_MAC_sv_unit
-- Compiling module spike_MAC
** Warning: /home/rfebbo/Research/DPE/DPE_srcs/MAC/spike_MAC.sv(5): (vlog-13314) Defaulting port 'matrix' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	spike_MAC

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/MAC/spike_MAC_wrapper_compiled_tb.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/MAC/spike_MAC_wrapper_compiled_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package spike_MAC_wrapper_compiled_tb_sv_unit
-- Compiling module spike_MAC_wrapper_compiled_tb

Top level modules:
	spike_MAC_wrapper_compiled_tb

} {} {}} /home/rfebbo/Research/DPE/sram/source/muxTrans.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/Research/DPE/sram/source/muxTrans.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module muxTrans

Top level modules:
	muxTrans

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/scanchain/ShiftRegPLoad.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/scanchain/ShiftRegPLoad.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module ShiftRegPLoad

Top level modules:
	ShiftRegPLoad

} {} {}} /home/rfebbo/Research/DPE/DPE_srcs/CSA/RCA/RCA_nocout.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/Research/DPE/DPE_srcs/CSA/RCA/RCA_nocout.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module RCA_nocout

Top level modules:
	RCA_nocout

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/testbench/sram_test_rand.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/testbench/sram_test_rand.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sram_compiled_array_test_random

Top level modules:
	sram_compiled_array_test_random

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/MAC/spike_MAC_tb.sv {1 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/MAC/spike_MAC_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package spike_MAC_tb_sv_unit
-- Compiling module spike_MAC_tb

Top level modules:
	spike_MAC_tb

} {} {}} /home/rfebbo/Research/DPE/DPE_sims/CSA/KSA/KSA_tb.sv {1 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/Research/DPE/DPE_sims/CSA/KSA/KSA_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package KSA_tb_sv_unit
-- Compiling module KSA_tb

Top level modules:
	KSA_tb

} {} {}} /home/rfebbo/Research/DPE/DPE_srcs/CSA/CSA_N.sv {2 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/Research/DPE/DPE_srcs/CSA/CSA_N.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: /home/rfebbo/Research/DPE/DPE_srcs/CSA/CSA_N.sv(8): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling package CSA_N_sv_unit
-- Compiling module CSA_N
** Warning: /home/rfebbo/Research/DPE/DPE_srcs/CSA/CSA_N.sv(8): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	CSA_N

} {} {}} /home/rfebbo/Research/DPE/sram/testbench/sram_test.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/Research/DPE/sram/testbench/sram_test.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sram_compiled_array_test

Top level modules:
	sram_compiled_array_test

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_design_compiler/synthesized_GLN/spike_MAC_wrapper_compiled.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_design_compiler/synthesized_GLN/spike_MAC_wrapper_compiled.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module SNPS_CLOCK_GATE_HIGH_ShiftRegN_compiled_N521
-- Compiling module ShiftRegN_compiled_N521
-- Compiling module SNPS_CLOCK_GATE_HIGH_RegPLoad_compiled_N520
-- Compiling module RegPLoad_compiled_N520
-- Compiling module SNPS_CLOCK_GATE_HIGH_ShiftRegPLoad_compiled_N128
-- Compiling module ShiftRegPLoad_compiled_N128
-- Compiling module FA_compiled_63
-- Compiling module FA_compiled_62
-- Compiling module FA_compiled_61
-- Compiling module FA_compiled_60
-- Compiling module FA_compiled_59
-- Compiling module FA_compiled_58
-- Compiling module FA_compiled_57
-- Compiling module FA_compiled_56
-- Compiling module RCA_compiled_7
-- Compiling module CSA_8_compiled_7
-- Compiling module FA_compiled_55
-- Compiling module FA_compiled_54
-- Compiling module FA_compiled_53
-- Compiling module FA_compiled_52
-- Compiling module FA_compiled_51
-- Compiling module FA_compiled_50
-- Compiling module FA_compiled_49
-- Compiling module FA_compiled_48
-- Compiling module RCA_compiled_6
-- Compiling module CSA_8_compiled_6
-- Compiling module FA_compiled_47
-- Compiling module FA_compiled_46
-- Compiling module FA_compiled_45
-- Compiling module FA_compiled_44
-- Compiling module FA_compiled_43
-- Compiling module FA_compiled_42
-- Compiling module FA_compiled_41
-- Compiling module FA_compiled_40
-- Compiling module RCA_compiled_5
-- Compiling module CSA_8_compiled_5
-- Compiling module FA_compiled_39
-- Compiling module FA_compiled_38
-- Compiling module FA_compiled_37
-- Compiling module FA_compiled_36
-- Compiling module FA_compiled_35
-- Compiling module FA_compiled_34
-- Compiling module FA_compiled_33
-- Compiling module FA_compiled_32
-- Compiling module RCA_compiled_4
-- Compiling module CSA_8_compiled_4
-- Compiling module FA_compiled_31
-- Compiling module FA_compiled_30
-- Compiling module FA_compiled_29
-- Compiling module FA_compiled_28
-- Compiling module FA_compiled_27
-- Compiling module FA_compiled_26
-- Compiling module FA_compiled_25
-- Compiling module FA_compiled_24
-- Compiling module RCA_compiled_3
-- Compiling module CSA_8_compiled_3
-- Compiling module FA_compiled_23
-- Compiling module FA_compiled_22
-- Compiling module FA_compiled_21
-- Compiling module FA_compiled_20
-- Compiling module FA_compiled_19
-- Compiling module FA_compiled_18
-- Compiling module FA_compiled_17
-- Compiling module FA_compiled_16
-- Compiling module RCA_compiled_2
-- Compiling module CSA_8_compiled_2
-- Compiling module FA_compiled_15
-- Compiling module FA_compiled_14
-- Compiling module FA_compiled_13
-- Compiling module FA_compiled_12
-- Compiling module FA_compiled_11
-- Compiling module FA_compiled_10
-- Compiling module FA_compiled_9
-- Compiling module FA_compiled_8
-- Compiling module RCA_compiled_1
-- Compiling module CSA_8_compiled_1
-- Compiling module FA_compiled_7
-- Compiling module FA_compiled_6
-- Compiling module FA_compiled_5
-- Compiling module FA_compiled_4
-- Compiling module FA_compiled_3
-- Compiling module FA_compiled_2
-- Compiling module FA_compiled_1
-- Compiling module FA_compiled_0
-- Compiling module RCA_compiled_0
-- Compiling module CSA_8_compiled_0
-- Compiling module spike_MAC_compiled
-- Compiling module spike_MAC_wrapper_compiled

Top level modules:
	spike_MAC_wrapper_compiled

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/CSA/RCA/RCA_tb.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/CSA/RCA/RCA_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module RCA_tb

Top level modules:
	RCA_tb

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/precharge_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/precharge_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module precharge_compiler

Top level modules:
	precharge_compiler

} {} {}} /home/rfebbo/Research/DPE/DPE_srcs/CSA/RCA/FA/FA_nocout.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/Research/DPE/DPE_srcs/CSA/RCA/FA/FA_nocout.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module FA_nocout

Top level modules:
	FA_nocout

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/RCA/FA/FA.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/RCA/FA/FA.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module FA

Top level modules:
	FA

} {} {}} /home/rfebbo/Research/DPE/DPE_srcs/CSA/RCA/FA/FA.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/Research/DPE/DPE_srcs/CSA/RCA/FA/FA.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module FA

Top level modules:
	FA

} {} {}} /home/rfebbo/Research/DPE/DPE_srcs/CSA/RCA/RCA.sv {2 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/Research/DPE/DPE_srcs/CSA/RCA/RCA.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: ../DPE_srcs/DPE_params.sv(6): (vlog-13233) Design unit "RCA_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package RCA_sv_unit
-- Compiling module RCA

Top level modules:
	RCA

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/DPE_params.sv {1 {vlog -work work -vopt -sv +incdir+/home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/DPE_params.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package DPE_params_sv_unit

Top level modules:
	--none--

} {} {}} /home/rfebbo/Research/DPE/DPE_srcs/CSA/KSA/KSA.sv {1 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/Research/DPE/DPE_srcs/CSA/KSA/KSA.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package KSA_sv_unit
-- Compiling module KSA_int
-- Compiling module KSA_2

Top level modules:
	KSA_2

} {} {}} /home/rfebbo/Research/DPE/sram/sram_compiled_array_r128_c256_w8.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/Research/DPE/sram/sram_compiled_array_r128_c256_w8.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module colDecoder
-- Compiling module invCol
-- Compiling module columnMux
-- Compiling module invRow
-- Compiling module rowDecoder
-- Compiling module sram_compiled_array

Top level modules:
	sram_compiled_array

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/testbench/sram_test.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/testbench/sram_test.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sram_compiled_array_test

Top level modules:
	sram_compiled_array_test

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/1Kb/sram_compiled_array.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/1Kb/sram_compiled_array.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module invRow
-- Compiling module invCol
-- Compiling module rowDecoder
-- Compiling module colDecoder
-- Compiling module columnMux
-- Compiling module sram_compiled_array

Top level modules:
	sram_compiled_array

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/RCA/FA/FA_nocout.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/RCA/FA/FA_nocout.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module FA_nocout

Top level modules:
	FA_nocout

} {} {}} /home/rfebbo/Research/DPE/DPE_sims/CSA/RCA/RCA_tb.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/Research/DPE/DPE_sims/CSA/RCA/RCA_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module RCA_tb

Top level modules:
	RCA_tb

} {} {}} /home/rfebbo/Research/DPE/DPE_sims/CSA/CSA_N_tb.sv {2 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/Research/DPE/DPE_sims/CSA/CSA_N_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: ../DPE_srcs/DPE_params.sv(6): (vlog-13233) Design unit "CSA_N_tb_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package CSA_N_tb_sv_unit
-- Compiling module CSA_N_tb

Top level modules:
	CSA_N_tb

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/sram_cell_6t_3.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/sram_cell_6t_3.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sram_cell_6t_3

Top level modules:
	sram_cell_6t_3

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/MAC/spike_MAC_wrapper_tb.sv {1 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/MAC/spike_MAC_wrapper_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package spike_MAC_wrapper_tb_sv_unit
-- Compiling module spike_MAC_wrapper_tb

Top level modules:
	spike_MAC_wrapper_tb

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/scanchain/RegPLoad.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/scanchain/RegPLoad.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module RegPLoad

Top level modules:
	RegPLoad

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_design_compiler/MAC/spike_MAC_builtin.sv {2 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_design_compiler/MAC/spike_MAC_builtin.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_design_compiler/MAC/spike_MAC_builtin.sv(6): (vlog-13314) Defaulting port 'matrix' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling package spike_MAC_builtin_sv_unit
-- Compiling module spike_MAC_builtin
** Warning: /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_design_compiler/MAC/spike_MAC_builtin.sv(6): (vlog-13314) Defaulting port 'matrix' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	spike_MAC_builtin

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/DPE_tb.sv {1 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/DPE_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package DPE_tb_sv_unit
-- Compiling module DPE_tb

Top level modules:
	DPE_tb

} {} {}} /home/rfebbo/Research/DPE/sram/source/inverter_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/Research/DPE/sram/source/inverter_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module inverter_compiler

Top level modules:
	inverter_compiler

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/CSA/CSA_N_tb.sv {1 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_sims/CSA/CSA_N_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package CSA_N_tb_sv_unit
-- Compiling module CSA_N_tb

Top level modules:
	CSA_N_tb

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/RCA/RCA_nocout.sv {1 {vlog -work work -vopt -sv -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/RCA/RCA_nocout.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module RCA_nocout

Top level modules:
	RCA_nocout

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/RCA/RCA.sv {1 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/RCA/RCA.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package RCA_sv_unit
-- Compiling module RCA

Top level modules:
	RCA

} {} {}} /home/rfebbo/Research/DPE/DPE_sims/MAC/spike_MAC_tb.sv {2 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/Research/DPE/DPE_sims/MAC/spike_MAC_tb.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: ../DPE_srcs/DPE_params.sv(6): (vlog-13233) Design unit "spike_MAC_tb_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package spike_MAC_tb_sv_unit
-- Compiling module spike_MAC_tb

Top level modules:
	spike_MAC_tb

} {} {}} /home/rfebbo/Research/DPE/sram/source/sram_cell_6t_3.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/Research/DPE/sram/source/sram_cell_6t_3.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sram_cell_6t_3

Top level modules:
	sram_cell_6t_3

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/KSA/KSA.sv {1 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/DPE_srcs/CSA/KSA/KSA.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling package KSA_sv_unit
-- Compiling module KSA_int
-- Compiling module KSA_2

Top level modules:
	KSA_2

} {} {}} /home/rfebbo/Research/DPE/sram/sram_compiled_array_r256_c128_w8.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/Research/DPE/sram/sram_compiled_array_r256_c128_w8.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module columnMux
-- Compiling module colDecoder
-- Compiling module rowDecoder
-- Compiling module invCol
-- Compiling module invRow
-- Compiling module sram_compiled_array

Top level modules:
	sram_compiled_array

} {} {}} /research/seneca/RAVENS_TSMC65/LibraryData/stdlib_tsmc65/stdlib_tsmc65.v {1 {vlog -work work -vopt -stats=none /research/seneca/RAVENS_TSMC65/LibraryData/stdlib_tsmc65/stdlib_tsmc65.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module addf_x1
-- Compiling module addf_x2
-- Compiling module addf_x4
-- Compiling module addf_x8
-- Compiling module addfi_x1
-- Compiling module addfi_x2
-- Compiling module addfi_x4
-- Compiling module addfi_x8
-- Compiling module addh_x1
-- Compiling module addh_x2
-- Compiling module addh_x4
-- Compiling module addh_x8
-- Compiling module and2_min_x1
-- Compiling module and2_x1
-- Compiling module and2_x2
-- Compiling module and2_x4
-- Compiling module and2_x8
-- Compiling module and3_x1
-- Compiling module and3_x2
-- Compiling module and3_x4
-- Compiling module and3_x8
-- Compiling module and4_x1
-- Compiling module and4_x2
-- Compiling module and4_x4
-- Compiling module and4_x8
-- Compiling module aoi21_x1
-- Compiling module aoi21_x2
-- Compiling module aoi21_x4
-- Compiling module aoi21_x8
-- Compiling module aoi22_min_x1
-- Compiling module aoi22_x1
-- Compiling module aoi22_x2
-- Compiling module aoi22_x4
-- Compiling module aoi22_x8
-- Compiling module aoi2bb1_x1
-- Compiling module aoi2bb1_x2
-- Compiling module aoi2bb1_x4
-- Compiling module aoi2bb1_x8
-- Compiling module aoi2bb2_x1
-- Compiling module aoi2bb2_x2
-- Compiling module aoi2bb2_x4
-- Compiling module aoi2bb2_x8
-- Compiling module buf_x1
-- Compiling module buf_x16
-- Compiling module buf_x2
-- Compiling module buf_x32
-- Compiling module buf_x4
-- Compiling module buf_x64
-- Compiling module buf_x8
-- Compiling module bufz_x1
-- Compiling module bufz_x16
-- Compiling module bufz_x2
-- Compiling module bufz_x4
-- Compiling module bufz_x8
-- Compiling module ff_min_t_x1
-- Compiling module ff_min_thq_x1
-- Compiling module ff_min_tr_x1
-- Compiling module ff_min_trhq_x1
-- Compiling module ff_ref_x1
-- Compiling module ff_x1
-- Compiling module ff_x2
-- Compiling module ffhq_x1
-- Compiling module ffr_x1
-- Compiling module ffrhq_x1
-- Compiling module ffrs_x1
-- Compiling module fft_x1
-- Compiling module ffthq_x1
-- Compiling module fftr_x1
-- Compiling module fftrhq_x1
-- Compiling module inv_x1
-- Compiling module inv_x16
-- Compiling module inv_x2
-- Compiling module inv_x32
-- Compiling module inv_x4
-- Compiling module inv_x64
-- Compiling module inv_x8
-- Compiling module invz_x1
-- Compiling module invz_x16
-- Compiling module invz_x2
-- Compiling module invz_x4
-- Compiling module invz_x8
-- Compiling module latchgd_min_x1
-- Compiling module latchgd_x1
-- Compiling module latchgd_x2
-- Compiling module latchgd_x4
-- Compiling module latchgd_x8
-- Compiling module mx2_min_x1
-- Compiling module mx2_x1
-- Compiling module mx2_x2
-- Compiling module mx2_x4
-- Compiling module mx2_x8
-- Compiling module mxi2_min_x1
-- Compiling module mxi2_x1
-- Compiling module mxi2_x2
-- Compiling module mxi2_x4
-- Compiling module mxi2_x8
-- Compiling module nand2_x1
-- Compiling module nand2_x2
-- Compiling module nand2_x4
-- Compiling module nand2_x8
-- Compiling module nand2b_min_x1
-- Compiling module nand2b_x1
-- Compiling module nand2b_x2
-- Compiling module nand2b_x4
-- Compiling module nand2b_x8
-- Compiling module nand3_x1
-- Compiling module nand3_x2
-- Compiling module nand3_x4
-- Compiling module nand3_x8
-- Compiling module nand3b_x1
-- Compiling module nand3b_x2
-- Compiling module nand3b_x4
-- Compiling module nand3b_x8
-- Compiling module nand4_x1
-- Compiling module nand4_x2
-- Compiling module nand4_x4
-- Compiling module nand4_x8
-- Compiling module nand4b_x1
-- Compiling module nand4b_x2
-- Compiling module nand4b_x4
-- Compiling module nand4b_x8
-- Compiling module nand4bb_x1
-- Compiling module nand4bb_x2
-- Compiling module nand4bb_x4
-- Compiling module nand4bb_x8
-- Compiling module nor2_x1
-- Compiling module nor2_x2
-- Compiling module nor2_x4
-- Compiling module nor2_x8
-- Compiling module nor2b_min_x1
-- Compiling module nor2b_x1
-- Compiling module nor2b_x2
-- Compiling module nor2b_x4
-- Compiling module nor2b_x8
-- Compiling module nor3_x1
-- Compiling module nor3_x2
-- Compiling module nor3_x4
-- Compiling module nor3_x8
-- Compiling module nor3b_x1
-- Compiling module nor3b_x2
-- Compiling module nor3b_x4
-- Compiling module nor3b_x8
-- Compiling module oai21_x1
-- Compiling module oai21_x2
-- Compiling module oai21_x4
-- Compiling module oai21_x8
-- Compiling module oai22_min_x1
-- Compiling module oai22_x1
-- Compiling module oai22_x2
-- Compiling module oai22_x4
-- Compiling module oai22_x8
-- Compiling module oai2bb1_x1
-- Compiling module oai2bb1_x2
-- Compiling module oai2bb1_x4
-- Compiling module oai2bb1_x8
-- Compiling module oai2bb2_x1
-- Compiling module oai2bb2_x2
-- Compiling module oai2bb2_x4
-- Compiling module oai2bb2_x8
-- Compiling module or2_x1
-- Compiling module or2_x2
-- Compiling module or2_x4
-- Compiling module or2_x8
-- Compiling module or3_x1
-- Compiling module or3_x2
-- Compiling module or3_x4
-- Compiling module or3_x8
-- Compiling module xnor2_x1
-- Compiling module xnor2_x2
-- Compiling module xnor2_x4
-- Compiling module xnor2_x8
-- Compiling module xnor3_alt_x1
-- Compiling module xnor3_alt_x2
-- Compiling module xnor3_alt_x4
-- Compiling module xnor3_alt_x8
-- Compiling module xnor3_x1
-- Compiling module xnor3_x2
-- Compiling module xnor3_x4
-- Compiling module xnor3_x8
-- Compiling module xnor4_alt_x1
-- Compiling module xnor4_alt_x2
-- Compiling module xnor4_alt_x4
-- Compiling module xnor4_alt_x8
-- Compiling module xor2_x1
-- Compiling module xor2_x2
-- Compiling module xor2_x4
-- Compiling module xor2_x8
-- Compiling module xor3_alt_x1
-- Compiling module xor3_alt_x2
-- Compiling module xor3_alt_x4
-- Compiling module xor3_alt_x8
-- Compiling module xor3_x1
-- Compiling module xor3_x2
-- Compiling module xor3_x4
-- Compiling module xor3_x8
-- Compiling module xor4_alt_x1
-- Compiling module xor4_alt_x2
-- Compiling module xor4_alt_x4
-- Compiling module xor4_alt_x8
-- Compiling UDP altos_latch
-- Compiling UDP altos_dff_err
-- Compiling UDP altos_dff
-- Compiling UDP altos_dff_r_err
-- Compiling UDP altos_dff_r
-- Compiling UDP altos_dff_s_err
-- Compiling UDP altos_dff_s
-- Compiling UDP altos_dff_sr_err
-- Compiling UDP altos_dff_sr_0
-- Compiling UDP altos_dff_sr_1
-- Compiling UDP altos_latch_r
-- Compiling UDP altos_latch_s
-- Compiling UDP altos_latch_sr_0
-- Compiling UDP altos_latch_sr_1

Top level modules:
	addf_x1
	addf_x2
	addf_x4
	addf_x8
	addfi_x1
	addfi_x2
	addfi_x4
	addfi_x8
	addh_x1
	addh_x2
	addh_x4
	addh_x8
	and2_min_x1
	and2_x1
	and2_x2
	and2_x4
	and2_x8
	and3_x1
	and3_x2
	and3_x4
	and3_x8
	and4_x1
	and4_x2
	and4_x4
	and4_x8
	aoi21_x1
	aoi21_x2
	aoi21_x4
	aoi21_x8
	aoi22_min_x1
	aoi22_x1
	aoi22_x2
	aoi22_x4
	aoi22_x8
	aoi2bb1_x1
	aoi2bb1_x2
	aoi2bb1_x4
	aoi2bb1_x8
	aoi2bb2_x1
	aoi2bb2_x2
	aoi2bb2_x4
	aoi2bb2_x8
	buf_x1
	buf_x16
	buf_x2
	buf_x32
	buf_x4
	buf_x64
	buf_x8
	bufz_x1
	bufz_x16
	bufz_x2
	bufz_x4
	bufz_x8
	ff_min_t_x1
	ff_min_thq_x1
	ff_min_tr_x1
	ff_min_trhq_x1
	ff_ref_x1
	ff_x1
	ff_x2
	ffhq_x1
	ffr_x1
	ffrhq_x1
	ffrs_x1
	fft_x1
	ffthq_x1
	fftr_x1
	fftrhq_x1
	inv_x1
	inv_x16
	inv_x2
	inv_x32
	inv_x4
	inv_x64
	inv_x8
	invz_x1
	invz_x16
	invz_x2
	invz_x4
	invz_x8
	latchgd_min_x1
	latchgd_x1
	latchgd_x2
	latchgd_x4
	latchgd_x8
	mx2_min_x1
	mx2_x1
	mx2_x2
	mx2_x4
	mx2_x8
	mxi2_min_x1
	mxi2_x1
	mxi2_x2
	mxi2_x4
	mxi2_x8
	nand2_x1
	nand2_x2
	nand2_x4
	nand2_x8
	nand2b_min_x1
	nand2b_x1
	nand2b_x2
	nand2b_x4
	nand2b_x8
	nand3_x1
	nand3_x2
	nand3_x4
	nand3_x8
	nand3b_x1
	nand3b_x2
	nand3b_x4
	nand3b_x8
	nand4_x1
	nand4_x2
	nand4_x4
	nand4_x8
	nand4b_x1
	nand4b_x2
	nand4b_x4
	nand4b_x8
	nand4bb_x1
	nand4bb_x2
	nand4bb_x4
	nand4bb_x8
	nor2_x1
	nor2_x2
	nor2_x4
	nor2_x8
	nor2b_min_x1
	nor2b_x1
	nor2b_x2
	nor2b_x4
	nor2b_x8
	nor3_x1
	nor3_x2
	nor3_x4
	nor3_x8
	nor3b_x1
	nor3b_x2
	nor3b_x4
	nor3b_x8
	oai21_x1
	oai21_x2
	oai21_x4
	oai21_x8
	oai22_min_x1
	oai22_x1
	oai22_x2
	oai22_x4
	oai22_x8
	oai2bb1_x1
	oai2bb1_x2
	oai2bb1_x4
	oai2bb1_x8
	oai2bb2_x1
	oai2bb2_x2
	oai2bb2_x4
	oai2bb2_x8
	or2_x1
	or2_x2
	or2_x4
	or2_x8
	or3_x1
	or3_x2
	or3_x4
	or3_x8
	xnor2_x1
	xnor2_x2
	xnor2_x4
	xnor2_x8
	xnor3_alt_x1
	xnor3_alt_x2
	xnor3_alt_x4
	xnor3_alt_x8
	xnor3_x1
	xnor3_x2
	xnor3_x4
	xnor3_x8
	xnor4_alt_x1
	xnor4_alt_x2
	xnor4_alt_x4
	xnor4_alt_x8
	xor2_x1
	xor2_x2
	xor2_x4
	xor2_x8
	xor3_alt_x1
	xor3_alt_x2
	xor3_alt_x4
	xor3_alt_x8
	xor3_x1
	xor3_x2
	xor3_x4
	xor3_x8
	xor4_alt_x1
	xor4_alt_x2
	xor4_alt_x4
	xor4_alt_x8

} {} {}} /home/rfebbo/Research/DPE/DPE_srcs/CSA/CSA_8.sv {2 {vlog -work work -vopt -sv +incdir+../DPE_srcs -stats=none /home/rfebbo/Research/DPE/DPE_srcs/CSA/CSA_8.sv
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
** Warning: /home/rfebbo/Research/DPE/DPE_srcs/CSA/CSA_8.sv(7): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../DPE_srcs/DPE_params.sv(6): (vlog-13233) Design unit "CSA_8_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package CSA_8_sv_unit
-- Compiling module CSA_8
** Warning: /home/rfebbo/Research/DPE/DPE_srcs/CSA/CSA_8.sv(7): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	CSA_8

} {} {}} /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/write_driver_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/tsmc65_srcs/DPE/standalone/sram/4Kb/source/write_driver_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module write_driver_compiler

Top level modules:
	write_driver_compiler

} {} {}}
