

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 15:15:15 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D2
    * Solution:       comb_20 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |              Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |           |            |             |     |
    |              & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                            |     -|  0.00|       94|  940.000|         -|       95|     -|        no|  4 (~0%)|  684 (27%)|  10585 (1%)|  40358 (14%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_42_1  |     -|  0.01|        8|   80.000|         -|        8|     -|        no|        -|  380 (15%)|  2765 (~0%)|   23306 (8%)|    -|
    |  o VITIS_LOOP_42_1               |     -|  7.30|        6|   60.000|         3|        1|     5|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d2.cpp:24:2   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d2.cpp:31:2   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d2.cpp:130:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d2.cpp:26:15    | read      | Widen Fail   |        | ARRAY_1_READ | d2.cpp:24:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d2.cpp:26:15    | read      | Inferred     | 16     | ARRAY_1_READ | d2.cpp:24:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d2.cpp:33:15    | read      | Widen Fail   |        | ARRAY_2_READ | d2.cpp:31:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d2.cpp:33:15    | read      | Inferred     | 16     | ARRAY_2_READ | d2.cpp:31:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d2.cpp:132:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d2.cpp:130:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d2.cpp:132:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d2.cpp:130:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                           | 684 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U295      | 4   |        | mul_ln86     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U295      | 4   |        | mul_ln87     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U296      | 4   |        | mul_ln87_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U297      | 4   |        | mul_ln87_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U298      | 4   |        | mul_ln87_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U296      | 4   |        | mul_ln87_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U299      | 4   |        | mul_ln87_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U300      | 4   |        | mul_ln87_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U301      | 4   |        | mul_ln87_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U302      | 4   |        | mul_ln87_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U303      | 4   |        | mul_ln87_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U304      | 4   |        | mul_ln87_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305      | 4   |        | mul_ln87_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306      | 4   |        | mul_ln87_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U297      | 4   |        | mul_ln95     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U298      | 4   |        | mul_ln95_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U299      | 4   |        | mul_ln95_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U300      | 4   |        | mul_ln95_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U301      | 4   |        | mul_ln95_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U302      | 4   |        | mul_ln96     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U303      | 4   |        | mul_ln96_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U304      | 4   |        | mul_ln96_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305      | 4   |        | mul_ln96_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306      | 4   |        | mul_ln97     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307      | 4   |        | mul_ln97_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U308      | 4   |        | mul_ln95_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U309      | 4   |        | mul_ln96_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U310      | 4   |        | mul_ln95_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U311      | 4   |        | mul_ln95_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U312      | 4   |        | mul_ln96_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U313      | 4   |        | mul_ln97_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U314      | 4   |        | mul_ln98     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U315      | 4   |        | mul_ln95_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U316      | 4   |        | mul_ln96_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U317      | 4   |        | mul_ln97_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U318      | 4   |        | mul_ln96_7   | mul | auto   | 0       |
|   tmp2_fu_1131_p2                | -   |        | tmp2         | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U363      | 4   |        | tmp3         | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U319      | 4   |        | mul_ln97_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U320      | 4   |        | mul_ln97_5   | mul | auto   | 0       |
|   tmp4_fu_1145_p2                | -   |        | tmp4         | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U364      | 4   |        | tmp5         | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U365      | 4   |        | tmp7         | mul | auto   | 0       |
|   add_ln97_fu_1592_p2            | -   |        | add_ln97     | add | fabric | 0       |
|   add_ln97_1_fu_1598_p2          | -   |        | add_ln97_1   | add | fabric | 0       |
|   add_ln97_2_fu_1612_p2          | -   |        | add_ln97_2   | add | fabric | 0       |
|   add_ln97_3_fu_1618_p2          | -   |        | add_ln97_3   | add | fabric | 0       |
|   add_ln97_4_fu_1624_p2          | -   |        | add_ln97_4   | add | fabric | 0       |
|   add_ln97_5_fu_1638_p2          | -   |        | add_ln97_5   | add | fabric | 0       |
|   add_ln97_8_fu_1644_p2          | -   |        | add_ln97_8   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U321      | 4   |        | mul_ln98_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U322      | 4   |        | mul_ln98_2   | mul | auto   | 0       |
|   tmp8_fu_1156_p2                | -   |        | tmp8         | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U366      | 4   |        | tmp9         | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U367      | 4   |        | tmp11        | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U368      | 4   |        | tmp13        | mul | auto   | 0       |
|   add_ln98_5_fu_1697_p2          | -   |        | add_ln98_5   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U323      | 4   |        | mul_ln99     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U324      | 4   |        | mul_ln99_1   | mul | auto   | 0       |
|   tmp14_fu_1169_p2               | -   |        | tmp14        | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U369      | 4   |        | tmp15        | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U370      | 4   |        | tmp17        | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307      | 4   |        | mul_ln100    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U308      | 4   |        | mul_ln100_1  | mul | auto   | 0       |
|   add_ln100_3_fu_1195_p2         | -   |        | add_ln100_3  | add | fabric | 0       |
|   add_ln100_4_fu_1201_p2         | -   |        | add_ln100_4  | add | fabric | 0       |
|   add_ln100_5_fu_1215_p2         | -   |        | add_ln100_5  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U309      | 4   |        | mul_ln101    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U310      | 4   |        | mul_ln101_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U311      | 4   |        | mul_ln101_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U312      | 4   |        | mul_ln101_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U313      | 4   |        | mul_ln101_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U314      | 4   |        | mul_ln101_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U315      | 4   |        | mul_ln101_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U316      | 4   |        | mul_ln101_7  | mul | auto   | 0       |
|   add_ln101_fu_1237_p2           | -   |        | add_ln101    | add | fabric | 0       |
|   add_ln101_1_fu_1243_p2         | -   |        | add_ln101_1  | add | fabric | 0       |
|   add_ln101_2_fu_1257_p2         | -   |        | add_ln101_2  | add | fabric | 0       |
|   add_ln101_3_fu_1263_p2         | -   |        | add_ln101_3  | add | fabric | 0       |
|   add_ln101_4_fu_1269_p2         | -   |        | add_ln101_4  | add | fabric | 0       |
|   add_ln101_5_fu_1283_p2         | -   |        | add_ln101_5  | add | fabric | 0       |
|   add_ln101_7_fu_1289_p2         | -   |        | add_ln101_7  | add | fabric | 0       |
|   add_ln101_8_fu_1295_p2         | -   |        | add_ln101_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U317      | 4   |        | mul_ln102    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U318      | 4   |        | mul_ln102_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U319      | 4   |        | mul_ln102_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U320      | 4   |        | mul_ln102_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U321      | 4   |        | mul_ln102_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U322      | 4   |        | mul_ln102_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U323      | 4   |        | mul_ln102_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U324      | 4   |        | mul_ln102_7  | mul | auto   | 0       |
|   add_ln102_fu_1301_p2           | -   |        | add_ln102    | add | fabric | 0       |
|   add_ln102_1_fu_1307_p2         | -   |        | add_ln102_1  | add | fabric | 0       |
|   add_ln102_2_fu_1321_p2         | -   |        | add_ln102_2  | add | fabric | 0       |
|   add_ln102_3_fu_1327_p2         | -   |        | add_ln102_3  | add | fabric | 0       |
|   add_ln102_4_fu_1333_p2         | -   |        | add_ln102_4  | add | fabric | 0       |
|   add_ln102_5_fu_1347_p2         | -   |        | add_ln102_5  | add | fabric | 0       |
|   add_ln102_7_fu_1353_p2         | -   |        | add_ln102_7  | add | fabric | 0       |
|   add_ln102_8_fu_1359_p2         | -   |        | add_ln102_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U325      | 4   |        | mul_ln103    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U326      | 4   |        | mul_ln103_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U327      | 4   |        | mul_ln103_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U328      | 4   |        | mul_ln103_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U329      | 4   |        | mul_ln103_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U330      | 4   |        | mul_ln103_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U331      | 4   |        | mul_ln103_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U332      | 4   |        | mul_ln104    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U333      | 4   |        | mul_ln104_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U334      | 4   |        | mul_ln104_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U335      | 4   |        | mul_ln104_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U336      | 4   |        | mul_ln104_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U337      | 4   |        | mul_ln104_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U338      | 4   |        | mul_ln105    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U339      | 4   |        | mul_ln105_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U340      | 4   |        | mul_ln105_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U341      | 4   |        | mul_ln105_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U342      | 4   |        | mul_ln105_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U343      | 4   |        | mul_ln106    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U344      | 4   |        | mul_ln106_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U345      | 4   |        | mul_ln106_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U346      | 4   |        | mul_ln106_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U325      | 4   |        | mul_ln107    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U326      | 4   |        | mul_ln107_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U327      | 4   |        | mul_ln107_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U328      | 4   |        | mul_ln108    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U329      | 4   |        | mul_ln108_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U330      | 4   |        | mul_ln109    | mul | auto   | 0       |
|   arr_8_fu_1824_p2               | -   |        | arr_8        | add | fabric | 0       |
|   add_ln111_fu_1843_p2           | -   |        | add_ln111    | add | fabric | 0       |
|   add_ln111_1_fu_1849_p2         | -   |        | add_ln111_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U331      | 4   |        | mul_ln111    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U332      | 4   |        | mul_ln111_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U333      | 4   |        | mul_ln111_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U334      | 4   |        | mul_ln111_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U335      | 4   |        | mul_ln111_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U336      | 4   |        | mul_ln111_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U337      | 4   |        | mul_ln111_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U338      | 4   |        | mul_ln111_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U339      | 4   |        | mul_ln111_8  | mul | auto   | 0       |
|   add_ln111_2_fu_1437_p2         | -   |        | add_ln111_2  | add | fabric | 0       |
|   add_ln111_3_fu_1447_p2         | -   |        | add_ln111_3  | add | fabric | 0       |
|   add_ln111_4_fu_1453_p2         | -   |        | add_ln111_4  | add | fabric | 0       |
|   add_ln111_5_fu_1463_p2         | -   |        | add_ln111_5  | add | fabric | 0       |
|   add_ln111_41_fu_1893_p2        | -   |        | add_ln111_41 | add | fabric | 0       |
|   add_ln111_6_fu_1897_p2         | -   |        | add_ln111_6  | add | fabric | 0       |
|   add_ln111_7_fu_1469_p2         | -   |        | add_ln111_7  | add | fabric | 0       |
|   add_ln111_8_fu_1479_p2         | -   |        | add_ln111_8  | add | fabric | 0       |
|   add_ln111_9_fu_1914_p2         | -   |        | add_ln111_9  | add | fabric | 0       |
|   add_ln111_10_fu_1924_p2        | -   |        | add_ln111_10 | add | fabric | 0       |
|   add_ln111_12_fu_1934_p2        | -   |        | add_ln111_12 | add | fabric | 0       |
|   add_ln111_35_fu_1948_p2        | -   |        | add_ln111_35 | add | fabric | 0       |
|   add_ln111_11_fu_1954_p2        | -   |        | add_ln111_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U347      | 4   |        | mul_ln111_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U348      | 4   |        | mul_ln111_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U349      | 4   |        | mul_ln111_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U350      | 4   |        | mul_ln111_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U351      | 4   |        | mul_ln111_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U352      | 4   |        | mul_ln111_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U353      | 4   |        | mul_ln111_15 | mul | auto   | 0       |
|   add_ln111_13_fu_2040_p2        | -   |        | add_ln111_13 | add | fabric | 0       |
|   add_ln111_14_fu_2050_p2        | -   |        | add_ln111_14 | add | fabric | 0       |
|   add_ln111_15_fu_2060_p2        | -   |        | add_ln111_15 | add | fabric | 0       |
|   add_ln111_16_fu_2066_p2        | -   |        | add_ln111_16 | add | fabric | 0       |
|   add_ln111_17_fu_2072_p2        | -   |        | add_ln111_17 | add | fabric | 0       |
|   add_ln111_18_fu_2812_p2        | -   |        | add_ln111_18 | add | fabric | 0       |
|   add_ln111_20_fu_2822_p2        | -   |        | add_ln111_20 | add | fabric | 0       |
|   add_ln111_19_fu_2832_p2        | -   |        | add_ln111_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U354      | 4   |        | mul_ln111_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U355      | 4   |        | mul_ln111_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U356      | 4   |        | mul_ln111_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U357      | 4   |        | mul_ln111_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U358      | 4   |        | mul_ln111_20 | mul | auto   | 0       |
|   add_ln111_21_fu_2118_p2        | -   |        | add_ln111_21 | add | fabric | 0       |
|   add_ln111_22_fu_2128_p2        | -   |        | add_ln111_22 | add | fabric | 0       |
|   add_ln111_23_fu_2138_p2        | -   |        | add_ln111_23 | add | fabric | 0       |
|   add_ln111_24_fu_2871_p2        | -   |        | add_ln111_24 | add | fabric | 0       |
|   add_ln111_42_fu_2881_p2        | -   |        | add_ln111_42 | add | fabric | 0       |
|   add_ln111_26_fu_2886_p2        | -   |        | add_ln111_26 | add | fabric | 0       |
|   add_ln111_40_fu_2900_p2        | -   |        | add_ln111_40 | add | fabric | 0       |
|   add_ln111_25_fu_2905_p2        | -   |        | add_ln111_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U359      | 4   |        | mul_ln111_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U360      | 4   |        | mul_ln111_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U361      | 4   |        | mul_ln111_23 | mul | auto   | 0       |
|   add_ln111_27_fu_2164_p2        | -   |        | add_ln111_27 | add | fabric | 0       |
|   add_ln111_28_fu_3188_p2        | -   |        | add_ln111_28 | add | fabric | 0       |
|   add_ln111_30_fu_3198_p2        | -   |        | add_ln111_30 | add | fabric | 0       |
|   add_ln111_29_fu_3208_p2        | -   |        | add_ln111_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U362      | 4   |        | mul_ln111_24 | mul | auto   | 0       |
|   add_ln111_36_fu_3244_p2        | -   |        | add_ln111_36 | add | fabric | 0       |
|   add_ln111_31_fu_3254_p2        | -   |        | add_ln111_31 | add | fabric | 0       |
|   add_ln96_fu_2174_p2            | -   |        | add_ln96     | add | fabric | 0       |
|   add_ln96_1_fu_2180_p2          | -   |        | add_ln96_1   | add | fabric | 0       |
|   add_ln96_2_fu_2194_p2          | -   |        | add_ln96_2   | add | fabric | 0       |
|   add_ln96_3_fu_2200_p2          | -   |        | add_ln96_3   | add | fabric | 0       |
|   add_ln96_6_fu_2226_p2          | -   |        | add_ln96_6   | add | fabric | 0       |
|   add_ln96_8_fu_2232_p2          | -   |        | add_ln96_8   | add | fabric | 0       |
|   add_ln96_9_fu_2238_p2          | -   |        | add_ln96_9   | add | fabric | 0       |
|   add_ln111_37_fu_3292_p2        | -   |        | add_ln111_37 | add | fabric | 0       |
|   add_ln95_fu_2244_p2            | -   |        | add_ln95     | add | fabric | 0       |
|   add_ln95_3_fu_2270_p2          | -   |        | add_ln95_3   | add | fabric | 0       |
|   add_ln95_4_fu_2276_p2          | -   |        | add_ln95_4   | add | fabric | 0       |
|   add_ln95_8_fu_2302_p2          | -   |        | add_ln95_8   | add | fabric | 0       |
|   add_ln95_9_fu_2308_p2          | -   |        | add_ln95_9   | add | fabric | 0       |
|   add_ln95_10_fu_2314_p2         | -   |        | add_ln95_10  | add | fabric | 0       |
|   add_ln111_38_fu_3392_p2        | -   |        | add_ln111_38 | add | fabric | 0       |
|   add_ln111_34_fu_3421_p2        | -   |        | add_ln111_34 | add | fabric | 0       |
|   out1_w_fu_3445_p2              | -   |        | out1_w       | add | fabric | 0       |
|   add_ln112_fu_3454_p2           | -   |        | add_ln112    | add | fabric | 0       |
|   add_ln108_fu_1485_p2           | -   |        | add_ln108    | add | fabric | 0       |
|   out1_w_1_fu_3475_p2            | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln106_fu_2440_p2           | -   |        | add_ln106    | add | fabric | 0       |
|   add_ln106_1_fu_2446_p2         | -   |        | add_ln106_1  | add | fabric | 0       |
|   add_ln114_1_fu_2486_p2         | -   |        | add_ln114_1  | add | fabric | 0       |
|   add_ln114_2_fu_2498_p2         | -   |        | add_ln114_2  | add | fabric | 0       |
|   add_ln105_fu_2520_p2           | -   |        | add_ln105    | add | fabric | 0       |
|   add_ln115_1_fu_2946_p2         | -   |        | add_ln115_1  | add | fabric | 0       |
|   add_ln115_2_fu_2958_p2         | -   |        | add_ln115_2  | add | fabric | 0       |
|   add_ln116_1_fu_3005_p2         | -   |        | add_ln116_1  | add | fabric | 0       |
|   add_ln116_2_fu_3017_p2         | -   |        | add_ln116_2  | add | fabric | 0       |
|   add_ln103_2_fu_2600_p2         | -   |        | add_ln103_2  | add | fabric | 0       |
|   add_ln103_3_fu_2606_p2         | -   |        | add_ln103_3  | add | fabric | 0       |
|   add_ln103_4_fu_2620_p2         | -   |        | add_ln103_4  | add | fabric | 0       |
|   add_ln103_6_fu_2630_p2         | -   |        | add_ln103_6  | add | fabric | 0       |
|   add_ln117_1_fu_3065_p2         | -   |        | add_ln117_1  | add | fabric | 0       |
|   add_ln117_2_fu_3077_p2         | -   |        | add_ln117_2  | add | fabric | 0       |
|   out1_w_7_fu_3113_p2            | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln119_fu_3121_p2           | -   |        | add_ln119    | add | fabric | 0       |
|   add_ln119_1_fu_2642_p2         | -   |        | add_ln119_1  | add | fabric | 0       |
|   add_ln119_7_fu_1523_p2         | -   |        | add_ln119_7  | add | fabric | 0       |
|   add_ln119_10_fu_2667_p2        | -   |        | add_ln119_10 | add | fabric | 0       |
|   add_ln120_3_fu_2690_p2         | -   |        | add_ln120_3  | add | fabric | 0       |
|   out1_w_9_fu_3530_p2            | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln121_fu_2743_p2           | -   |        | add_ln121    | add | fabric | 0       |
|   add_ln121_1_fu_2749_p2         | -   |        | add_ln121_1  | add | fabric | 0       |
|   add_ln122_fu_2755_p2           | -   |        | add_ln122    | add | fabric | 0       |
|   add_ln123_1_fu_3311_p2         | -   |        | add_ln123_1  | add | fabric | 0       |
|   add_ln124_fu_3322_p2           | -   |        | add_ln124    | add | fabric | 0       |
|   add_ln125_fu_3537_p2           | -   |        | add_ln125    | add | fabric | 0       |
|   out1_w_15_fu_3560_p2           | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0   |        |              |     |        |         |
|    add_ln24_fu_325_p2            | -   |        | add_ln24     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0   |        |              |     |        |         |
|    add_ln31_fu_325_p2            | -   |        | add_ln31     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_42_1 | 380 |        |              |     |        |         |
|    k1_1_fu_2072_p2               | -   |        | k1_1         | add | fabric | 0       |
|    k_1_fu_2104_p2                | -   |        | k_1          | add | fabric | 0       |
|    tmp_fu_2136_p2                | -   |        | tmp          | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U129     | 4   |        | tmp1         | mul | auto   | 0       |
|    add_ln51_fu_5881_p2           | -   |        | add_ln51     | add | fabric | 0       |
|    empty_fu_1150_p2              | -   |        | empty        | add | fabric | 0       |
|    empty_35_fu_1162_p2           | -   |        | empty_35     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37      | 4   |        | mul_ln59     | mul | auto   | 0       |
|    add_ln65_fu_1196_p2           | -   |        | add_ln65     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U38      | 4   |        | mul_ln65     | mul | auto   | 0       |
|    sub_ln63_9_fu_2220_p2         | -   |        | sub_ln63_9   | sub | fabric | 0       |
|    sub_ln65_18_fu_1256_p2        | -   |        | sub_ln65_18  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U98      | 4   |        | mul_ln65_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U99      | 4   |        | mul_ln65_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U100     | 4   |        | mul_ln65_3   | mul | auto   | 0       |
|    sub_ln36_31_fu_1266_p2        | -   |        | sub_ln36_31  | sub | fabric | 0       |
|    sub_ln63_10_fu_2281_p2        | -   |        | sub_ln63_10  | sub | fabric | 0       |
|    sub_ln65_19_fu_2317_p2        | -   |        | sub_ln65_19  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U39      | 4   |        | mul_ln65_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U40      | 4   |        | mul_ln65_5   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U41      | 4   |        | mul_ln65_6   | mul | auto   | 0       |
|    sub_ln36_22_fu_1282_p2        | -   |        | sub_ln36_22  | sub | fabric | 0       |
|    sub_ln63_fu_2441_p2           | -   |        | sub_ln63     | sub | fabric | 0       |
|    sub_ln65_fu_2474_p2           | -   |        | sub_ln65     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U42      | 4   |        | mul_ln65_7   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U43      | 4   |        | mul_ln65_8   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U44      | 4   |        | mul_ln65_9   | mul | auto   | 0       |
|    sub_ln36_23_fu_1302_p2        | -   |        | sub_ln36_23  | sub | fabric | 0       |
|    sub_ln63_1_fu_2596_p2         | -   |        | sub_ln63_1   | sub | fabric | 0       |
|    sub_ln65_1_fu_2629_p2         | -   |        | sub_ln65_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U45      | 4   |        | mul_ln65_10  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U46      | 4   |        | mul_ln65_11  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U47      | 4   |        | mul_ln65_12  | mul | auto   | 0       |
|    sub_ln36_24_fu_1318_p2        | -   |        | sub_ln36_24  | sub | fabric | 0       |
|    tmp_17_fu_6062_p17            | -   |        | sub_ln63_2   | sub | fabric | 0       |
|    tmp_18_fu_6102_p17            | -   |        | sub_ln65_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U48      | 4   |        | mul_ln65_13  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U101     | 4   |        | mul_ln65_14  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U102     | 4   |        | mul_ln65_15  | mul | auto   | 0       |
|    sub_ln36_9_fu_1334_p2         | -   |        | sub_ln36_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U49      | 4   |        | mul_ln65_16  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U103     | 4   |        | mul_ln65_17  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U104     | 4   |        | mul_ln65_18  | mul | auto   | 0       |
|    sub_ln36_10_fu_1350_p2        | -   |        | sub_ln36_10  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U50      | 4   |        | mul_ln65_19  | mul | auto   | 0       |
|    sub_ln36_11_fu_1366_p2        | -   |        | sub_ln36_11  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U51      | 4   |        | mul_ln65_20  | mul | auto   | 0       |
|    sub_ln36_12_fu_2926_p2        | -   |        | sub_ln36_12  | sub | fabric | 0       |
|    sub_ln65_20_fu_2950_p2        | -   |        | sub_ln65_20  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U52      | 4   |        | mul_ln65_21  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U53      | 4   |        | mul_ln65_22  | mul | auto   | 0       |
|    sub_ln36_fu_3023_p2           | -   |        | sub_ln36     | sub | fabric | 0       |
|    sub_ln65_21_fu_3072_p2        | -   |        | sub_ln65_21  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U54      | 4   |        | mul_ln65_23  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U55      | 4   |        | mul_ln65_24  | mul | auto   | 0       |
|    sub_ln36_1_fu_3143_p2         | -   |        | sub_ln36_1   | sub | fabric | 0       |
|    sub_ln65_3_fu_3157_p2         | -   |        | sub_ln65_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U105     | 4   |        | mul_ln65_25  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U106     | 4   |        | mul_ln65_26  | mul | auto   | 0       |
|    sub_ln36_2_fu_6245_p2         | -   |        | sub_ln36_2   | sub | fabric | 0       |
|    sub_ln65_4_fu_3171_p2         | -   |        | sub_ln65_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U107     | 4   |        | mul_ln65_27  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U108     | 4   |        | mul_ln65_28  | mul | auto   | 0       |
|    tmp_31_fu_6417_p17            | -   |        | sub_ln65_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U109     | 4   |        | mul_ln65_29  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U110     | 4   |        | mul_ln65_30  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U111     | 4   |        | mul_ln65_31  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U112     | 4   |        | mul_ln65_32  | mul | auto   | 0       |
|    add_ln51_1_fu_1484_p2         | -   |        | add_ln51_1   | add | fabric | 0       |
|    k1_3_fu_3207_p2               | -   |        | k1_3         | add | fabric | 0       |
|    k_3_fu_3239_p2                | -   |        | k_3          | add | fabric | 0       |
|    tmp18_fu_3271_p2              | -   |        | tmp18        | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U130     | 4   |        | tmp19        | mul | auto   | 0       |
|    add_ln51_4_fu_6501_p2         | -   |        | add_ln51_4   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U56      | 4   |        | mul_ln63     | mul | auto   | 0       |
|    add_ln36_fu_1562_p2           | -   |        | add_ln36     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U57      | 4   |        | mul_ln59_1   | mul | auto   | 0       |
|    sub_ln65_22_fu_1592_p2        | -   |        | sub_ln65_22  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U58      | 4   |        | mul_ln65_33  | mul | auto   | 0       |
|    sub_ln63_11_fu_1622_p2        | -   |        | sub_ln63_11  | sub | fabric | 0       |
|    sub_ln65_23_fu_1628_p2        | -   |        | sub_ln65_23  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U59      | 4   |        | mul_ln65_34  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U60      | 4   |        | mul_ln65_35  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U61      | 4   |        | mul_ln65_36  | mul | auto   | 0       |
|    sub_ln36_32_fu_1638_p2        | -   |        | sub_ln36_32  | sub | fabric | 0       |
|    sub_ln63_3_fu_3530_p2         | -   |        | sub_ln63_3   | sub | fabric | 0       |
|    sub_ln65_6_fu_1656_p2         | -   |        | sub_ln65_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U62      | 4   |        | mul_ln65_37  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U63      | 4   |        | mul_ln65_38  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U64      | 4   |        | mul_ln65_39  | mul | auto   | 0       |
|    sub_ln36_25_fu_1666_p2        | -   |        | sub_ln36_25  | sub | fabric | 0       |
|    sub_ln63_4_fu_3684_p2         | -   |        | sub_ln63_4   | sub | fabric | 0       |
|    sub_ln65_7_fu_3716_p2         | -   |        | sub_ln65_7   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U65      | 4   |        | mul_ln65_40  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U66      | 4   |        | mul_ln65_41  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U67      | 4   |        | mul_ln65_42  | mul | auto   | 0       |
|    sub_ln36_26_fu_1686_p2        | -   |        | sub_ln36_26  | sub | fabric | 0       |
|    tmp_48_fu_3945_p17            | -   |        | sub_ln63_5   | sub | fabric | 0       |
|    tmp_49_fu_3986_p17            | -   |        | sub_ln65_8   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U68      | 4   |        | mul_ln65_43  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U69      | 4   |        | mul_ln65_44  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U70      | 4   |        | mul_ln65_45  | mul | auto   | 0       |
|    sub_ln36_27_fu_1702_p2        | -   |        | sub_ln36_27  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U71      | 4   |        | mul_ln65_46  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U72      | 4   |        | mul_ln65_47  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U73      | 4   |        | mul_ln65_48  | mul | auto   | 0       |
|    sub_ln36_13_fu_1718_p2        | -   |        | sub_ln36_13  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U74      | 4   |        | mul_ln65_49  | mul | auto   | 0       |
|    sub_ln36_14_fu_1728_p2        | -   |        | sub_ln36_14  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U75      | 4   |        | mul_ln65_50  | mul | auto   | 0       |
|    sub_ln36_15_fu_4189_p2        | -   |        | sub_ln36_15  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U76      | 4   |        | mul_ln65_51  | mul | auto   | 0       |
|    sub_ln36_16_fu_4234_p2        | -   |        | sub_ln36_16  | sub | fabric | 0       |
|    sub_ln65_24_fu_4254_p2        | -   |        | sub_ln65_24  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U77      | 4   |        | mul_ln65_52  | mul | auto   | 0       |
|    sub_ln36_3_fu_4329_p2         | -   |        | sub_ln36_3   | sub | fabric | 0       |
|    sub_ln65_9_fu_4350_p2         | -   |        | sub_ln65_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U113     | 4   |        | mul_ln65_53  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U114     | 4   |        | mul_ln65_54  | mul | auto   | 0       |
|    sub_ln36_4_fu_4369_p2         | -   |        | sub_ln36_4   | sub | fabric | 0       |
|    sub_ln65_10_fu_4400_p2        | -   |        | sub_ln65_10  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U115     | 4   |        | mul_ln65_55  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U116     | 4   |        | mul_ln65_56  | mul | auto   | 0       |
|    sub_ln36_5_fu_6710_p2         | -   |        | sub_ln36_5   | sub | fabric | 0       |
|    tmp_61_fu_6803_p17            | -   |        | sub_ln65_11  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U117     | 4   |        | mul_ln65_57  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U118     | 4   |        | mul_ln65_58  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U119     | 4   |        | mul_ln65_59  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U120     | 4   |        | mul_ln65_60  | mul | auto   | 0       |
|    add_ln48_fu_1734_p2           | -   |        | add_ln48     | add | fabric | 0       |
|    add_ln51_5_fu_1740_p2         | -   |        | add_ln51_5   | add | fabric | 0       |
|    k1_5_fu_4471_p2               | -   |        | k1_5         | add | fabric | 0       |
|    k_5_fu_4477_p2                | -   |        | k_5          | add | fabric | 0       |
|    tmp20_fu_6938_p2              | -   |        | tmp20        | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U131     | 4   |        | tmp21        | mul | auto   | 0       |
|    add_ln51_8_fu_6949_p2         | -   |        | add_ln51_8   | add | fabric | 0       |
|    p_cast290_fu_4497_p2          | -   |        | p_cast290    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U78      | 4   |        | mul_ln63_1   | mul | auto   | 0       |
|    add_ln63_fu_1812_p2           | -   |        | add_ln63     | add | fabric | 0       |
|    add_ln36_1_fu_1826_p2         | -   |        | add_ln36_1   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U79      | 4   |        | mul_ln59_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U80      | 4   |        | mul_ln63_2   | mul | auto   | 0       |
|    add_ln63_9_fu_4599_p2         | -   |        | add_ln63_9   | add | fabric | 0       |
|    sub_ln36_17_fu_1836_p2        | -   |        | sub_ln36_17  | sub | fabric | 0       |
|    sub_ln65_25_fu_1862_p2        | -   |        | sub_ln65_25  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U81      | 4   |        | mul_ln65_61  | mul | auto   | 0       |
|    add_ln65_2_fu_4675_p2         | -   |        | add_ln65_2   | add | fabric | 0       |
|    sub_ln63_6_fu_1892_p2         | -   |        | sub_ln63_6   | sub | fabric | 0       |
|    sub_ln65_12_fu_1898_p2        | -   |        | sub_ln65_12  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U82      | 4   |        | mul_ln65_62  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U83      | 4   |        | mul_ln65_63  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U84      | 4   |        | mul_ln65_64  | mul | auto   | 0       |
|    add_ln65_11_fu_4798_p2        | -   |        | add_ln65_11  | add | fabric | 0       |
|    sub_ln36_33_fu_1908_p2        | -   |        | sub_ln36_33  | sub | fabric | 0       |
|    sub_ln63_7_fu_4880_p2         | -   |        | sub_ln63_7   | sub | fabric | 0       |
|    sub_ln65_13_fu_1926_p2        | -   |        | sub_ln65_13  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U85      | 4   |        | mul_ln65_65  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U86      | 4   |        | mul_ln65_66  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U87      | 4   |        | mul_ln65_67  | mul | auto   | 0       |
|    add_ln65_20_fu_4993_p2        | -   |        | add_ln65_20  | add | fabric | 0       |
|    sub_ln36_28_fu_1936_p2        | -   |        | sub_ln36_28  | sub | fabric | 0       |
|    tmp_77_fu_5213_p17            | -   |        | sub_ln63_8   | sub | fabric | 0       |
|    tmp_78_fu_5255_p17            | -   |        | sub_ln65_14  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U88      | 4   |        | mul_ln65_68  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U89      | 4   |        | mul_ln65_69  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U90      | 4   |        | mul_ln65_70  | mul | auto   | 0       |
|    add_ln65_29_fu_5183_p2        | -   |        | add_ln65_29  | add | fabric | 0       |
|    sub_ln36_29_fu_1956_p2        | -   |        | sub_ln36_29  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U91      | 4   |        | mul_ln65_71  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U92      | 4   |        | mul_ln65_72  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U93      | 4   |        | mul_ln65_73  | mul | auto   | 0       |
|    add_ln65_38_fu_5352_p2        | -   |        | add_ln65_38  | add | fabric | 0       |
|    sub_ln36_30_fu_1972_p2        | -   |        | sub_ln36_30  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U94      | 4   |        | mul_ln65_74  | mul | auto   | 0       |
|    add_ln65_46_fu_5431_p2        | -   |        | add_ln65_46  | add | fabric | 0       |
|    sub_ln36_18_fu_1982_p2        | -   |        | sub_ln36_18  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U95      | 4   |        | mul_ln65_75  | mul | auto   | 0       |
|    add_ln65_49_fu_5500_p2        | -   |        | add_ln65_49  | add | fabric | 0       |
|    add_ln65_50_fu_5506_p2        | -   |        | add_ln65_50  | add | fabric | 0       |
|    sub_ln36_19_fu_5524_p2        | -   |        | sub_ln36_19  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U96      | 4   |        | mul_ln65_76  | mul | auto   | 0       |
|    add_ln65_53_fu_5570_p2        | -   |        | add_ln65_53  | add | fabric | 0       |
|    sub_ln36_20_fu_5600_p2        | -   |        | sub_ln36_20  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U97      | 4   |        | mul_ln65_77  | mul | auto   | 0       |
|    sub_ln36_21_fu_5712_p2        | -   |        | sub_ln36_21  | sub | fabric | 0       |
|    sub_ln65_15_fu_5733_p2        | -   |        | sub_ln65_15  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U121     | 4   |        | mul_ln65_78  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U122     | 4   |        | mul_ln65_79  | mul | auto   | 0       |
|    sub_ln36_6_fu_5742_p2         | -   |        | sub_ln36_6   | sub | fabric | 0       |
|    sub_ln65_16_fu_5773_p2        | -   |        | sub_ln65_16  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U123     | 4   |        | mul_ln65_80  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U124     | 4   |        | mul_ln65_81  | mul | auto   | 0       |
|    sub_ln36_7_fu_5782_p2         | -   |        | sub_ln36_7   | sub | fabric | 0       |
|    tmp_89_fu_7460_p17            | -   |        | sub_ln65_17  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U125     | 4   |        | mul_ln65_82  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U126     | 4   |        | mul_ln65_83  | mul | auto   | 0       |
|    tmp_90_fu_7502_p17            | -   |        | sub_ln36_8   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U127     | 4   |        | mul_ln65_84  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U128     | 4   |        | mul_ln65_85  | mul | auto   | 0       |
|    add_ln42_fu_2030_p2           | -   |        | add_ln42     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0   |        |              |     |        |         |
|    add_ln130_fu_280_p2           | -   |        | add_ln130    | add | fabric | 0       |
+----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d2.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d2.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d2.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d2.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                    | d2.cpp:17 in test, out1_w |
| array_partition | variable=arg1_r type=complete                    | d2.cpp:18 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d2.cpp:19 in test, arg2_r |
| array_partition | variable=arr type=complete                       | d2.cpp:20 in test, arr    |
| pipeline        | II = 1                                           | d2.cpp:44 in test         |
| unroll          |                                                  | d2.cpp:47 in test         |
| pipeline        | II = 1                                           | d2.cpp:55 in test         |
| unroll          |                                                  | d2.cpp:58 in test         |
| pipeline        | II = 1                                           | d2.cpp:75 in test         |
| unroll          |                                                  | d2.cpp:78 in test         |
| pipeline        | II = 1                                           | d2.cpp:82 in test         |
| unroll          |                                                  | d2.cpp:85 in test         |
+-----------------+--------------------------------------------------+---------------------------+


