# TCL File Generated by Component Editor 14.1
# Fri Apr 01 20:10:51 BST 2016
# DO NOT MODIFY


# 
# Haar "Haar" v1.0
#  2016.04.01.20:10:51
# 
# 

# 
# request TCL package from ACDS 14.1
# 
package require -exact qsys 14.1


# 
# module Haar
# 
set_module_property DESCRIPTION ""
set_module_property NAME Haar
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Haar
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL haar
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file calc_sum.sv SYSTEM_VERILOG PATH ../calc_sum.sv
add_fileset_file defs.vh OTHER PATH ../defs.vh
add_fileset_file delay_signal.sv SYSTEM_VERILOG PATH ../delay_signal.sv
add_fileset_file haar.sv SYSTEM_VERILOG PATH ../haar.sv TOP_LEVEL_FILE
add_fileset_file rect_parser.sv SYSTEM_VERILOG PATH ../rect_parser.sv
add_fileset_file result_classifier_control.sv SYSTEM_VERILOG PATH ../result_classifier_control.sv
add_fileset_file rom_control.sv SYSTEM_VERILOG PATH ../rom_control.sv
add_fileset_file run_haar_classifier_cascade_sum.sv SYSTEM_VERILOG PATH ../run_haar_classifier_cascade_sum.sv
add_fileset_file sum_cascade.sv SYSTEM_VERILOG PATH ../sum_cascade.sv
add_fileset_file word_parser.sv SYSTEM_VERILOG PATH ../word_parser.sv
add_fileset_file classifier.mif MIF PATH ../init_files/classifier.mif
add_fileset_file threshold_addr.txt OTHER PATH ../init_files/threshold_addr.txt


# 
# parameters
# 
add_parameter WINDOW_SIZE INTEGER 21
set_parameter_property WINDOW_SIZE DEFAULT_VALUE 21
set_parameter_property WINDOW_SIZE DISPLAY_NAME WINDOW_SIZE
set_parameter_property WINDOW_SIZE TYPE INTEGER
set_parameter_property WINDOW_SIZE UNITS None
set_parameter_property WINDOW_SIZE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property WINDOW_SIZE HDL_PARAMETER true


# 
# display items
# 


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset reset
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 avs_address address Input 4
add_interface_port avalon_slave_0 avs_writedata writedata Input 32
add_interface_port avalon_slave_0 avs_read read Input 1
add_interface_port avalon_slave_0 avs_write write Input 1
add_interface_port avalon_slave_0 avs_readdata readdata Output 32
add_interface_port avalon_slave_0 avs_waitrequest waitrequest Output 1
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk_i clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rst_i reset Input 1

