
*** Running vivado
    with args -log design_1_IOT_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_IOT_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_IOT_0_0.tcl -notrace
Command: synth_design -top design_1_IOT_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 337.781 ; gain = 127.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_IOT_0_0' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ip/design_1_IOT_0_0/synth/design_1_IOT_0_0.vhd:93]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'IOT_v1_0' declared at 'd:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/hdl/IOT_v1_0.vhd:5' bound to instance 'U0' of component 'IOT_v1_0' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ip/design_1_IOT_0_0/synth/design_1_IOT_0_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'IOT_v1_0' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/hdl/IOT_v1_0.vhd:59]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'IOT_v1_0_S00_AXI' declared at 'd:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/hdl/IOT_v1_0_S00_AXI.vhd:5' bound to instance 'IOT_v1_0_S00_AXI_inst' of component 'IOT_v1_0_S00_AXI' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/hdl/IOT_v1_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'IOT_v1_0_S00_AXI' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/hdl/IOT_v1_0_S00_AXI.vhd:96]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/hdl/IOT_v1_0_S00_AXI.vhd:245]
INFO: [Synth 8-226] default block is never used [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/hdl/IOT_v1_0_S00_AXI.vhd:375]
INFO: [Synth 8-3491] module 'CMDCTRL' declared at 'd:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/CMDCTRL.vhd:34' bound to instance 'iot' of component 'CMDCTRL' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/hdl/IOT_v1_0_S00_AXI.vhd:409]
INFO: [Synth 8-638] synthesizing module 'CMDCTRL' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/CMDCTRL.vhd:51]
INFO: [Synth 8-3491] module 'Motion_Detection' declared at 'd:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/Motion_Detection.vhd:11' bound to instance 'MotionDetector' of component 'Motion_Detection' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/CMDCTRL.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Motion_Detection' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/Motion_Detection.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Motion_Detection' (1#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/Motion_Detection.vhd:18]
INFO: [Synth 8-3491] module 'Sound_Detection' declared at 'd:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/Sound_Detection.vhd:34' bound to instance 'SoundDetector' of component 'Sound_Detection' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/CMDCTRL.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Sound_Detection' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/Sound_Detection.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Sound_Detection' (2#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/Sound_Detection.vhd:40]
INFO: [Synth 8-3491] module 'LightCTRL' declared at 'd:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/LightCTRL.vhd:34' bound to instance 'lightController' of component 'LightCTRL' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/CMDCTRL.vhd:83]
INFO: [Synth 8-638] synthesizing module 'LightCTRL' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/LightCTRL.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LightCTRL' (3#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/LightCTRL.vhd:40]
INFO: [Synth 8-3491] module 'temp' declared at 'd:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/temp.vhd:34' bound to instance 'TempController' of component 'temp' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/CMDCTRL.vhd:84]
INFO: [Synth 8-638] synthesizing module 'temp' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/temp.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'temp' (4#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/temp.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMDCTRL' (5#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/CMDCTRL.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'IOT_v1_0_S00_AXI' (6#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/hdl/IOT_v1_0_S00_AXI.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'IOT_v1_0' (7#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/hdl/IOT_v1_0.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_IOT_0_0' (8#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ip/design_1_IOT_0_0/synth/design_1_IOT_0_0.vhd:93]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[15]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[14]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[13]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[12]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[11]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[10]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[9]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[8]
WARNING: [Synth 8-3331] design IOT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design IOT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design IOT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design IOT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design IOT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design IOT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 376.047 ; gain = 165.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 376.047 ; gain = 165.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 687.777 ; gain = 0.156
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/Motion_Detection.vhd:60]
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "T" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Light_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Motion_EN" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/temp.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'H_reg' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/0184/src/temp.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               18 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Motion_Detection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module Sound_Detection 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module temp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CMDCTRL 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 5     
Module IOT_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MotionDetector/state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[15]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[14]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[13]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[12]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[11]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[10]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[9]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[8]
WARNING: [Synth 8-3331] design IOT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design IOT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design IOT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design IOT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design IOT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design IOT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'U0/IOT_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/IOT_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IOT_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/IOT_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/IOT_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IOT_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/IOT_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_IOT_0_0.
INFO: [Synth 8-3332] Sequential element (U0/IOT_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_IOT_0_0.
INFO: [Synth 8-3332] Sequential element (U0/IOT_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_IOT_0_0.
INFO: [Synth 8-3332] Sequential element (U0/IOT_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_IOT_0_0.
INFO: [Synth 8-3332] Sequential element (U0/IOT_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_IOT_0_0.
INFO: [Synth 8-3332] Sequential element (U0/IOT_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_IOT_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    27|
|2     |LUT1   |    15|
|3     |LUT2   |    39|
|4     |LUT3   |    39|
|5     |LUT4   |    65|
|6     |LUT5   |    18|
|7     |LUT6   |    67|
|8     |FDRE   |   278|
|9     |FDSE   |     2|
|10    |LDC    |     1|
|11    |LDCP   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |   552|
|2     |  U0                      |IOT_v1_0         |   552|
|3     |    IOT_v1_0_S00_AXI_inst |IOT_v1_0_S00_AXI |   547|
|4     |      iot                 |CMDCTRL          |   321|
|5     |        MotionDetector    |Motion_Detection |   181|
|6     |        SoundDetector     |Sound_Detection  |     1|
|7     |        TempController    |temp             |   124|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 687.777 ; gain = 477.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 687.777 ; gain = 116.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 687.777 ; gain = 477.723
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 687.777 ; gain = 428.063
INFO: [Common 17-1381] The checkpoint 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/design_1_IOT_0_0_synth_1/design_1_IOT_0_0.dcp' has been generated.
