### Hi there ğŸ‘‹
- ğŸŒ± Iâ€™m currently focusing on ASIC design.
- ğŸ”­ I obtained my bachelor's degree from Shenzhen University, and I am currently pursuing a master's degree at Zhengzhou University.
- ğŸ¢ I interned at the Beijing Institute of Open Source Chip from 2023 to 2024 as a Digital IC Design and Verification Engineer, focusing on DDR Subsystem.
- ğŸ“« How to reach me: lauchinyuan@yeah.net or 2018133098@email.szu.edu.cn

![](https://github-readme-stats.vercel.app/api?username=lauchinyuan)
![](http://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=lauchinyuan) 
![](http://github-profile-summary-cards.vercel.app/api/cards/most-commit-language?username=lauchinyuan)
![](http://github-profile-summary-cards.vercel.app/api/cards/productive-time?username=lauchinyuan&theme=default&utcOffset=8)


<!--
**lauchinyuan/lauchinyuan** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:
![](http://github-profile-summary-cards.vercel.app/api/cards/productive-time?username=vn7n24fzkq&theme=default&utcOffset=8)
- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
