Timing Analyzer report for test_VGA
Sun Aug 08 10:05:15 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pclk'
 13. Slow 1200mV 85C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pclk'
 15. Slow 1200mV 85C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pclk'
 24. Slow 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'pclk'
 26. Slow 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pclk'
 34. Fast 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'pclk'
 36. Fast 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; test_VGA                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.6%      ;
;     Processor 3            ;   5.3%      ;
;     Processor 4            ;   4.9%      ;
;     Processors 5-6         ;   1.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; clk24|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; clk24|altpll_component|auto_generated|pll1|inclk[0] ; { clk24|altpll_component|auto_generated|pll1|clk[0] } ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 31.746 ; 31.5 MHz   ; 0.000 ; 15.873 ; 50.00      ; 100       ; 63          ;       ;        ;           ;            ; false    ; clk    ; clk31|altpll_component|auto_generated|pll1|inclk[0] ; { clk31|altpll_component|auto_generated|pll1|clk[0] } ;
; pclk                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { pclk }                                              ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 122.79 MHz ; 122.79 MHz      ; clk31|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 130.21 MHz ; 130.21 MHz      ; pclk                                              ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.340 ; -140.650      ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 23.602 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pclk                                              ; 0.485 ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.736 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.201 ; -150.950      ;
; clk                                               ; 9.895  ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 15.599 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pclk'                                                                                                                                                                                       ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.340 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.015     ; 3.893      ;
; -3.340 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.009     ; 3.899      ;
; -3.340 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.015     ; 3.893      ;
; -3.246 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.102      ; 3.916      ;
; -3.246 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.108      ; 3.922      ;
; -3.246 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.102      ; 3.916      ;
; -3.229 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.111      ; 3.908      ;
; -3.229 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.117      ; 3.914      ;
; -3.229 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.111      ; 3.908      ;
; -3.228 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.063      ; 3.859      ;
; -3.228 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.069      ; 3.865      ;
; -3.228 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.063      ; 3.859      ;
; -3.216 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.135      ; 3.919      ;
; -3.216 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.141      ; 3.925      ;
; -3.216 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.135      ; 3.919      ;
; -3.187 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.006      ; 3.761      ;
; -3.187 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.012      ; 3.767      ;
; -3.187 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.006      ; 3.761      ;
; -3.111 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.111      ; 3.790      ;
; -3.111 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.117      ; 3.796      ;
; -3.111 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.111      ; 3.790      ;
; -3.101 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.042      ; 3.711      ;
; -3.101 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.048      ; 3.717      ;
; -3.101 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.042      ; 3.711      ;
; -3.098 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.135      ; 3.801      ;
; -3.098 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.141      ; 3.807      ;
; -3.098 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.135      ; 3.801      ;
; -3.093 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.123      ; 3.784      ;
; -3.093 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.129      ; 3.790      ;
; -3.093 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.123      ; 3.784      ;
; -3.078 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.063      ; 3.709      ;
; -3.078 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.069      ; 3.715      ;
; -3.078 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.063      ; 3.709      ;
; -3.066 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.224      ; 3.858      ;
; -3.066 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.230      ; 3.864      ;
; -3.066 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.224      ; 3.858      ;
; -3.007 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.006      ; 3.581      ;
; -3.007 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.012      ; 3.587      ;
; -3.007 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.006      ; 3.581      ;
; -3.005 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.090      ; 3.663      ;
; -3.005 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.096      ; 3.669      ;
; -3.005 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.090      ; 3.663      ;
; -2.992 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.114      ; 3.674      ;
; -2.992 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.120      ; 3.680      ;
; -2.992 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.114      ; 3.674      ;
; -2.974 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.123      ; 3.665      ;
; -2.974 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.129      ; 3.671      ;
; -2.974 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.123      ; 3.665      ;
; -2.963 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.381      ; 3.912      ;
; -2.963 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.387      ; 3.918      ;
; -2.963 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.381      ; 3.912      ;
; -2.942 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.360      ; 3.870      ;
; -2.942 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.366      ; 3.876      ;
; -2.942 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.360      ; 3.870      ;
; -2.939 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.203      ; 3.710      ;
; -2.939 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.209      ; 3.716      ;
; -2.939 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.203      ; 3.710      ;
; -2.916 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.224      ; 3.708      ;
; -2.916 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.230      ; 3.714      ;
; -2.916 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.224      ; 3.708      ;
; -2.913 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.123      ; 3.604      ;
; -2.913 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.129      ; 3.610      ;
; -2.913 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.123      ; 3.604      ;
; -2.869 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.381      ; 3.818      ;
; -2.869 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.387      ; 3.824      ;
; -2.869 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.381      ; 3.818      ;
; -2.847 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.102      ; 3.517      ;
; -2.847 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.108      ; 3.523      ;
; -2.847 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.102      ; 3.517      ;
; -2.842 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.156      ; 3.566      ;
; -2.842 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.162      ; 3.572      ;
; -2.842 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.156      ; 3.566      ;
; -2.839 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.124      ; 3.531      ;
; -2.839 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.130      ; 3.537      ;
; -2.839 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.124      ; 3.531      ;
; -2.824 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.123      ; 3.515      ;
; -2.824 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.129      ; 3.521      ;
; -2.824 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.123      ; 3.515      ;
; -2.804 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.524     ; 2.848      ;
; -2.724 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.156      ; 3.448      ;
; -2.724 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.162      ; 3.454      ;
; -2.724 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.156      ; 3.448      ;
; -2.686 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.145      ; 3.399      ;
; -2.686 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.151      ; 3.405      ;
; -2.686 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.145      ; 3.399      ;
; -2.618 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.135      ; 3.321      ;
; -2.618 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.141      ; 3.327      ;
; -2.618 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.135      ; 3.321      ;
; -2.616 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.134      ; 3.318      ;
; -2.616 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.134      ; 3.318      ;
; -2.615 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.140      ; 3.323      ;
; -2.590 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.113      ; 3.271      ;
; -2.590 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.119      ; 3.277      ;
; -2.590 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.113      ; 3.271      ;
; -2.517 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.134      ; 3.219      ;
; -2.517 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.140      ; 3.225      ;
; -2.517 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.134      ; 3.219      ;
; -2.506 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.145      ; 3.219      ;
; -2.506 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.151      ; 3.225      ;
; -2.506 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.145      ; 3.219      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 23.602 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 8.455      ;
; 23.675 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.401     ; 7.671      ;
; 23.683 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 8.374      ;
; 23.694 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 8.363      ;
; 23.768 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 8.289      ;
; 23.784 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 8.273      ;
; 23.820 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 8.237      ;
; 23.887 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.420     ; 7.440      ;
; 23.904 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 8.153      ;
; 23.943 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.258      ; 8.109      ;
; 23.950 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.257      ; 8.101      ;
; 23.992 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 8.055      ;
; 24.015 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.264      ; 8.043      ;
; 24.024 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.258      ; 8.028      ;
; 24.031 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.257      ; 8.020      ;
; 24.035 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.258      ; 8.017      ;
; 24.042 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.257      ; 8.009      ;
; 24.044 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 8.013      ;
; 24.073 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.974      ;
; 24.084 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.963      ;
; 24.095 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.258      ; 7.957      ;
; 24.096 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.264      ; 7.962      ;
; 24.102 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.257      ; 7.949      ;
; 24.107 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.264      ; 7.951      ;
; 24.111 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.258      ; 7.941      ;
; 24.118 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.257      ; 7.933      ;
; 24.158 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.889      ;
; 24.161 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.406     ; 7.180      ;
; 24.161 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.258      ; 7.891      ;
; 24.168 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.257      ; 7.883      ;
; 24.174 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.873      ;
; 24.181 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.264      ; 7.877      ;
; 24.197 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.264      ; 7.861      ;
; 24.210 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.837      ;
; 24.231 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.258      ; 7.821      ;
; 24.233 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.264      ; 7.825      ;
; 24.238 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.257      ; 7.813      ;
; 24.294 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.753      ;
; 24.313 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.269      ; 7.750      ;
; 24.317 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.264      ; 7.741      ;
; 24.326 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.721      ;
; 24.357 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.703      ;
; 24.390 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.658      ;
; 24.394 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.269      ; 7.669      ;
; 24.405 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.269      ; 7.658      ;
; 24.407 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.640      ;
; 24.418 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.629      ;
; 24.427 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.408     ; 6.912      ;
; 24.434 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.613      ;
; 24.438 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.622      ;
; 24.449 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.611      ;
; 24.457 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.264      ; 7.601      ;
; 24.471 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.577      ;
; 24.478 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.569      ;
; 24.479 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.269      ; 7.584      ;
; 24.482 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.566      ;
; 24.494 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.553      ;
; 24.495 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.269      ; 7.568      ;
; 24.523 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.537      ;
; 24.530 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.419     ; 6.798      ;
; 24.531 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.269      ; 7.532      ;
; 24.538 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.409     ; 6.800      ;
; 24.539 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.521      ;
; 24.544 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.503      ;
; 24.544 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.401     ; 6.802      ;
; 24.556 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.492      ;
; 24.572 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.476      ;
; 24.575 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.485      ;
; 24.608 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.440      ;
; 24.614 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 7.433      ;
; 24.615 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.269      ; 7.448      ;
; 24.638 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.421     ; 6.688      ;
; 24.659 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.401      ;
; 24.692 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.356      ;
; 24.698 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.258      ; 7.354      ;
; 24.699 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.257      ; 7.352      ;
; 24.723 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.425     ; 6.599      ;
; 24.755 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.269      ; 7.308      ;
; 24.796 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.246      ; 7.244      ;
; 24.799 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.261      ;
; 24.808 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.413     ; 6.526      ;
; 24.811 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 7.246      ;
; 24.831 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.251      ; 7.214      ;
; 24.832 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.216      ;
; 24.877 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.246      ; 7.163      ;
; 24.888 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.246      ; 7.152      ;
; 24.912 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.251      ; 7.133      ;
; 24.923 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.251      ; 7.122      ;
; 24.962 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.246      ; 7.078      ;
; 24.978 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.246      ; 7.062      ;
; 24.986 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.412     ; 6.349      ;
; 24.997 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.251      ; 7.048      ;
; 25.013 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.251      ; 7.032      ;
; 25.014 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.246      ; 7.026      ;
; 25.049 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.251      ; 6.996      ;
; 25.052 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 6.995      ;
; 25.098 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.246      ; 6.942      ;
; 25.133 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.251      ; 6.912      ;
; 25.145 ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.264      ; 6.913      ;
; 25.201 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.253      ; 6.846      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pclk'                                                                                                                                                                                        ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; FSM_data:datos|i                ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FSM_data:datos|mem_px_data[2]   ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FSM_data:datos|vsync_antes      ; FSM_data:datos|vsync_antes                                                                                ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FSM_data:datos|px_wr            ; FSM_data:datos|px_wr                                                                                      ; pclk         ; pclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.555 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.055      ; 0.822      ;
; 0.793 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.054      ;
; 0.794 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.055      ;
; 0.796 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.057      ;
; 0.802 ; FSM_data:datos|mem_px_addr[13]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.063      ;
; 0.812 ; FSM_data:datos|i                ; FSM_data:datos|px_wr                                                                                      ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.079      ;
; 0.818 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.079      ;
; 0.819 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.080      ;
; 0.819 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.080      ;
; 0.820 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.081      ;
; 0.821 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.082      ;
; 0.821 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.082      ;
; 0.822 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.083      ;
; 0.822 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.083      ;
; 0.825 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.092      ;
; 0.830 ; FSM_data:datos|vsync_antes      ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.097      ;
; 0.831 ; FSM_data:datos|mem_px_addr[14]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.049      ; 1.092      ;
; 0.854 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|vsync_antes                                                                                ; pclk         ; pclk        ; 0.000        ; 0.055      ; 1.121      ;
; 0.990 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.059      ; 1.261      ;
; 1.059 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.394      ; 1.207      ;
; 1.069 ; FSM_data:datos|mem_px_addr[3]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.394      ; 1.217      ;
; 1.075 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.394      ; 1.223      ;
; 1.076 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.408      ; 1.238      ;
; 1.080 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.420      ; 1.254      ;
; 1.094 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.394      ; 1.242      ;
; 1.095 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.408      ; 1.257      ;
; 1.097 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.420      ; 1.271      ;
; 1.110 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.420      ; 1.284      ;
; 1.115 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.385      ; 1.254      ;
; 1.116 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.420      ; 1.290      ;
; 1.116 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.408      ; 1.278      ;
; 1.122 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.373      ; 1.249      ;
; 1.129 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.385      ; 1.268      ;
; 1.130 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.394      ; 1.278      ;
; 1.133 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.385      ; 1.272      ;
; 1.143 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.409      ;
; 1.143 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.409      ;
; 1.144 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.410      ;
; 1.146 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.385      ; 1.285      ;
; 1.148 ; FSM_data:datos|mem_px_addr[5]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.394      ; 1.296      ;
; 1.148 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.385      ; 1.287      ;
; 1.150 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.420      ; 1.324      ;
; 1.150 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.373      ; 1.277      ;
; 1.151 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.373      ; 1.278      ;
; 1.151 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.385      ; 1.290      ;
; 1.152 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.418      ;
; 1.152 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.418      ;
; 1.152 ; FSM_data:datos|mem_px_addr[13]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.418      ;
; 1.161 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.427      ;
; 1.161 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.427      ;
; 1.168 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.434      ;
; 1.168 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.434      ;
; 1.168 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.434      ;
; 1.175 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.396      ; 1.325      ;
; 1.176 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.442      ;
; 1.177 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.443      ;
; 1.177 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.443      ;
; 1.178 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.444      ;
; 1.178 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.444      ;
; 1.185 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.451      ;
; 1.186 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.452      ;
; 1.186 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.452      ;
; 1.187 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.453      ;
; 1.187 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.453      ;
; 1.199 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.263      ; 1.216      ;
; 1.235 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.263      ; 1.252      ;
; 1.247 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.263      ; 1.264      ;
; 1.255 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.263      ; 1.272      ;
; 1.274 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.540      ;
; 1.274 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.540      ;
; 1.275 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.541      ;
; 1.277 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.263      ; 1.294      ;
; 1.283 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.549      ;
; 1.283 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.549      ;
; 1.284 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.550      ;
; 1.292 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.558      ;
; 1.292 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.558      ;
; 1.299 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.565      ;
; 1.299 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.565      ;
; 1.299 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.565      ;
; 1.301 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.567      ;
; 1.301 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.567      ;
; 1.308 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.574      ;
; 1.308 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.574      ;
; 1.308 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.574      ;
; 1.316 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.582      ;
; 1.317 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.583      ;
; 1.318 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.584      ;
; 1.318 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.584      ;
; 1.325 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.591      ;
; 1.326 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.592      ;
; 1.327 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.593      ;
; 1.327 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.593      ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.736 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.745 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.762 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.765 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.769 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.061      ;
; 0.770 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.770 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
; 0.773 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.775 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.067      ;
; 0.778 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.070      ;
; 0.778 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.071      ;
; 0.780 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.782 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.784 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
; 0.789 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.797 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.090      ;
; 0.833 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.491      ;
; 0.897 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.574      ;
; 0.920 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.597      ;
; 0.963 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.255      ;
; 0.965 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.257      ;
; 1.080 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.738      ;
; 1.086 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.744      ;
; 1.091 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.099 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.107 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.765      ;
; 1.108 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.117 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.119 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.786      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.141 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.435      ;
; 1.145 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.437      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.158 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.162 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.825      ;
; 1.163 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.821      ;
; 1.167 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.460      ;
; 1.192 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.855      ;
; 1.222 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.230 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.522      ;
; 1.231 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.239 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.531      ;
; 1.240 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.906      ;
; 1.248 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.915      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.252 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.928      ;
; 1.253 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.922      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.260 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.929      ;
; 1.264 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.556      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.559      ;
; 1.273 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.565      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.952      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.566      ;
; 1.275 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.277 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.942      ;
; 1.281 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.283 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.283 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.575      ;
; 1.290 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.583      ;
; 1.291 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.956      ;
; 1.298 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.591      ;
; 1.302 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.968      ;
; 1.306 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.969      ;
; 1.307 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.600      ;
; 1.308 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.600      ;
; 1.326 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.618      ;
; 1.333 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.625      ;
; 1.335 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.627      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 131.41 MHz ; 131.41 MHz      ; clk31|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 133.58 MHz ; 133.58 MHz      ; pclk                                              ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.243 ; -131.915      ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 24.136 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pclk                                              ; 0.430 ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.685 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.201 ; -151.058      ;
; clk                                               ; 9.906  ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 15.595 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                        ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.243 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.154     ; 3.648      ;
; -3.243 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.148     ; 3.654      ;
; -3.243 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.154     ; 3.648      ;
; -3.163 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.040     ; 3.682      ;
; -3.163 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.034     ; 3.688      ;
; -3.163 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.040     ; 3.682      ;
; -3.128 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.072     ; 3.615      ;
; -3.128 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.066     ; 3.621      ;
; -3.128 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.072     ; 3.615      ;
; -3.043 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.031     ; 3.571      ;
; -3.043 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.025     ; 3.577      ;
; -3.043 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.031     ; 3.571      ;
; -3.031 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.008     ; 3.582      ;
; -3.031 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.002     ; 3.588      ;
; -3.031 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.008     ; 3.582      ;
; -3.028 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.132     ; 3.455      ;
; -3.028 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.126     ; 3.461      ;
; -3.028 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.132     ; 3.455      ;
; -2.992 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.094     ; 3.457      ;
; -2.992 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.088     ; 3.463      ;
; -2.992 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.094     ; 3.457      ;
; -2.988 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.072     ; 3.475      ;
; -2.988 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.066     ; 3.481      ;
; -2.988 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.072     ; 3.475      ;
; -2.978 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.074      ; 3.611      ;
; -2.978 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.080      ; 3.617      ;
; -2.978 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.074      ; 3.611      ;
; -2.956 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.031     ; 3.484      ;
; -2.956 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.025     ; 3.490      ;
; -2.956 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.031     ; 3.484      ;
; -2.948 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.018     ; 3.489      ;
; -2.948 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.012     ; 3.495      ;
; -2.948 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.018     ; 3.489      ;
; -2.944 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.008     ; 3.495      ;
; -2.944 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.002     ; 3.501      ;
; -2.944 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.008     ; 3.495      ;
; -2.929 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.053     ; 3.435      ;
; -2.929 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.047     ; 3.441      ;
; -2.929 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.053     ; 3.435      ;
; -2.919 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.132     ; 3.346      ;
; -2.919 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.126     ; 3.352      ;
; -2.919 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.132     ; 3.346      ;
; -2.917 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.030     ; 3.446      ;
; -2.917 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.024     ; 3.452      ;
; -2.917 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.030     ; 3.446      ;
; -2.893 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.211      ; 3.663      ;
; -2.893 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.217      ; 3.669      ;
; -2.893 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.211      ; 3.663      ;
; -2.893 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.189      ; 3.641      ;
; -2.893 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.195      ; 3.647      ;
; -2.893 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.189      ; 3.641      ;
; -2.882 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.019     ; 3.422      ;
; -2.882 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.013     ; 3.428      ;
; -2.882 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.019     ; 3.422      ;
; -2.842 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.052      ; 3.453      ;
; -2.842 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.058      ; 3.459      ;
; -2.842 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.052      ; 3.453      ;
; -2.839 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.018     ; 3.380      ;
; -2.839 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.012     ; 3.386      ;
; -2.839 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.018     ; 3.380      ;
; -2.838 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.074      ; 3.471      ;
; -2.838 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.080      ; 3.477      ;
; -2.838 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.074      ; 3.471      ;
; -2.811 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.640     ; 2.730      ;
; -2.787 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.211      ; 3.557      ;
; -2.787 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.217      ; 3.563      ;
; -2.787 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.211      ; 3.557      ;
; -2.766 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.021     ; 3.304      ;
; -2.766 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.015     ; 3.310      ;
; -2.766 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.021     ; 3.304      ;
; -2.746 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.041     ; 3.264      ;
; -2.746 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.035     ; 3.270      ;
; -2.746 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.041     ; 3.264      ;
; -2.742 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; -0.019     ; 3.282      ;
; -2.742 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; -0.013     ; 3.288      ;
; -2.742 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; -0.019     ; 3.282      ;
; -2.675 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.011      ; 3.245      ;
; -2.675 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.017      ; 3.251      ;
; -2.675 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.011      ; 3.245      ;
; -2.588 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.011      ; 3.158      ;
; -2.588 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.017      ; 3.164      ;
; -2.588 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.011      ; 3.158      ;
; -2.561 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.011     ; 3.109      ;
; -2.561 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.005     ; 3.115      ;
; -2.561 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.011     ; 3.109      ;
; -2.551 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.001      ; 3.111      ;
; -2.551 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.007      ; 3.117      ;
; -2.551 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.001      ; 3.111      ;
; -2.530 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.008     ; 3.081      ;
; -2.530 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.002     ; 3.087      ;
; -2.530 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.008     ; 3.081      ;
; -2.530 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.030     ; 3.059      ;
; -2.530 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.024     ; 3.065      ;
; -2.530 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; -0.030     ; 3.059      ;
; -2.442 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.001      ; 3.002      ;
; -2.442 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.007      ; 3.008      ;
; -2.442 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.001      ; 3.002      ;
; -2.428 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.631     ; 2.356      ;
; -2.424 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; -0.008     ; 2.975      ;
; -2.424 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; -0.002     ; 2.981      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 24.136 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 7.881      ;
; 24.188 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.350     ; 7.210      ;
; 24.203 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 7.814      ;
; 24.221 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 7.796      ;
; 24.321 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 7.696      ;
; 24.330 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 7.687      ;
; 24.342 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 7.675      ;
; 24.413 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 7.604      ;
; 24.446 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.368     ; 6.934      ;
; 24.490 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.518      ;
; 24.495 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 7.518      ;
; 24.502 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.508      ;
; 24.528 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.490      ;
; 24.557 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.451      ;
; 24.562 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 7.451      ;
; 24.569 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.441      ;
; 24.575 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.433      ;
; 24.580 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 7.433      ;
; 24.587 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.423      ;
; 24.595 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.423      ;
; 24.613 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.405      ;
; 24.623 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 7.394      ;
; 24.662 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.356     ; 6.730      ;
; 24.675 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.333      ;
; 24.680 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 7.333      ;
; 24.684 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.324      ;
; 24.687 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.323      ;
; 24.689 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 7.324      ;
; 24.696 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.312      ;
; 24.696 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.314      ;
; 24.701 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 7.312      ;
; 24.708 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.302      ;
; 24.713 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.305      ;
; 24.722 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.296      ;
; 24.734 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.284      ;
; 24.767 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.241      ;
; 24.772 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 7.241      ;
; 24.779 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.231      ;
; 24.801 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.238      ; 7.222      ;
; 24.805 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.213      ;
; 24.838 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 7.183      ;
; 24.863 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.145      ;
; 24.868 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.238      ; 7.155      ;
; 24.884 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 7.125      ;
; 24.886 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.238      ; 7.137      ;
; 24.905 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 7.116      ;
; 24.923 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 7.098      ;
; 24.930 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.078      ;
; 24.942 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.357     ; 6.449      ;
; 24.948 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.060      ;
; 24.951 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 7.058      ;
; 24.969 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 7.040      ;
; 24.977 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.031      ;
; 24.986 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.238      ; 7.037      ;
; 24.995 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.238      ; 7.028      ;
; 25.007 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.238      ; 7.016      ;
; 25.007 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.354     ; 6.387      ;
; 25.015 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.003      ;
; 25.023 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 6.998      ;
; 25.032 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 6.989      ;
; 25.035 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.366     ; 6.347      ;
; 25.044 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 6.977      ;
; 25.048 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 6.960      ;
; 25.048 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.358     ; 6.342      ;
; 25.057 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 6.951      ;
; 25.069 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 6.939      ;
; 25.069 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 6.940      ;
; 25.078 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.238      ; 6.945      ;
; 25.078 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 6.931      ;
; 25.090 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 6.919      ;
; 25.115 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 6.906      ;
; 25.140 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 6.868      ;
; 25.160 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.370     ; 6.218      ;
; 25.161 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 6.848      ;
; 25.221 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 6.796      ;
; 25.234 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.372     ; 6.142      ;
; 25.271 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 6.742      ;
; 25.272 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.220      ; 6.733      ;
; 25.278 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 6.732      ;
; 25.288 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.238      ; 6.735      ;
; 25.302 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.705      ;
; 25.311 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.362     ; 6.075      ;
; 25.325 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 6.696      ;
; 25.339 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.220      ; 6.666      ;
; 25.357 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.220      ; 6.648      ;
; 25.369 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.638      ;
; 25.371 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 6.638      ;
; 25.387 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.620      ;
; 25.457 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.220      ; 6.548      ;
; 25.466 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.220      ; 6.539      ;
; 25.478 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.220      ; 6.527      ;
; 25.479 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.359     ; 5.910      ;
; 25.487 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.520      ;
; 25.496 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.511      ;
; 25.508 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.499      ;
; 25.549 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.220      ; 6.456      ;
; 25.575 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 6.433      ;
; 25.579 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.428      ;
; 25.595 ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 6.422      ;
; 25.604 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 6.404      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                         ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; FSM_data:datos|i                ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FSM_data:datos|vsync_antes      ; FSM_data:datos|vsync_antes                                                                                ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FSM_data:datos|px_wr            ; FSM_data:datos|px_wr                                                                                      ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FSM_data:datos|mem_px_data[2]   ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.510 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 0.756      ;
; 0.734 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.973      ;
; 0.735 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.974      ;
; 0.736 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.975      ;
; 0.739 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.978      ;
; 0.743 ; FSM_data:datos|mem_px_addr[13]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.982      ;
; 0.749 ; FSM_data:datos|i                ; FSM_data:datos|px_wr                                                                                      ; pclk         ; pclk        ; 0.000        ; 0.051      ; 0.995      ;
; 0.757 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.996      ;
; 0.758 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.997      ;
; 0.759 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.998      ;
; 0.760 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.999      ;
; 0.762 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.001      ;
; 0.762 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.001      ;
; 0.763 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.002      ;
; 0.763 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.002      ;
; 0.766 ; FSM_data:datos|vsync_antes      ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.012      ;
; 0.767 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.013      ;
; 0.772 ; FSM_data:datos|mem_px_addr[14]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 1.011      ;
; 0.794 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|vsync_antes                                                                                ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.040      ;
; 0.919 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.168      ;
; 1.049 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.295      ;
; 1.049 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.295      ;
; 1.049 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.295      ;
; 1.050 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.296      ;
; 1.053 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.299      ;
; 1.058 ; FSM_data:datos|mem_px_addr[13]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.304      ;
; 1.065 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.311      ;
; 1.066 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.312      ;
; 1.070 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.316      ;
; 1.072 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.318      ;
; 1.072 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.318      ;
; 1.073 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.319      ;
; 1.073 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.319      ;
; 1.074 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.320      ;
; 1.076 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.322      ;
; 1.077 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.323      ;
; 1.085 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.331      ;
; 1.089 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.335      ;
; 1.089 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.335      ;
; 1.090 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.336      ;
; 1.090 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.336      ;
; 1.142 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.388      ;
; 1.143 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.389      ;
; 1.147 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.393      ;
; 1.152 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.220      ; 1.102      ;
; 1.165 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.411      ;
; 1.165 ; FSM_data:datos|mem_px_addr[3]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.220      ; 1.115      ;
; 1.166 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.235      ; 1.131      ;
; 1.167 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.220      ; 1.117      ;
; 1.171 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.417      ;
; 1.171 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.417      ;
; 1.171 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.417      ;
; 1.171 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.417      ;
; 1.171 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.417      ;
; 1.172 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.418      ;
; 1.172 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.245      ; 1.147      ;
; 1.175 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.421      ;
; 1.181 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.235      ; 1.146      ;
; 1.187 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.433      ;
; 1.188 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.434      ;
; 1.192 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.438      ;
; 1.192 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.220      ; 1.142      ;
; 1.194 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.440      ;
; 1.194 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.440      ;
; 1.194 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.245      ; 1.169      ;
; 1.195 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.441      ;
; 1.196 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.442      ;
; 1.198 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.444      ;
; 1.199 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.445      ;
; 1.200 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.235      ; 1.165      ;
; 1.203 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.245      ; 1.178      ;
; 1.203 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.216      ; 1.149      ;
; 1.205 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.245      ; 1.180      ;
; 1.207 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.453      ;
; 1.210 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.201      ; 1.141      ;
; 1.211 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.457      ;
; 1.212 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.458      ;
; 1.212 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.458      ;
; 1.212 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.215      ; 1.157      ;
; 1.216 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.216      ; 1.162      ;
; 1.222 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.220      ; 1.172      ;
; 1.229 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.215      ; 1.174      ;
; 1.229 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.215      ; 1.174      ;
; 1.233 ; FSM_data:datos|mem_px_addr[5]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.220      ; 1.183      ;
; 1.233 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.215      ; 1.178      ;
; 1.237 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.245      ; 1.212      ;
; 1.240 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.201      ; 1.171      ;
; 1.242 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.201      ; 1.173      ;
; 1.253 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.502      ;
; 1.258 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.225      ; 1.213      ;
; 1.264 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.510      ;
; 1.265 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.511      ;
; 1.269 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.051      ; 1.515      ;
; 1.279 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.054      ; 1.528      ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.685 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.693 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.709 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.714 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.716 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.720 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.722 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.724 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.991      ;
; 0.726 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.728 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.730 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.732 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.999      ;
; 0.743 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.010      ;
; 0.764 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.351      ;
; 0.829 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.430      ;
; 0.850 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.451      ;
; 0.871 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.139      ;
; 0.889 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.157      ;
; 0.991 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.574      ;
; 0.991 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.574      ;
; 1.007 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.008 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.595      ;
; 1.013 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.017 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.024 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.028 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.030 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.032 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.619      ;
; 1.033 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.034 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.035 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.038 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.039 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.041 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.043 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.310      ;
; 1.044 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.311      ;
; 1.046 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.050 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.050 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.054 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.056 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.323      ;
; 1.058 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.325      ;
; 1.061 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.648      ;
; 1.062 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.329      ;
; 1.062 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.329      ;
; 1.065 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.654      ;
; 1.077 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.344      ;
; 1.090 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.679      ;
; 1.099 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.366      ;
; 1.113 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.381      ;
; 1.129 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.130 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.398      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.402      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.137 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.727      ;
; 1.138 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.139 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.410      ;
; 1.146 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.737      ;
; 1.146 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.413      ;
; 1.149 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.748      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.155 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.747      ;
; 1.156 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.424      ;
; 1.157 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.425      ;
; 1.159 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.426      ;
; 1.160 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.427      ;
; 1.161 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.753      ;
; 1.163 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.431      ;
; 1.164 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.432      ;
; 1.165 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.432      ;
; 1.167 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.435      ;
; 1.168 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.170 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.773      ;
; 1.172 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.172 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.440      ;
; 1.174 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.763      ;
; 1.178 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.445      ;
; 1.180 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.447      ;
; 1.184 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.774      ;
; 1.184 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.451      ;
; 1.188 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.777      ;
; 1.193 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.461      ;
; 1.195 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.786      ;
; 1.199 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.466      ;
; 1.221 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.488      ;
; 1.235 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.503      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -0.738 ; -23.050       ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 28.173 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pclk                                              ; 0.201 ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.294 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.000 ; -71.393       ;
; clk                                               ; 9.594  ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 15.608 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                        ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.738 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.473      ; 1.740      ;
; -0.738 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.473      ; 1.740      ;
; -0.737 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.475      ; 1.741      ;
; -0.683 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.526      ; 1.738      ;
; -0.683 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.526      ; 1.738      ;
; -0.682 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.528      ; 1.739      ;
; -0.662 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.549      ; 1.740      ;
; -0.662 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.549      ; 1.740      ;
; -0.661 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.551      ; 1.741      ;
; -0.637 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.543      ; 1.709      ;
; -0.637 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.519      ; 1.685      ;
; -0.637 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.519      ; 1.685      ;
; -0.636 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.541      ; 1.706      ;
; -0.636 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.541      ; 1.706      ;
; -0.636 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.521      ; 1.686      ;
; -0.623 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.565      ; 1.717      ;
; -0.622 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.563      ; 1.714      ;
; -0.622 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.563      ; 1.714      ;
; -0.613 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.482      ; 1.624      ;
; -0.612 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.480      ; 1.621      ;
; -0.612 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.480      ; 1.621      ;
; -0.600 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.526      ; 1.655      ;
; -0.600 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.526      ; 1.655      ;
; -0.599 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.528      ; 1.656      ;
; -0.590 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.555      ; 1.674      ;
; -0.590 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.555      ; 1.674      ;
; -0.589 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.557      ; 1.675      ;
; -0.580 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.618      ; 1.727      ;
; -0.580 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.618      ; 1.727      ;
; -0.579 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.620      ; 1.728      ;
; -0.575 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.480      ; 1.584      ;
; -0.575 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.480      ; 1.584      ;
; -0.574 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.482      ; 1.585      ;
; -0.572 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.543      ; 1.644      ;
; -0.571 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.541      ; 1.641      ;
; -0.571 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.541      ; 1.641      ;
; -0.560 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.534      ; 1.623      ;
; -0.560 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.534      ; 1.623      ;
; -0.559 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.536      ; 1.624      ;
; -0.558 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.565      ; 1.652      ;
; -0.557 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.563      ; 1.649      ;
; -0.557 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.563      ; 1.649      ;
; -0.546 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.287      ; 1.362      ;
; -0.544 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.548      ; 1.621      ;
; -0.544 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.548      ; 1.621      ;
; -0.544 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.556      ; 1.629      ;
; -0.544 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.556      ; 1.629      ;
; -0.543 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.550      ; 1.622      ;
; -0.543 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.558      ; 1.630      ;
; -0.534 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.611      ; 1.674      ;
; -0.534 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.611      ; 1.674      ;
; -0.533 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.613      ; 1.675      ;
; -0.530 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.558      ; 1.617      ;
; -0.529 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.556      ; 1.614      ;
; -0.529 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.556      ; 1.614      ;
; -0.514 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.689      ; 1.732      ;
; -0.514 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.689      ; 1.732      ;
; -0.513 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.691      ; 1.733      ;
; -0.507 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.555      ; 1.591      ;
; -0.507 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.555      ; 1.591      ;
; -0.506 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.557      ; 1.592      ;
; -0.499 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.556      ; 1.584      ;
; -0.499 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.556      ; 1.584      ;
; -0.498 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.558      ; 1.585      ;
; -0.497 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.618      ; 1.644      ;
; -0.497 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.618      ; 1.644      ;
; -0.496 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.620      ; 1.645      ;
; -0.476 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.557      ; 1.562      ;
; -0.476 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.557      ; 1.562      ;
; -0.475 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.559      ; 1.563      ;
; -0.472 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.682      ; 1.683      ;
; -0.472 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.682      ; 1.683      ;
; -0.471 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.684      ; 1.684      ;
; -0.466 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.572      ; 1.567      ;
; -0.465 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.570      ; 1.564      ;
; -0.465 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.570      ; 1.564      ;
; -0.404 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.562      ; 1.495      ;
; -0.404 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.562      ; 1.495      ;
; -0.403 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.564      ; 1.496      ;
; -0.401 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.572      ; 1.502      ;
; -0.400 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.570      ; 1.499      ;
; -0.400 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.570      ; 1.499      ;
; -0.388 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.689      ; 1.606      ;
; -0.388 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.689      ; 1.606      ;
; -0.387 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.691      ; 1.607      ;
; -0.374 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.566      ; 1.469      ;
; -0.373 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.564      ; 1.466      ;
; -0.373 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.564      ; 1.466      ;
; -0.367 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.563      ; 1.459      ;
; -0.367 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.563      ; 1.459      ;
; -0.366 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.565      ; 1.460      ;
; -0.362 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.555      ; 1.446      ;
; -0.362 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.555      ; 1.446      ;
; -0.361 ; FSM_data:datos|px_wr           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.557      ; 1.447      ;
; -0.357 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.040     ; 1.324      ;
; -0.353 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.040     ; 1.320      ;
; -0.352 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 1.000        ; -0.026     ; 1.333      ;
; -0.348 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.288      ; 1.165      ;
; -0.344 ; FSM_data:datos|mem_px_data[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.280      ; 1.153      ;
; -0.344 ; FSM_data:datos|mem_px_data[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.279      ; 1.152      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 28.173 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.703      ;
; 28.183 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.693      ;
; 28.214 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.662      ;
; 28.237 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.639      ;
; 28.238 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.638      ;
; 28.272 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.604      ;
; 28.299 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.577      ;
; 28.320 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.551      ;
; 28.330 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.541      ;
; 28.339 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.536      ;
; 28.341 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.532      ;
; 28.349 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.526      ;
; 28.351 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.522      ;
; 28.361 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.510      ;
; 28.368 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.508      ;
; 28.378 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.499      ;
; 28.380 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.495      ;
; 28.382 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.491      ;
; 28.384 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.487      ;
; 28.385 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.486      ;
; 28.388 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.489      ;
; 28.403 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.472      ;
; 28.404 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.471      ;
; 28.405 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.468      ;
; 28.406 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.467      ;
; 28.419 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.452      ;
; 28.419 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.458      ;
; 28.438 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.437      ;
; 28.440 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.433      ;
; 28.442 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.435      ;
; 28.443 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.434      ;
; 28.446 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.425      ;
; 28.465 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.410      ;
; 28.467 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.406      ;
; 28.474 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.181     ; 3.078      ;
; 28.477 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.400      ;
; 28.493 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.126      ; 3.388      ;
; 28.499 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.380      ;
; 28.503 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.126      ; 3.378      ;
; 28.504 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.373      ;
; 28.509 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.370      ;
; 28.526 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.345      ;
; 28.534 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.126      ; 3.347      ;
; 28.536 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.335      ;
; 28.540 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.331      ;
; 28.540 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.339      ;
; 28.556 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.316      ;
; 28.557 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.126      ; 3.324      ;
; 28.558 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.126      ; 3.323      ;
; 28.562 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.189     ; 2.982      ;
; 28.563 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.316      ;
; 28.564 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.315      ;
; 28.566 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.306      ;
; 28.567 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.304      ;
; 28.573 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.304      ;
; 28.590 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.281      ;
; 28.591 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.280      ;
; 28.592 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.126      ; 3.289      ;
; 28.597 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.275      ;
; 28.598 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.281      ;
; 28.619 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.126      ; 3.262      ;
; 28.620 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.252      ;
; 28.621 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.251      ;
; 28.625 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.254      ;
; 28.625 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.246      ;
; 28.652 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 3.219      ;
; 28.655 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.217      ;
; 28.668 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.186     ; 2.879      ;
; 28.682 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.190      ;
; 28.701 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.174      ;
; 28.703 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.170      ;
; 28.709 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.121      ; 3.167      ;
; 28.713 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.126      ; 3.168      ;
; 28.719 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.160      ;
; 28.751 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.121      ;
; 28.759 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.113      ;
; 28.767 ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.106      ;
; 28.769 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.103      ;
; 28.777 ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.096      ;
; 28.800 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.072      ;
; 28.808 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.184     ; 2.741      ;
; 28.808 ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.065      ;
; 28.813 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.184     ; 2.736      ;
; 28.823 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.049      ;
; 28.824 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.048      ;
; 28.831 ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.042      ;
; 28.832 ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.041      ;
; 28.850 ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.025      ;
; 28.858 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 3.014      ;
; 28.860 ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.015      ;
; 28.861 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[2]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.188     ; 2.684      ;
; 28.866 ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.007      ;
; 28.872 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[0]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.184     ; 2.677      ;
; 28.881 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 2.990      ;
; 28.885 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.117      ; 2.987      ;
; 28.888 ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.116      ; 2.983      ;
; 28.893 ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.980      ;
; 28.905 ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; buffer_ram_dp:DP_RAM|data_out[1]                                                                          ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; -0.192     ; 2.636      ;
; 28.914 ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 2.963      ;
; 28.916 ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 2.959      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                         ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; FSM_data:datos|i                ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FSM_data:datos|vsync_antes      ; FSM_data:datos|vsync_antes                                                                                ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FSM_data:datos|mem_px_data[2]   ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FSM_data:datos|px_wr            ; FSM_data:datos|px_wr                                                                                      ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.215 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.682      ; 0.501      ;
; 0.218 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.671      ; 0.493      ;
; 0.220 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.689      ; 0.513      ;
; 0.221 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.682      ; 0.507      ;
; 0.227 ; FSM_data:datos|mem_px_addr[3]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.671      ; 0.502      ;
; 0.229 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.682      ; 0.515      ;
; 0.230 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.671      ; 0.505      ;
; 0.231 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.338      ;
; 0.232 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.689      ; 0.525      ;
; 0.233 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.671      ; 0.508      ;
; 0.235 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.689      ; 0.528      ;
; 0.237 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.515      ;
; 0.238 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.516      ;
; 0.238 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.689      ; 0.531      ;
; 0.241 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.519      ;
; 0.243 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.521      ;
; 0.245 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.523      ;
; 0.247 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.525      ;
; 0.248 ; FSM_data:datos|mem_px_addr[8]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.658      ; 0.510      ;
; 0.249 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.671      ; 0.524      ;
; 0.250 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.689      ; 0.543      ;
; 0.252 ; FSM_data:datos|mem_px_addr[5]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.671      ; 0.527      ;
; 0.259 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.681      ; 0.544      ;
; 0.261 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.658      ; 0.523      ;
; 0.262 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.658      ; 0.524      ;
; 0.300 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.595      ; 0.499      ;
; 0.308 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.595      ; 0.507      ;
; 0.310 ; FSM_data:datos|mem_px_addr[9]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.595      ; 0.509      ;
; 0.312 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.595      ; 0.511      ;
; 0.319 ; FSM_data:datos|mem_px_addr[0]   ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; FSM_data:datos|mem_px_addr[1]   ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; FSM_data:datos|mem_px_addr[3]   ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; FSM_data:datos|mem_px_addr[5]   ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.425      ;
; 0.321 ; FSM_data:datos|mem_px_addr[2]   ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.595      ; 0.521      ;
; 0.324 ; FSM_data:datos|mem_px_addr[13]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.430      ;
; 0.327 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.682      ; 0.613      ;
; 0.331 ; FSM_data:datos|i                ; FSM_data:datos|px_wr                                                                                      ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.438      ;
; 0.331 ; FSM_data:datos|mem_px_addr[11]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.437      ;
; 0.332 ; FSM_data:datos|mem_px_addr[9]   ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.438      ;
; 0.332 ; FSM_data:datos|mem_px_addr[7]   ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.438      ;
; 0.332 ; FSM_data:datos|mem_px_addr[6]   ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.438      ;
; 0.333 ; FSM_data:datos|mem_px_addr[4]   ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.439      ;
; 0.333 ; FSM_data:datos|mem_px_addr[8]   ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.439      ;
; 0.333 ; FSM_data:datos|mem_px_addr[12]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.439      ;
; 0.333 ; FSM_data:datos|mem_px_addr[10]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.439      ;
; 0.336 ; FSM_data:datos|mem_px_addr[5]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.682      ; 0.622      ;
; 0.337 ; FSM_data:datos|vsync_antes      ; FSM_data:datos|estado.ESCRITURA                                                                           ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.444      ;
; 0.338 ; FSM_data:datos|mem_px_addr[14]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.022      ; 0.444      ;
; 0.339 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.682      ; 0.625      ;
; 0.340 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.447      ;
; 0.345 ; FSM_data:datos|mem_px_addr[5]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.689      ; 0.638      ;
; 0.347 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.625      ;
; 0.352 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.630      ;
; 0.353 ; FSM_data:datos|estado.ESCRITURA ; FSM_data:datos|vsync_antes                                                                                ; pclk         ; pclk        ; 0.000        ; 0.023      ; 0.460      ;
; 0.354 ; FSM_data:datos|mem_px_addr[1]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.682      ; 0.640      ;
; 0.359 ; FSM_data:datos|mem_px_addr[5]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.637      ;
; 0.361 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.689      ; 0.654      ;
; 0.365 ; FSM_data:datos|mem_px_addr[7]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.682      ; 0.651      ;
; 0.366 ; FSM_data:datos|mem_px_addr[5]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.681      ; 0.651      ;
; 0.369 ; FSM_data:datos|mem_px_addr[5]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.658      ; 0.631      ;
; 0.373 ; FSM_data:datos|mem_px_addr[1]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.689      ; 0.666      ;
; 0.375 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.653      ;
; 0.380 ; FSM_data:datos|mem_px_addr[1]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.658      ;
; 0.382 ; FSM_data:datos|mem_px_addr[4]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.660      ;
; 0.383 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.661      ;
; 0.383 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.661      ;
; 0.383 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.689      ; 0.676      ;
; 0.384 ; FSM_data:datos|i                ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.026      ; 0.494      ;
; 0.386 ; FSM_data:datos|mem_px_addr[1]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.681      ; 0.671      ;
; 0.387 ; FSM_data:datos|mem_px_addr[3]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.689      ; 0.680      ;
; 0.388 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.689      ; 0.681      ;
; 0.390 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.682      ; 0.676      ;
; 0.391 ; FSM_data:datos|mem_px_addr[3]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.669      ;
; 0.392 ; FSM_data:datos|mem_px_addr[3]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.682      ; 0.678      ;
; 0.396 ; FSM_data:datos|mem_px_addr[3]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.674      ;
; 0.398 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.676      ;
; 0.402 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.671      ; 0.677      ;
; 0.403 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.682      ; 0.689      ;
; 0.406 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.682      ; 0.692      ;
; 0.407 ; FSM_data:datos|mem_px_addr[12]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.681      ; 0.692      ;
; 0.408 ; FSM_data:datos|mem_px_addr[1]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.686      ;
; 0.408 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.658      ; 0.670      ;
; 0.408 ; FSM_data:datos|mem_px_addr[10]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.658      ; 0.670      ;
; 0.408 ; FSM_data:datos|mem_px_addr[6]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.686      ;
; 0.412 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.682      ; 0.698      ;
; 0.414 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.681      ; 0.699      ;
; 0.415 ; FSM_data:datos|mem_px_addr[3]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.658      ; 0.677      ;
; 0.417 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.658      ; 0.679      ;
; 0.417 ; FSM_data:datos|mem_px_addr[3]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.681      ; 0.702      ;
; 0.418 ; FSM_data:datos|mem_px_addr[0]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.674      ; 0.696      ;
; 0.421 ; FSM_data:datos|mem_px_addr[2]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.739      ; 0.764      ;
; 0.424 ; FSM_data:datos|mem_px_addr[3]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.739      ; 0.767      ;
; 0.427 ; FSM_data:datos|mem_px_addr[11]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.739      ; 0.770      ;
; 0.431 ; FSM_data:datos|mem_px_addr[1]   ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.739      ; 0.774      ;
+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.294 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.298 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.306 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.323 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.331 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.622      ;
; 0.377 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.497      ;
; 0.377 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.497      ;
; 0.379 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.675      ;
; 0.383 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.679      ;
; 0.431 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.719      ;
; 0.443 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.446 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.737      ;
; 0.447 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.451 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.739      ;
; 0.453 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.762      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.476 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.481 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.484 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.777      ;
; 0.484 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.604      ;
; 0.487 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.778      ;
; 0.495 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.788      ;
; 0.506 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.509 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.513 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.519 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.534 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.830      ;
; 0.535 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.538 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.829      ;
; 0.538 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.832      ;
; 0.539 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.542 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.547 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.667      ;
; 0.548 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.841      ;
; 0.548 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.841      ;
; 0.549 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.840      ;
; 0.550 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.670      ;
; 0.551 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.842      ;
; 0.552 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.851      ;
; 0.553 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.844      ;
; 0.558 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.849      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -3.340   ; 0.201 ; N/A      ; N/A     ; -3.201              ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  clk31|altpll_component|auto_generated|pll1|clk[0] ; 23.602   ; 0.294 ; N/A      ; N/A     ; 15.595              ;
;  pclk                                              ; -3.340   ; 0.201 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                                    ; -140.65  ; 0.0   ; 0.0      ; 0.0     ; -151.058            ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pclk                                              ; -140.650 ; 0.000 ; N/A      ; N/A     ; -151.058            ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwdn          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; xclk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; resetcam      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Hsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Vsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clkout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dat[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; filter[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vsync                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 4153     ; 0        ; 0        ; 0        ;
; pclk                                              ; pclk                                              ; 196      ; 0        ; 312      ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 4153     ; 0        ; 0        ; 0        ;
; pclk                                              ; pclk                                              ; 196      ; 0        ; 312      ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 92    ; 92   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; clk                                               ; clk                                               ; Base      ; Constrained ;
; clk24|altpll_component|auto_generated|pll1|clk[0] ; clk24|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pclk                                              ; pclk                                              ; Base      ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dat[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dat[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; filter[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Aug 08 10:05:13 2021
Info: Command: quartus_sta test_VGA -c test_VGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {clk24|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {clk24|altpll_component|auto_generated|pll1|clk[0]} {clk24|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk31|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 100 -multiply_by 63 -duty_cycle 50.00 -name {clk31|altpll_component|auto_generated|pll1|clk[0]} {clk31|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name pclk pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.340            -140.650 pclk 
    Info (332119):    23.602               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.485               0.000 pclk 
    Info (332119):     0.736               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -150.950 pclk 
    Info (332119):     9.895               0.000 clk 
    Info (332119):    15.599               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.243
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.243            -131.915 pclk 
    Info (332119):    24.136               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.430               0.000 pclk 
    Info (332119):     0.685               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -151.058 pclk 
    Info (332119):     9.906               0.000 clk 
    Info (332119):    15.595               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.738             -23.050 pclk 
    Info (332119):    28.173               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.201               0.000 pclk 
    Info (332119):     0.294               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -71.393 pclk 
    Info (332119):     9.594               0.000 clk 
    Info (332119):    15.608               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Sun Aug 08 10:05:15 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


