{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530984321740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530984321744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 07 10:25:21 2018 " "Processing started: Sat Jul 07 10:25:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530984321744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984321744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_07-3 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_07-3 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984321744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530984322084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530984322084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530984330553 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530984330553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984330553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dflipflop-Dflipflop_arch " "Found design unit 1: Dflipflop-Dflipflop_arch" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/dflipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530984330555 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dflipflop " "Found entity 1: Dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/dflipflop.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530984330555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984330555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530984330575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Qn_cur top.vhd(21) " "Verilog HDL or VHDL warning at top.vhd(21): object \"Qn_cur\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530984330576 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[0\] top.vhd(102) " "Inferred latch for \"SevenSeg\[0\]\" at top.vhd(102)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984330576 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[1\] top.vhd(102) " "Inferred latch for \"SevenSeg\[1\]\" at top.vhd(102)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984330576 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[2\] top.vhd(102) " "Inferred latch for \"SevenSeg\[2\]\" at top.vhd(102)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984330576 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[3\] top.vhd(102) " "Inferred latch for \"SevenSeg\[3\]\" at top.vhd(102)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984330576 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[4\] top.vhd(102) " "Inferred latch for \"SevenSeg\[4\]\" at top.vhd(102)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984330576 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[5\] top.vhd(102) " "Inferred latch for \"SevenSeg\[5\]\" at top.vhd(102)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984330576 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[6\] top.vhd(102) " "Inferred latch for \"SevenSeg\[6\]\" at top.vhd(102)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984330576 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_nxt\[0\] top.vhd(42) " "Inferred latch for \"Q_nxt\[0\]\" at top.vhd(42)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984330576 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_nxt\[1\] top.vhd(42) " "Inferred latch for \"Q_nxt\[1\]\" at top.vhd(42)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984330576 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_nxt\[2\] top.vhd(42) " "Inferred latch for \"Q_nxt\[2\]\" at top.vhd(42)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984330576 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_nxt\[3\] top.vhd(42) " "Inferred latch for \"Q_nxt\[3\]\" at top.vhd(42)" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984330576 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dflipflop Dflipflop:DFF0 " "Elaborating entity \"Dflipflop\" for hierarchy \"Dflipflop:DFF0\"" {  } { { "top.vhd" "DFF0" { Text "C:/Users/Louis/Desktop/EELE 261/lab 7-3/top.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530984330577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530984331129 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530984331352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530984331352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530984331369 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530984331369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530984331369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530984331369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530984331377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 07 10:25:31 2018 " "Processing ended: Sat Jul 07 10:25:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530984331377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530984331377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530984331377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530984331377 ""}
