;***********************************************************************************
; Copyright 2018 ON Semiconductor.  All rights reserved.
;
; This software and/or documentation is licensed by ON Semiconductor under limited
; terms and conditions. The terms and conditions pertaining to the software and/or
; documentation are available at http://www.onsemi.com/site/pdf/ONSEMI_T&C.pdf
; ("ON Semiconductor Standard Terms and Conditions of Sale, Section 8 Software").
; Do not use this software and/or documentation unless you have carefully read and
; you agree to the limited terms and conditions. By using this software and/or
; documentation, you agree to the limited terms and conditions.
;*************************************************************************************

;!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
; DO NOT EDIT - This file is auto-generated by the generate_headers.py script
;!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

;-------------------------------------------------------------------------------
;                                  Register Addresses
;-------------------------------------------------------------------------------

DEBUG_UART_DATA                 EQU  (DEBUG_UART_REG_BASE + 0x0)
DEBUG_UART_STATE                EQU  (DEBUG_UART_REG_BASE + 0x4)
DEBUG_UART_CTRL                 EQU  (DEBUG_UART_REG_BASE + 0x8)
DEBUG_UART_INTSTATUS_INTCLR     EQU  (DEBUG_UART_REG_BASE + 0xc)
DEBUG_UART_BAUDDIV              EQU  (DEBUG_UART_REG_BASE + 0x10)
DEBUG_UART_PID4                 EQU  (DEBUG_UART_REG_BASE + 0xfd0)
DEBUG_UART_PID0                 EQU  (DEBUG_UART_REG_BASE + 0xfe0)
DEBUG_UART_PID1                 EQU  (DEBUG_UART_REG_BASE + 0xfe4)
DEBUG_UART_PID2                 EQU  (DEBUG_UART_REG_BASE + 0xfe8)
DEBUG_UART_PID3                 EQU  (DEBUG_UART_REG_BASE + 0xfec)
DEBUG_UART_CID0                 EQU  (DEBUG_UART_REG_BASE + 0xff0)
DEBUG_UART_CID1                 EQU  (DEBUG_UART_REG_BASE + 0xff4)
DEBUG_UART_CID2                 EQU  (DEBUG_UART_REG_BASE + 0xff8)
DEBUG_UART_CID3                 EQU  (DEBUG_UART_REG_BASE + 0xffc)

;-------------------------------------------------------------------------------
;                                  Register Fields
;-------------------------------------------------------------------------------

DEBUG_UART_DATA_DATA__SIZE                          EQU  8
DEBUG_UART_DATA_DATA__SHIFT                         EQU  0
DEBUG_UART_DATA_DATA__MASK                          EQU  (((1 << DEBUG_UART_DATA_DATA__SIZE) - 1) << DEBUG_UART_DATA_DATA__SHIFT)

DEBUG_UART_STATE_TX_BUFF_FULL__SIZE                 EQU  1
DEBUG_UART_STATE_TX_BUFF_FULL__SHIFT                EQU  0
DEBUG_UART_STATE_TX_BUFF_FULL__MASK                 EQU  (((1 << DEBUG_UART_STATE_TX_BUFF_FULL__SIZE) - 1) << DEBUG_UART_STATE_TX_BUFF_FULL__SHIFT)

DEBUG_UART_STATE_RX_BUFF_FULL__SIZE                 EQU  1
DEBUG_UART_STATE_RX_BUFF_FULL__SHIFT                EQU  1
DEBUG_UART_STATE_RX_BUFF_FULL__MASK                 EQU  (((1 << DEBUG_UART_STATE_RX_BUFF_FULL__SIZE) - 1) << DEBUG_UART_STATE_RX_BUFF_FULL__SHIFT)

DEBUG_UART_STATE_TX_BUFF_OVERRUN__SIZE              EQU  1
DEBUG_UART_STATE_TX_BUFF_OVERRUN__SHIFT             EQU  2
DEBUG_UART_STATE_TX_BUFF_OVERRUN__MASK              EQU  (((1 << DEBUG_UART_STATE_TX_BUFF_OVERRUN__SIZE) - 1) << DEBUG_UART_STATE_TX_BUFF_OVERRUN__SHIFT)

DEBUG_UART_STATE_RX_BUFF_OVERRUN__SIZE              EQU  1
DEBUG_UART_STATE_RX_BUFF_OVERRUN__SHIFT             EQU  3
DEBUG_UART_STATE_RX_BUFF_OVERRUN__MASK              EQU  (((1 << DEBUG_UART_STATE_RX_BUFF_OVERRUN__SIZE) - 1) << DEBUG_UART_STATE_RX_BUFF_OVERRUN__SHIFT)

DEBUG_UART_CTRL_TX_EN__SIZE                         EQU  1
DEBUG_UART_CTRL_TX_EN__SHIFT                        EQU  0
DEBUG_UART_CTRL_TX_EN__MASK                         EQU  (((1 << DEBUG_UART_CTRL_TX_EN__SIZE) - 1) << DEBUG_UART_CTRL_TX_EN__SHIFT)

DEBUG_UART_CTRL_RX_EN__SIZE                         EQU  1
DEBUG_UART_CTRL_RX_EN__SHIFT                        EQU  1
DEBUG_UART_CTRL_RX_EN__MASK                         EQU  (((1 << DEBUG_UART_CTRL_RX_EN__SIZE) - 1) << DEBUG_UART_CTRL_RX_EN__SHIFT)

DEBUG_UART_CTRL_TX_INT_EN__SIZE                     EQU  1
DEBUG_UART_CTRL_TX_INT_EN__SHIFT                    EQU  2
DEBUG_UART_CTRL_TX_INT_EN__MASK                     EQU  (((1 << DEBUG_UART_CTRL_TX_INT_EN__SIZE) - 1) << DEBUG_UART_CTRL_TX_INT_EN__SHIFT)

DEBUG_UART_CTRL_RX_INT_EN__SIZE                     EQU  1
DEBUG_UART_CTRL_RX_INT_EN__SHIFT                    EQU  3
DEBUG_UART_CTRL_RX_INT_EN__MASK                     EQU  (((1 << DEBUG_UART_CTRL_RX_INT_EN__SIZE) - 1) << DEBUG_UART_CTRL_RX_INT_EN__SHIFT)

DEBUG_UART_CTRL_TX_OVERRUN_INT_EN__SIZE             EQU  1
DEBUG_UART_CTRL_TX_OVERRUN_INT_EN__SHIFT            EQU  4
DEBUG_UART_CTRL_TX_OVERRUN_INT_EN__MASK             EQU  (((1 << DEBUG_UART_CTRL_TX_OVERRUN_INT_EN__SIZE) - 1) << DEBUG_UART_CTRL_TX_OVERRUN_INT_EN__SHIFT)

DEBUG_UART_CTRL_RX_OVERRUN_INT_EN__SIZE             EQU  1
DEBUG_UART_CTRL_RX_OVERRUN_INT_EN__SHIFT            EQU  5
DEBUG_UART_CTRL_RX_OVERRUN_INT_EN__MASK             EQU  (((1 << DEBUG_UART_CTRL_RX_OVERRUN_INT_EN__SIZE) - 1) << DEBUG_UART_CTRL_RX_OVERRUN_INT_EN__SHIFT)

DEBUG_UART_CTRL_HS_TEST_MODE__SIZE                  EQU  1
DEBUG_UART_CTRL_HS_TEST_MODE__SHIFT                 EQU  6
DEBUG_UART_CTRL_HS_TEST_MODE__MASK                  EQU  (((1 << DEBUG_UART_CTRL_HS_TEST_MODE__SIZE) - 1) << DEBUG_UART_CTRL_HS_TEST_MODE__SHIFT)

DEBUG_UART_INTSTATUS_INTCLR_TX_INT__SIZE            EQU  1
DEBUG_UART_INTSTATUS_INTCLR_TX_INT__SHIFT           EQU  0
DEBUG_UART_INTSTATUS_INTCLR_TX_INT__MASK            EQU  (((1 << DEBUG_UART_INTSTATUS_INTCLR_TX_INT__SIZE) - 1) << DEBUG_UART_INTSTATUS_INTCLR_TX_INT__SHIFT)

DEBUG_UART_INTSTATUS_INTCLR_RX_INT__SIZE            EQU  1
DEBUG_UART_INTSTATUS_INTCLR_RX_INT__SHIFT           EQU  1
DEBUG_UART_INTSTATUS_INTCLR_RX_INT__MASK            EQU  (((1 << DEBUG_UART_INTSTATUS_INTCLR_RX_INT__SIZE) - 1) << DEBUG_UART_INTSTATUS_INTCLR_RX_INT__SHIFT)

DEBUG_UART_INTSTATUS_INTCLR_TX_OVERRUN_INT__SIZE    EQU  1
DEBUG_UART_INTSTATUS_INTCLR_TX_OVERRUN_INT__SHIFT   EQU  2
DEBUG_UART_INTSTATUS_INTCLR_TX_OVERRUN_INT__MASK    EQU  (((1 << DEBUG_UART_INTSTATUS_INTCLR_TX_OVERRUN_INT__SIZE) - 1) << DEBUG_UART_INTSTATUS_INTCLR_TX_OVERRUN_INT__SHIFT)

DEBUG_UART_INTSTATUS_INTCLR_RX_OVERRUN_INT__SIZE    EQU  1
DEBUG_UART_INTSTATUS_INTCLR_RX_OVERRUN_INT__SHIFT   EQU  3
DEBUG_UART_INTSTATUS_INTCLR_RX_OVERRUN_INT__MASK    EQU  (((1 << DEBUG_UART_INTSTATUS_INTCLR_RX_OVERRUN_INT__SIZE) - 1) << DEBUG_UART_INTSTATUS_INTCLR_RX_OVERRUN_INT__SHIFT)

DEBUG_UART_BAUDDIV_BAUDDIV__SIZE                    EQU  20
DEBUG_UART_BAUDDIV_BAUDDIV__SHIFT                   EQU  0
DEBUG_UART_BAUDDIV_BAUDDIV__MASK                    EQU  (((1 << DEBUG_UART_BAUDDIV_BAUDDIV__SIZE) - 1) << DEBUG_UART_BAUDDIV_BAUDDIV__SHIFT)

DEBUG_UART_PID4_JEP106_C_CODE__SIZE                 EQU  4
DEBUG_UART_PID4_JEP106_C_CODE__SHIFT                EQU  0
DEBUG_UART_PID4_JEP106_C_CODE__MASK                 EQU  (((1 << DEBUG_UART_PID4_JEP106_C_CODE__SIZE) - 1) << DEBUG_UART_PID4_JEP106_C_CODE__SHIFT)

DEBUG_UART_PID4_BLOCK_COUNT__SIZE                   EQU  4
DEBUG_UART_PID4_BLOCK_COUNT__SHIFT                  EQU  4
DEBUG_UART_PID4_BLOCK_COUNT__MASK                   EQU  (((1 << DEBUG_UART_PID4_BLOCK_COUNT__SIZE) - 1) << DEBUG_UART_PID4_BLOCK_COUNT__SHIFT)

DEBUG_UART_PID0_PART_NO_7_0__SIZE                   EQU  8
DEBUG_UART_PID0_PART_NO_7_0__SHIFT                  EQU  0
DEBUG_UART_PID0_PART_NO_7_0__MASK                   EQU  (((1 << DEBUG_UART_PID0_PART_NO_7_0__SIZE) - 1) << DEBUG_UART_PID0_PART_NO_7_0__SHIFT)

DEBUG_UART_PID1_PART_NO_11_8__SIZE                  EQU  4
DEBUG_UART_PID1_PART_NO_11_8__SHIFT                 EQU  0
DEBUG_UART_PID1_PART_NO_11_8__MASK                  EQU  (((1 << DEBUG_UART_PID1_PART_NO_11_8__SIZE) - 1) << DEBUG_UART_PID1_PART_NO_11_8__SHIFT)

DEBUG_UART_PID1_JEP106_ID_3_0__SIZE                 EQU  4
DEBUG_UART_PID1_JEP106_ID_3_0__SHIFT                EQU  4
DEBUG_UART_PID1_JEP106_ID_3_0__MASK                 EQU  (((1 << DEBUG_UART_PID1_JEP106_ID_3_0__SIZE) - 1) << DEBUG_UART_PID1_JEP106_ID_3_0__SHIFT)

DEBUG_UART_PID2_JEP106_ID_6_4__SIZE                 EQU  3
DEBUG_UART_PID2_JEP106_ID_6_4__SHIFT                EQU  0
DEBUG_UART_PID2_JEP106_ID_6_4__MASK                 EQU  (((1 << DEBUG_UART_PID2_JEP106_ID_6_4__SIZE) - 1) << DEBUG_UART_PID2_JEP106_ID_6_4__SHIFT)

DEBUG_UART_PID2_JEDEC_USED__SIZE                    EQU  1
DEBUG_UART_PID2_JEDEC_USED__SHIFT                   EQU  3
DEBUG_UART_PID2_JEDEC_USED__MASK                    EQU  (((1 << DEBUG_UART_PID2_JEDEC_USED__SIZE) - 1) << DEBUG_UART_PID2_JEDEC_USED__SHIFT)

DEBUG_UART_PID2_REVISION__SIZE                      EQU  4
DEBUG_UART_PID2_REVISION__SHIFT                     EQU  4
DEBUG_UART_PID2_REVISION__MASK                      EQU  (((1 << DEBUG_UART_PID2_REVISION__SIZE) - 1) << DEBUG_UART_PID2_REVISION__SHIFT)

DEBUG_UART_PID3_CUSTOMER_MOD_NO__SIZE               EQU  4
DEBUG_UART_PID3_CUSTOMER_MOD_NO__SHIFT              EQU  0
DEBUG_UART_PID3_CUSTOMER_MOD_NO__MASK               EQU  (((1 << DEBUG_UART_PID3_CUSTOMER_MOD_NO__SIZE) - 1) << DEBUG_UART_PID3_CUSTOMER_MOD_NO__SHIFT)

DEBUG_UART_PID3_ECO_REV_NO__SIZE                    EQU  4
DEBUG_UART_PID3_ECO_REV_NO__SHIFT                   EQU  4
DEBUG_UART_PID3_ECO_REV_NO__MASK                    EQU  (((1 << DEBUG_UART_PID3_ECO_REV_NO__SIZE) - 1) << DEBUG_UART_PID3_ECO_REV_NO__SHIFT)

DEBUG_UART_CID0_CID0__SIZE                          EQU  8
DEBUG_UART_CID0_CID0__SHIFT                         EQU  0
DEBUG_UART_CID0_CID0__MASK                          EQU  (((1 << DEBUG_UART_CID0_CID0__SIZE) - 1) << DEBUG_UART_CID0_CID0__SHIFT)

DEBUG_UART_CID1_CID1__SIZE                          EQU  8
DEBUG_UART_CID1_CID1__SHIFT                         EQU  0
DEBUG_UART_CID1_CID1__MASK                          EQU  (((1 << DEBUG_UART_CID1_CID1__SIZE) - 1) << DEBUG_UART_CID1_CID1__SHIFT)

DEBUG_UART_CID2_CID2__SIZE                          EQU  8
DEBUG_UART_CID2_CID2__SHIFT                         EQU  0
DEBUG_UART_CID2_CID2__MASK                          EQU  (((1 << DEBUG_UART_CID2_CID2__SIZE) - 1) << DEBUG_UART_CID2_CID2__SHIFT)

DEBUG_UART_CID3_CID3__SIZE                          EQU  8
DEBUG_UART_CID3_CID3__SHIFT                         EQU  0
DEBUG_UART_CID3_CID3__MASK                          EQU  (((1 << DEBUG_UART_CID3_CID3__SIZE) - 1) << DEBUG_UART_CID3_CID3__SHIFT)

                END
