Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/thh/Dokumenter/New Work/PT8612/Parallel_data_output/HD_Gen_Module.vhd" in Library work.
Entity <HD_Gen_Module> compiled.
ERROR:HDLParsers:3312 - "C:/Documents and Settings/thh/Dokumenter/New Work/PT8612/Parallel_data_output/HD_Gen_Module.vhd" Line 76. Undefined symbol 'debug_data'.
ERROR:HDLParsers:3312 - "C:/Documents and Settings/thh/Dokumenter/New Work/PT8612/Parallel_data_output/HD_Gen_Module.vhd" Line 77. Undefined symbol 'debug_trigger'.
ERROR:HDLParsers:1209 - "C:/Documents and Settings/thh/Dokumenter/New Work/PT8612/Parallel_data_output/HD_Gen_Module.vhd" Line 80. debug_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/Documents and Settings/thh/Dokumenter/New Work/PT8612/Parallel_data_output/HD_Gen_Module.vhd" Line 82. debug_trigger: Undefined symbol (last report in this block)
--> 

Total memory usage is 85588 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/thh/Dokumenter/New Work/PT8612/Parallel_data_output/HD_Gen_Module.vhd" in Library work.
Entity <hd_gen_module> compiled.
Entity <HD_Gen_Module> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <Behavioral>).
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <hd_gen_module>.
    Related source file is "C:/Documents and Settings/thh/Dokumenter/New Work/PT8612/Parallel_data_output/HD_Gen_Module.vhd".
WARNING:Xst:1780 - Signal <clk1> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2> is never used or assigned.
WARNING:Xst:1780 - Signal <brefclk> is never used or assigned.
    Found 21-bit up counter for signal <debug_slow_clk_count>.
    Summary:
	inferred   1 Counter(s).
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 21-bit up counter                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <hd_gen_module> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                      11  out of   9280     0%  
 Number of Slice Flip Flops:            21  out of  18560     0%  
 Number of 4 input LUTs:                20  out of  18560     0%  
 Number of bonded IOBs:                 22  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
brefclk2_p_i                       | IBUFGDS+BUFG           | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 3.446ns (Maximum Frequency: 290.191MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.670ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\thh\dokumenter\new work\pt8612\parallel_data_output/_ngo" -nt timestamp
-uc HD_Gen_Module.ucf -p xc2vp20-ff896-6 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'C:/Documents and Settings/thh/Dokumenter/New
Work/PT8612/Parallel_data_output/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...
ERROR:NgdBuild:756 - Line 14 in 'HD_Gen_Module.ucf': Could not find net(s)
   'brefclk_p_i' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:756 - Line 16 in 'HD_Gen_Module.ucf': Could not find net(s)
   'brefclk_n_i' in the design.  To suppress this error specify the correct net
   name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "HD_Gen_Module.ucf".

Writing NGDBUILD log file "hd_gen_module.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\thh\dokumenter\new work\pt8612\parallel_data_output/_ngo" -nt timestamp
-uc HD_Gen_Module.ucf -p xc2vp20-ff896-6 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'C:/Documents and Settings/thh/Dokumenter/New
Work/PT8612/Parallel_data_output/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-6".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          21 out of  18,560    1%
  Number of 4 input LUTs:               1 out of  18,560    1%
Logic Distribution:
  Number of occupied Slices:           11 out of   9,280    1%
  Number of Slices containing only related logic:      11 out of      11  100%
  Number of Slices containing unrelated logic:          0 out of      11    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             21 out of  18,560    1%
  Number used as logic:                 1
  Number used as a route-thru:         20

  Number of bonded IOBs:               22 out of     556    3%
    IOB Master Pads:                    1
    IOB Slave Pads:                     1
  Number of PPC405s:                   0 out of       2    0%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  297
Additional JTAG gate count for IOBs:  1,056
Peak Memory Usage:  145 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-6

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of External IOBs            20 out of 556     3%
      Number of LOCed IOBs            20 out of 20    100%

   Number of SLICEs                   11 out of 9280    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896db) REAL time: 4 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 4 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 9 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 9 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 9 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 9 secs 

Phase 7.8
.
Phase 7.8 (Checksum:98fb65) REAL time: 9 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 9 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 9 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 9 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 9 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 9 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 9 secs 
Total CPU time to Placer completion: 7 secs 

Starting Router

Phase 1: 87 unrouted;       REAL time: 16 secs 

Phase 2: 66 unrouted;       REAL time: 17 secs 

Phase 3: 1 unrouted;       REAL time: 17 secs 

Phase 4: 1 unrouted; (0)      REAL time: 17 secs 

Phase 5: 1 unrouted; (0)      REAL time: 17 secs 

Phase 6: 1 unrouted; (0)      REAL time: 17 secs 

Phase 7: 0 unrouted; (0)      REAL time: 17 secs 

Phase 8: 0 unrouted; (0)      REAL time: 17 secs 


Total REAL time to Router completion: 17 secs 
Total CPU time to Router completion: 15 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|            brefclk2 |     BUFGMUX2S| No   |   11 |  0.035     |  1.412      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk | N/A        | N/A        | N/A  
  2_p_i" 150 MHz HIGH 50% INPUT_JITTER      |            |            |      
      1 ns                                  |            |            |      
--------------------------------------------------------------------------------
  TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk | 6.666ns    | 3.518ns    | 10   
  2_n_i" 150 MHz HIGH 50% INPUT_JITTER      |            |            |      
      1 ns                                  |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 18 secs 
Total CPU time to PAR completion: 16 secs 

Peak Memory Usage:  143 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-6

Analysis completed Tue Aug 08 14:15:05 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 3 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/thh/Dokumenter/New Work/PT8612/Parallel_data_output/HD_Gen_Module.vhd" in Library work.
Entity <hd_gen_module> compiled.
Entity <hd_gen_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <hd_gen_module>.
    Related source file is "C:/Documents and Settings/thh/Dokumenter/New Work/PT8612/Parallel_data_output/HD_Gen_Module.vhd".
WARNING:Xst:1780 - Signal <clk1> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2> is never used or assigned.
WARNING:Xst:1780 - Signal <brefclk> is never used or assigned.
    Found 25-bit up counter for signal <debug_slow_clk_count>.
    Summary:
	inferred   1 Counter(s).
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 25-bit up counter                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <hd_gen_module> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                      13  out of   9280     0%  
 Number of Slice Flip Flops:            25  out of  18560     0%  
 Number of 4 input LUTs:                24  out of  18560     0%  
 Number of bonded IOBs:                 22  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
brefclk2_p_i                       | IBUFGDS+BUFG           | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 3.612ns (Maximum Frequency: 276.855MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.670ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\thh\dokumenter\new work\pt8612\parallel_data_output/_ngo" -nt timestamp
-uc HD_Gen_Module.ucf -p xc2vp20-ff896-6 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'C:/Documents and Settings/thh/Dokumenter/New
Work/PT8612/Parallel_data_output/hd_gen_module.ngc' ...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-6".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          25 out of  18,560    1%
  Number of 4 input LUTs:               1 out of  18,560    1%
Logic Distribution:
  Number of occupied Slices:           13 out of   9,280    1%
  Number of Slices containing only related logic:      13 out of      13  100%
  Number of Slices containing unrelated logic:          0 out of      13    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             25 out of  18,560    1%
  Number used as logic:                 1
  Number used as a route-thru:         24

  Number of bonded IOBs:               22 out of     556    3%
    IOB Master Pads:                    1
    IOB Slave Pads:                     1
  Number of PPC405s:                   0 out of       2    0%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  353
Additional JTAG gate count for IOBs:  1,056
Peak Memory Usage:  145 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-6

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of External IOBs            20 out of 556     3%
      Number of LOCed IOBs            20 out of 20    100%

   Number of SLICEs                   13 out of 9280    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896db) REAL time: 4 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 4 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 9 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 9 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 9 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 9 secs 

Phase 7.8
.
Phase 7.8 (Checksum:98fb65) REAL time: 9 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 9 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 9 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 9 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 9 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 9 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 9 secs 
Total CPU time to Placer completion: 7 secs 

Starting Router

Phase 1: 99 unrouted;       REAL time: 18 secs 

Phase 2: 76 unrouted;       REAL time: 18 secs 

Phase 3: 0 unrouted;       REAL time: 18 secs 

Phase 4: 0 unrouted; (0)      REAL time: 18 secs 

Phase 5: 0 unrouted; (0)      REAL time: 18 secs 

Phase 6: 0 unrouted; (0)      REAL time: 18 secs 

Phase 7: 0 unrouted; (0)      REAL time: 18 secs 


Total REAL time to Router completion: 18 secs 
Total CPU time to Router completion: 15 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|            brefclk2 |     BUFGMUX2S| No   |   13 |  0.039     |  1.416      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk | N/A        | N/A        | N/A  
  2_p_i" 150 MHz HIGH 50% INPUT_JITTER      |            |            |      
      1 ns                                  |            |            |      
--------------------------------------------------------------------------------
  TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk | 6.666ns    | 3.684ns    | 12   
  2_n_i" 150 MHz HIGH 50% INPUT_JITTER      |            |            |      
      1 ns                                  |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 20 secs 
Total CPU time to PAR completion: 16 secs 

Peak Memory Usage:  143 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-6

Analysis completed Wed Aug 09 11:31:05 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 4 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/HD_GEN_MODULE is now defined in a different file: was C:/Documents and Settings/thh/Dokumenter/New Work/PT8612/Parallel_data_output/HD_Gen_Module.vhd, now is F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd
WARNING:HDLParsers:3215 - Unit work/HD_GEN_MODULE/BEHAVIORAL is now defined in a different file: was C:/Documents and Settings/thh/Dokumenter/New Work/PT8612/Parallel_data_output/HD_Gen_Module.vhd, now is F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd
Compiling vhdl file "F:/PT8612/VHDL/xilinx/Parallel_data_output/glitch_remover.vhd" in Library work.
Entity <glitch_remover> compiled.
Entity <glitch_remover> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd" in Library work.
Entity <hd_gen_module> compiled.
ERROR:HDLParsers:850 - "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd" Line 69. Formal port clk_i does not exist in Component 'glitch_remover'.
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd" Line 84. Undefined symbol 'zstb'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd" Line 90. zstb: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd" Line 132. Undefined symbol 'zstb'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd" Line 132. zstb: Undefined symbol (last report in this block)
--> 

Total memory usage is 85588 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/Parallel_data_output/glitch_remover.vhd" in Library work.
Architecture behavioral of Entity glitch_remover is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd" in Library work.
Entity <hd_gen_module> compiled.
Entity <hd_gen_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <glitch_remover> (Architecture <behavioral>).
Entity <glitch_remover> analyzed. Unit <glitch_remover> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <glitch_remover>.
    Related source file is "F:/PT8612/VHDL/xilinx/Parallel_data_output/glitch_remover.vhd".
    Found 1-bit register for signal <clean_signal_o>.
    Found 4-bit register for signal <delayed_signals>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <glitch_remover> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd".
WARNING:Xst:1780 - Signal <brefclk2> is never used or assigned.
WARNING:Xst:1780 - Signal <debug_clk> is never used or assigned.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | wait_for_ibf_high                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <data_tick>.
    Found 10-bit up counter for signal <debug_count>.
    Found 1-bit register for signal <zstb>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wait_for_ibf_high | 00
 wait_for_ibf_low  | 01
 new_data          | 11
-------------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Counters                         : 1
 10-bit up counter                 : 1
# Registers                        : 9
 1-bit register                    : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <clean_signal_o> (without init value) has a constant value of 0 in block <glitch_remover>.

ERROR:Xst:528 - Multi-source in Unit <hd_gen_module> on signal <ibf_i>
Sources are: 
   Primary input port <ibf_i>
   Output signal of FD instance <glitch_removing_ibf/delayed_signals_3>

ERROR:Xst:528 - Multi-source in Unit <glitch_remover> on signal <clean_signal_o>
Sources are: 
   Output signal of FD instance <glitch_removing_ibf/delayed_signals_3>
CPU : 4.27 / 4.74 s | Elapsed : 4.00 / 5.00 s
 
--> 

Total memory usage is 92756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/Parallel_data_output/glitch_remover.vhd" in Library work.
Entity <glitch_remover> compiled.
Entity <glitch_remover> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd" in Library work.
Architecture behavioral of Entity hd_gen_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <glitch_remover> (Architecture <behavioral>).
Entity <glitch_remover> analyzed. Unit <glitch_remover> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <glitch_remover>.
    Related source file is "F:/PT8612/VHDL/xilinx/Parallel_data_output/glitch_remover.vhd".
    Found 1-bit register for signal <clean_signal_o>.
    Found 4-bit register for signal <delayed_signals>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <glitch_remover> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd".
WARNING:Xst:1780 - Signal <brefclk2> is never used or assigned.
WARNING:Xst:1780 - Signal <debug_clk> is never used or assigned.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | wait_for_ibf_high                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <data_tick>.
    Found 10-bit up counter for signal <debug_count>.
    Found 1-bit register for signal <zstb>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wait_for_ibf_high | 00
 wait_for_ibf_low  | 01
 new_data          | 11
-------------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Counters                         : 1
 10-bit up counter                 : 1
# Registers                        : 9
 1-bit register                    : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <hd_gen_module> on signal <ibf_i>
Sources are: 
   Primary input port <ibf_i>
   Output signal of FD instance <glitch_removing_ibf/clean_signal_o>
CPU : 3.40 / 3.83 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 93780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/Parallel_data_output/glitch_remover.vhd" in Library work.
Architecture behavioral of Entity glitch_remover is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd" in Library work.
Entity <hd_gen_module> compiled.
Entity <hd_gen_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <glitch_remover> (Architecture <behavioral>).
Entity <glitch_remover> analyzed. Unit <glitch_remover> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <glitch_remover>.
    Related source file is "F:/PT8612/VHDL/xilinx/Parallel_data_output/glitch_remover.vhd".
    Found 1-bit register for signal <clean_signal_o>.
    Found 4-bit register for signal <delayed_signals>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <glitch_remover> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd".
WARNING:Xst:1780 - Signal <brefclk2> is never used or assigned.
WARNING:Xst:1780 - Signal <debug_clk> is never used or assigned.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | wait_for_ibf_high                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <data_tick>.
    Found 10-bit up counter for signal <debug_count>.
    Found 1-bit register for signal <zstb>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wait_for_ibf_high | 00
 wait_for_ibf_low  | 01
 new_data          | 11
-------------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Counters                         : 1
 10-bit up counter                 : 1
# Registers                        : 9
 1-bit register                    : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <hd_gen_module> ...

Optimizing unit <glitch_remover> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                      11  out of   9280     0%  
 Number of Slice Flip Flops:            19  out of  18560     0%  
 Number of 4 input LUTs:                12  out of  18560     0%  
 Number of bonded IOBs:                 22  out of    556     3%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
brefclk2_p_i                       | IBUFGDS                | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 3.044ns (Maximum Frequency: 328.461MHz)
   Minimum input arrival time before clock: 1.543ns
   Maximum output required time after clock: 3.670ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\parallel_data_output/_ngo -nt timestamp -uc
HD_Gen_Module.ucf -p xc2vp20-ff896-6 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/Parallel_data_output/hd_gen_module.ngc'
...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-6".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          17 out of  18,560    1%
  Number of 4 input LUTs:               4 out of  18,560    1%
Logic Distribution:
  Number of occupied Slices:           11 out of   9,280    1%
  Number of Slices containing only related logic:      11 out of      11  100%
  Number of Slices containing unrelated logic:          0 out of      11    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             13 out of  18,560    1%
  Number used as logic:                 4
  Number used as a route-thru:          9

  Number of bonded IOBs:               22 out of     556    3%
    IOB Flip Flops:                     2
    IOB Master Pads:                    1
    IOB Slave Pads:                     1
  Number of PPC405s:                   0 out of       2    0%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  233
Additional JTAG gate count for IOBs:  1,056
Peak Memory Usage:  145 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-6

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-07-22".


Device Utilization Summary:

   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of External IOBs            20 out of 556     3%
      Number of LOCed IOBs            20 out of 20    100%

   Number of SLICEs                   11 out of 9280    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896ef) REAL time: 5 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.2


Phase 3.2 (Checksum:1c9c37d) REAL time: 9 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 9 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 9 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 9 secs 

Phase 7.8
.
.
Phase 7.8 (Checksum:990e43) REAL time: 9 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 9 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 9 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 9 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 9 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 9 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 10 secs 
Total CPU time to Placer completion: 7 secs 

Starting Router

Phase 1: 84 unrouted;       REAL time: 17 secs 

Phase 2: 62 unrouted;       REAL time: 18 secs 

Phase 3: 10 unrouted;       REAL time: 18 secs 

Phase 4: 10 unrouted; (0)      REAL time: 18 secs 

Phase 5: 10 unrouted; (0)      REAL time: 18 secs 

Phase 6: 10 unrouted; (0)      REAL time: 18 secs 

Phase 7: 0 unrouted; (0)      REAL time: 18 secs 

Phase 8: 0 unrouted; (0)      REAL time: 18 secs 


Total REAL time to Router completion: 18 secs 
Total CPU time to Router completion: 15 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|                 clk |         Local|      |   13 |  0.067     |  3.062      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk | N/A        | N/A        | N/A  
  2_p_i" 150 MHz HIGH 50% INPUT_JITTER      |            |            |      
      1 ns                                  |            |            |      
--------------------------------------------------------------------------------
  TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk | 6.666ns    | 3.138ns    | 5    
  2_n_i" 150 MHz HIGH 50% INPUT_JITTER      |            |            |      
      1 ns                                  |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 34 secs 
Total CPU time to PAR completion: 18 secs 

Peak Memory Usage:  141 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-6

Analysis completed Tue Aug 15 10:56:02 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 3 secs 







Started process "Programming File Generation Report".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/Parallel_data_output/glitch_remover.vhd" in Library work.
Architecture behavioral of Entity glitch_remover is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd" in Library work.
Entity <hd_gen_module> compiled.
Entity <hd_gen_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <glitch_remover> (Architecture <behavioral>).
Entity <glitch_remover> analyzed. Unit <glitch_remover> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <glitch_remover>.
    Related source file is "F:/PT8612/VHDL/xilinx/Parallel_data_output/glitch_remover.vhd".
    Found 1-bit register for signal <clean_signal_o>.
    Found 4-bit register for signal <delayed_signals>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <glitch_remover> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd".
WARNING:Xst:1780 - Signal <brefclk2> is never used or assigned.
WARNING:Xst:1780 - Signal <debug_clk> is never used or assigned.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | wait_for_ibf_high                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <data_tick>.
    Found 10-bit up counter for signal <debug_count>.
    Found 1-bit register for signal <zstb>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wait_for_ibf_high | 00
 wait_for_ibf_low  | 11
 new_data          | 01
-------------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Counters                         : 1
 10-bit up counter                 : 1
# Registers                        : 9
 1-bit register                    : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <hd_gen_module> ...

Optimizing unit <glitch_remover> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                      11  out of   9280     0%  
 Number of Slice Flip Flops:            19  out of  18560     0%  
 Number of 4 input LUTs:                14  out of  18560     0%  
 Number of bonded IOBs:                 22  out of    556     3%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
brefclk2_p_i                       | IBUFGDS                | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 3.044ns (Maximum Frequency: 328.461MHz)
   Minimum input arrival time before clock: 1.543ns
   Maximum output required time after clock: 3.670ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\parallel_data_output/_ngo -nt timestamp -uc
HD_Gen_Module.ucf -p xc2vp20-ff896-6 hd_gen_module.ngc hd_gen_module.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/Parallel_data_output/hd_gen_module.ngc'
...

Applying constraints in "HD_Gen_Module.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "hd_gen_module.ngd" ...

Writing NGDBUILD log file "hd_gen_module.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-6".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          17 out of  18,560    1%
  Number of 4 input LUTs:               6 out of  18,560    1%
Logic Distribution:
  Number of occupied Slices:           11 out of   9,280    1%
  Number of Slices containing only related logic:      11 out of      11  100%
  Number of Slices containing unrelated logic:          0 out of      11    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             15 out of  18,560    1%
  Number used as logic:                 6
  Number used as a route-thru:          9

  Number of bonded IOBs:               22 out of     556    3%
    IOB Flip Flops:                     2
    IOB Master Pads:                    1
    IOB Slave Pads:                     1
  Number of PPC405s:                   0 out of       2    0%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  245
Additional JTAG gate count for IOBs:  1,056
Peak Memory Usage:  145 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "hd_gen_module_map.mrp" for details.




Started process "Place & Route".




Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-6

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-07-22".


Device Utilization Summary:

   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of External IOBs            20 out of 556     3%
      Number of LOCed IOBs            20 out of 20    100%

   Number of SLICEs                   11 out of 9280    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896ef) REAL time: 4 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 4 secs 

Phase 3.2


Phase 3.2 (Checksum:1c9c37d) REAL time: 8 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 8 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 8 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 8 secs 

Phase 7.8
.
.
Phase 7.8 (Checksum:990c9f) REAL time: 8 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 8 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 8 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 8 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 8 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 8 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 8 secs 
Total CPU time to Placer completion: 7 secs 

Starting Router

Phase 1: 88 unrouted;       REAL time: 16 secs 

Phase 2: 65 unrouted;       REAL time: 16 secs 

Phase 3: 12 unrouted;       REAL time: 16 secs 

Phase 4: 12 unrouted; (0)      REAL time: 16 secs 

Phase 5: 12 unrouted; (0)      REAL time: 16 secs 

Phase 6: 12 unrouted; (0)      REAL time: 16 secs 

Phase 7: 0 unrouted; (0)      REAL time: 16 secs 

Phase 8: 0 unrouted; (0)      REAL time: 17 secs 


Total REAL time to Router completion: 17 secs 
Total CPU time to Router completion: 15 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|                 clk |         Local|      |   13 |  0.067     |  3.062      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk | N/A        | N/A        | N/A  
  2_p_i" 150 MHz HIGH 50% INPUT_JITTER      |            |            |      
      1 ns                                  |            |            |      
--------------------------------------------------------------------------------
  TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk | 6.666ns    | 3.138ns    | 5    
  2_n_i" 150 MHz HIGH 50% INPUT_JITTER      |            |            |      
      1 ns                                  |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 32 secs 
Total CPU time to PAR completion: 17 secs 

Peak Memory Usage:  141 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file hd_gen_module.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/ISE71.
   "hd_gen_module" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-6

Analysis completed Tue Aug 15 10:57:55 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 3 secs 







Started process "Generate Programming File".


