<profile>

<section name = "Vitis HLS Report for 'conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J'" level="0">
<item name = "Date">Sat Mar 25 11:23:33 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 9.634 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">151, 151, 1.510 us, 1.510 us, 151, 151, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- CHANNEL_KERN_I_KERN_J">149, 149, 4, 1, 1, 147, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 197, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 70, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 115, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_2ns_7ns_8_1_1_U58">mul_2ns_7ns_8_1_1, 0, 0, 0, 33, 0</column>
<column name="mux_73_16_1_1_U59">mux_73_16_1_1, 0, 0, 0, 37, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_8ns_6ns_6ns_6ns_13_1_1_U60">ama_addmuladd_8ns_6ns_6ns_6ns_13_1_1, (i0 + i1) * i2 + i3</column>
<column name="mac_muladd_16s_16s_29ns_29_1_1_U61">mac_muladd_16s_16s_29ns_29_1_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1319_1_fu_511_p2">+, 0, 0, 7, 7, 7</column>
<column name="add_ln1319_fu_362_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln52_7_fu_305_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln52_fu_320_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln55_1_fu_456_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln55_fu_394_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln59_fu_450_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln61_fu_444_p2">+, 0, 0, 14, 6, 6</column>
<column name="empty_fu_293_p2">+, 0, 0, 14, 6, 6</column>
<column name="p_mid1_fu_418_p2">+, 0, 0, 14, 6, 6</column>
<column name="sub_ln1319_1_fu_500_p2">-, 0, 0, 7, 7, 7</column>
<column name="and_ln52_fu_388_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln52_fu_299_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln55_fu_326_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln59_fu_382_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="or_ln55_fu_400_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln52_1_fu_340_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_2_fu_368_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln52_fu_332_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln55_1_fu_424_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln55_2_fu_432_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln55_3_fu_462_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln55_fu_406_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln52_fu_376_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_chan_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_indvar_flatten20_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 3, 6</column>
<column name="chan_fu_112">9, 2, 2, 4</column>
<column name="i_fu_104">9, 2, 3, 6</column>
<column name="indvar_flatten20_fu_116">9, 2, 8, 16</column>
<column name="indvar_flatten_fu_108">9, 2, 6, 12</column>
<column name="j_fu_100">9, 2, 3, 6</column>
<column name="lhs_fu_96">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1319_reg_660">7, 0, 7, 0</column>
<column name="add_ln61_reg_681">6, 0, 6, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="chan_fu_112">2, 0, 2, 0</column>
<column name="i_fu_104">3, 0, 3, 0</column>
<column name="icmp_ln52_reg_651">1, 0, 1, 0</column>
<column name="icmp_ln52_reg_651_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten20_fu_116">8, 0, 8, 0</column>
<column name="indvar_flatten_fu_108">6, 0, 6, 0</column>
<column name="j_fu_100">3, 0, 3, 0</column>
<column name="lhs_fu_96">16, 0, 16, 0</column>
<column name="mul_ln1317_reg_655">8, 0, 8, 0</column>
<column name="r_V_reg_726">16, 0, 16, 0</column>
<column name="select_ln55_1_reg_671">6, 0, 6, 0</column>
<column name="select_ln55_2_reg_676">3, 0, 3, 0</column>
<column name="select_ln55_2_reg_676_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="select_ln55_reg_666">3, 0, 3, 0</column>
<column name="tmp_5_reg_731">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J, return value</column>
<column name="select_ln41_3">in, 6, ap_none, select_ln41_3, scalar</column>
<column name="sub_ln1319">in, 6, ap_none, sub_ln1319, scalar</column>
<column name="W_buf_0_address0">out, 7, ap_memory, W_buf_0, array</column>
<column name="W_buf_0_ce0">out, 1, ap_memory, W_buf_0, array</column>
<column name="W_buf_0_q0">in, 16, ap_memory, W_buf_0, array</column>
<column name="W_buf_1_address0">out, 7, ap_memory, W_buf_1, array</column>
<column name="W_buf_1_ce0">out, 1, ap_memory, W_buf_1, array</column>
<column name="W_buf_1_q0">in, 16, ap_memory, W_buf_1, array</column>
<column name="W_buf_2_address0">out, 7, ap_memory, W_buf_2, array</column>
<column name="W_buf_2_ce0">out, 1, ap_memory, W_buf_2, array</column>
<column name="W_buf_2_q0">in, 16, ap_memory, W_buf_2, array</column>
<column name="W_buf_3_address0">out, 7, ap_memory, W_buf_3, array</column>
<column name="W_buf_3_ce0">out, 1, ap_memory, W_buf_3, array</column>
<column name="W_buf_3_q0">in, 16, ap_memory, W_buf_3, array</column>
<column name="W_buf_4_address0">out, 7, ap_memory, W_buf_4, array</column>
<column name="W_buf_4_ce0">out, 1, ap_memory, W_buf_4, array</column>
<column name="W_buf_4_q0">in, 16, ap_memory, W_buf_4, array</column>
<column name="W_buf_5_address0">out, 7, ap_memory, W_buf_5, array</column>
<column name="W_buf_5_ce0">out, 1, ap_memory, W_buf_5, array</column>
<column name="W_buf_5_q0">in, 16, ap_memory, W_buf_5, array</column>
<column name="W_buf_6_address0">out, 7, ap_memory, W_buf_6, array</column>
<column name="W_buf_6_ce0">out, 1, ap_memory, W_buf_6, array</column>
<column name="W_buf_6_q0">in, 16, ap_memory, W_buf_6, array</column>
<column name="select_ln44_2">in, 6, ap_none, select_ln44_2, scalar</column>
<column name="X_buf_address0">out, 13, ap_memory, X_buf, array</column>
<column name="X_buf_ce0">out, 1, ap_memory, X_buf, array</column>
<column name="X_buf_q0">in, 16, ap_memory, X_buf, array</column>
<column name="lhs_out">out, 16, ap_vld, lhs_out, pointer</column>
<column name="lhs_out_ap_vld">out, 1, ap_vld, lhs_out, pointer</column>
</table>
</item>
</section>
</profile>
