#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Feb 23 02:03:18 2018
# Process ID: 1588
# Current directory: C:/Users/Jake/Engineering/ZYNQ/Custom-PL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1772 C:\Users\Jake\Engineering\ZYNQ\Custom-PL\Custom-PL.xpr
# Log file: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/vivado.log
# Journal file: C:/Users/Jake/Engineering/ZYNQ/Custom-PL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_Adder_Core_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 753.961 ; gain = 79.488
update_compile_order -fileset sources_1
create_peripheral xilinx.com user JG_ZYNQ_RGB_Core 1.0 -dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:JG_ZYNQ_RGB_Core:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:JG_ZYNQ_RGB_Core:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:JG_ZYNQ_RGB_Core:1.0]
set_property  ip_repo_paths  {C:/Users/Jake/Engineering/ZYNQ/Custom-PL/../ip_repo/JG_ZYNQ_RGB_Core_1.0 C:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_Adder_Core_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_ZYNQ_RGB_Core_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_Adder_Core_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
ipx::edit_ip_in_project -upgrade true -name edit_JG_ZYNQ_RGB_Core_v1_0 -directory C:/Users/Jake/Engineering/ZYNQ/Custom-PL/../ip_repo c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_ZYNQ_RGB_Core_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 775.211 ; gain = 9.188
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_ZYNQ_RGB_Core_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_Adder_Core_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 785.473 ; gain = 19.449
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_ZYNQ_RGB_Core_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_ZYNQ_RGB_Core_1.0'
open_bd_design {C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 896.906 ; gain = 61.566
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:JG_ZYNQ_RGB_Core:1.0 JG_ZYNQ_RGB_Core_0
endgroup
set_property location {1 73 35} [get_bd_cells processing_system7_0]
set_property location {1.5 439 8} [get_bd_cells JG_ZYNQ_RGB_Core_0]
set_property location {2 472 -48} [get_bd_cells JG_ZYNQ_RGB_Core_0]
delete_bd_objs [get_bd_cells JG_ZYNQ_RGB_Core_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_EN_CLK0_PORT {1} CONFIG.PCW_EN_RST0_PORT {1}] [get_bd_cells processing_system7_0]
WARNING: [Boardtcl 53-1] No current board_part set.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:JG_ZYNQ_RGB_Core:1.0 JG_ZYNQ_RGB_Core_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins JG_ZYNQ_RGB_Core_0/S00_AXI]
</JG_ZYNQ_RGB_Core_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 994.785 ; gain = 23.992
save_bd_design
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Synthesis' target for IP 'processing_system7_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JG_ZYNQ_RGB_Core_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_JG_ZYNQ_RGB_Core_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 {design_1_processing_system7_0_0_synth_1 design_1_JG_ZYNQ_RGB_Core_0_1_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_auto_pc_0_synth_1}
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
[Fri Feb 23 02:53:12 2018] Launched design_1_processing_system7_0_0_synth_1, design_1_JG_ZYNQ_RGB_Core_0_1_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_JG_ZYNQ_RGB_Core_0_1_synth_1: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/design_1_JG_ZYNQ_RGB_Core_0_1_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files -ipstatic_source_dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/modelsim} {questa=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/questa} {riviera=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/riviera} {activehdl=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name JG_ZYNQ_RGB_Core_v1_0_project -directory C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.tmp/JG_ZYNQ_RGB_Core_v1_0_project c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_ZYNQ_RGB_Core_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/jake/engineering/zynq/custom-pl/custom-pl.tmp/jg_zynq_rgb_core_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.906 ; gain = 4.926
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_ZYNQ_RGB_Core_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_Adder_Core_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.906 ; gain = 4.926
update_compile_order -fileset sources_1
current_project Custom-PL
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_50M_interconnect_aresetn] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_cells JG_ZYNQ_RGB_Core_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
regenerate_bd_layout
current_project JG_ZYNQ_RGB_Core_v1_0_project
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_ZYNQ_RGB_Core_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_ZYNQ_RGB_Core_1.0'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:JG_ZYNQ_RGB_Core:1.0 JG_ZYNQ_RGB_Core_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins JG_ZYNQ_RGB_Core_0/S00_AXI]
</JG_ZYNQ_RGB_Core_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
make_bd_pins_external  [get_bd_pins JG_ZYNQ_RGB_Core_0/rgb_out]
endgroup
save_bd_design
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets JG_ZYNQ_RGB_Core_0_rgb_out] [get_bd_ports rgb_out_0]
startgroup
create_bd_port -dir O -from 2 -to 0 rgb_out
connect_bd_net [get_bd_pins /JG_ZYNQ_RGB_Core_0/rgb_out] [get_bd_ports rgb_out]
endgroup
delete_bd_objs [get_bd_nets JG_ZYNQ_RGB_Core_0_rgb_out] [get_bd_ports rgb_out]
startgroup
make_bd_pins_external  [get_bd_pins JG_ZYNQ_RGB_Core_0/rgb_out]
endgroup
save_bd_design
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JG_ZYNQ_RGB_Core_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1339.941 ; gain = 43.605
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_JG_ZYNQ_RGB_Core_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 1da089622beeae35; cache size = 1.441 MB.
export_ip_user_files -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 {design_1_processing_system7_0_0_synth_1 design_1_JG_ZYNQ_RGB_Core_0_0_synth_1 design_1_rst_ps7_0_50M_1_synth_1}
[Fri Feb 23 03:00:21 2018] Launched design_1_processing_system7_0_0_synth_1, design_1_JG_ZYNQ_RGB_Core_0_0_synth_1, design_1_rst_ps7_0_50M_1_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_JG_ZYNQ_RGB_Core_0_0_synth_1: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/design_1_JG_ZYNQ_RGB_Core_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_1_synth_1: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/design_1_rst_ps7_0_50M_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files -ipstatic_source_dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/modelsim} {questa=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/questa} {riviera=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/riviera} {activehdl=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/design_1_processing_system7_0_0_synth_1

generate_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JG_ZYNQ_RGB_Core_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1429.043 ; gain = 71.332
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_JG_ZYNQ_RGB_Core_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_JG_ZYNQ_RGB_Core_0_0, cache-ID = 0e0a772c2481fa8b; cache size = 1.769 MB.
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_50M_1, cache-ID = 304a527eeda1b2d4; cache size = 1.769 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 1da089622beeae35; cache size = 1.769 MB.
export_ip_user_files -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_processing_system7_0_0_synth_1
[Fri Feb 23 03:07:23 2018] Launched design_1_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/design_1_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files -ipstatic_source_dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/modelsim} {questa=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/questa} {riviera=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/riviera} {activehdl=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 2
[Fri Feb 23 03:08:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/synth_1/runme.log
[Fri Feb 23 03:08:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/impl_1/runme.log
close_bd_design [get_bd_designs design_1]
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Jake/Engineering/ZYNQ/Custom-PL/.Xil/Vivado-1588-JakePC/dcp8/design_1_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/Jake/Engineering/ZYNQ/Custom-PL/.Xil/Vivado-1588-JakePC/dcp8/design_1_wrapper_board.xdc]
Parsing XDC File [C:/Users/Jake/Engineering/ZYNQ/Custom-PL/.Xil/Vivado-1588-JakePC/dcp8/design_1_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Jake/Engineering/ZYNQ/Custom-PL/.Xil/Vivado-1588-JakePC/dcp8/design_1_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.439 . Memory (MB): peak = 1670.414 ; gain = 0.691
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.439 . Memory (MB): peak = 1670.414 ; gain = 0.691
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1746.637 ; gain = 317.594
place_ports {rgb_out_0[2]} Y16
place_ports {rgb_out_0[1]} Y17
place_ports {rgb_out_0[0]} R14
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgb_out_0[2]} {rgb_out_0[1]} {rgb_out_0[0]}]]
file mkdir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/constrs_1/new
close [ open C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/constrs_1/new/rgb.xdc w ]
add_files -fileset constrs_1 C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/constrs_1/new/rgb.xdc
set_property target_constrs_file C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/constrs_1/new/rgb.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 2
[Fri Feb 23 03:12:21 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/synth_1/runme.log
[Fri Feb 23 03:12:21 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Feb 23 03:15:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Jake/Engineering/ZYNQ/Custom-PL/.Xil/Vivado-1588-JakePC/dcp13/design_1_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/Jake/Engineering/ZYNQ/Custom-PL/.Xil/Vivado-1588-JakePC/dcp13/design_1_wrapper_board.xdc]
Parsing XDC File [C:/Users/Jake/Engineering/ZYNQ/Custom-PL/.Xil/Vivado-1588-JakePC/dcp13/design_1_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Jake/Engineering/ZYNQ/Custom-PL/.Xil/Vivado-1588-JakePC/dcp13/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Users/Jake/Engineering/ZYNQ/Custom-PL/.Xil/Vivado-1588-JakePC/dcp13/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Jake/Engineering/ZYNQ/Custom-PL/.Xil/Vivado-1588-JakePC/dcp13/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.459 . Memory (MB): peak = 2199.188 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.460 . Memory (MB): peak = 2199.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2222.172 ; gain = 22.984
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 03:20:14 2018...
