#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar  9 12:53:19 2020
# Process ID: 12443
# Current directory: /home/gsaied/Desktop/old_rtl/aspect_test
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/aspect_test/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/aspect_test/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top rom_fire3_squeeze -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12529 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1425.457 ; gain = 70.000 ; free physical = 139 ; free virtual = 4325
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rom_fire3_squeeze' [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter ADDR bound to: 7 - type: integer 
	Parameter NUM bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:60]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:62]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:63]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:64]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:65]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:66]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:67]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:68]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:69]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:70]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:71]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:72]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:73]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:74]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:75]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:76]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_squeeze_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire3_squeeze' (1#1) [/home/gsaied/Desktop/old_rtl/aspect_test/rom_fire3_squeeze.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1470.207 ; gain = 114.750 ; free physical = 181 ; free virtual = 4319
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1470.207 ; gain = 114.750 ; free physical = 180 ; free virtual = 4319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1470.207 ; gain = 114.750 ; free physical = 180 ; free virtual = 4319
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/aspect_test/temp.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/gsaied/Desktop/old_rtl/aspect_test/temp.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/gsaied/Desktop/old_rtl/aspect_test/temp.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/aspect_test/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.832 ; gain = 0.000 ; free physical = 126 ; free virtual = 3913
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.832 ; gain = 0.000 ; free physical = 126 ; free virtual = 3913
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1936.832 ; gain = 0.000 ; free physical = 125 ; free virtual = 3912
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1936.832 ; gain = 581.375 ; free physical = 202 ; free virtual = 3989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1936.832 ; gain = 581.375 ; free physical = 202 ; free virtual = 3989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1936.832 ; gain = 581.375 ; free physical = 201 ; free virtual = 3989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1936.832 ; gain = 581.375 ; free physical = 202 ; free virtual = 3990
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1936.832 ; gain = 581.375 ; free physical = 206 ; free virtual = 3972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
|rom_fire3_squeeze | p_0_out    | 128x16        | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1941.832 ; gain = 586.375 ; free physical = 170 ; free virtual = 3932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1941.832 ; gain = 586.375 ; free physical = 170 ; free virtual = 3932
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1951.848 ; gain = 596.391 ; free physical = 168 ; free virtual = 3929
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1951.848 ; gain = 596.391 ; free physical = 168 ; free virtual = 3930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1951.848 ; gain = 596.391 ; free physical = 168 ; free virtual = 3930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1951.848 ; gain = 596.391 ; free physical = 168 ; free virtual = 3930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1951.848 ; gain = 596.391 ; free physical = 168 ; free virtual = 3930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1951.848 ; gain = 596.391 ; free physical = 168 ; free virtual = 3930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1951.848 ; gain = 596.391 ; free physical = 168 ; free virtual = 3930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT3  |    28|
|2     |LUT6  |   470|
|3     |MUXF7 |   214|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   712|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1951.848 ; gain = 596.391 ; free physical = 168 ; free virtual = 3930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1951.848 ; gain = 129.766 ; free physical = 223 ; free virtual = 3984
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1951.855 ; gain = 596.391 ; free physical = 226 ; free virtual = 3988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/aspect_test/temp.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/gsaied/Desktop/old_rtl/aspect_test/temp.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/gsaied/Desktop/old_rtl/aspect_test/temp.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/aspect_test/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1971.848 ; gain = 0.000 ; free physical = 150 ; free virtual = 3911
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1971.848 ; gain = 624.391 ; free physical = 197 ; free virtual = 3959
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2539.863 ; gain = 568.016 ; free physical = 142 ; free virtual = 3446
# write_checkpoint -force temp_syn.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.863 ; gain = 0.000 ; free physical = 142 ; free virtual = 3446
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.066 ; gain = 0.000 ; free physical = 141 ; free virtual = 3446
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/aspect_test/temp_syn.dcp' has been generated.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# }
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2589.066 ; gain = 8.996 ; free physical = 150 ; free virtual = 3454

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12e832789

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2589.066 ; gain = 0.000 ; free physical = 150 ; free virtual = 3454

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12e832789

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2640.066 ; gain = 0.000 ; free physical = 146 ; free virtual = 3394
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12e832789

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2640.066 ; gain = 0.000 ; free physical = 146 ; free virtual = 3394
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12e832789

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2640.066 ; gain = 0.000 ; free physical = 146 ; free virtual = 3394
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12e832789

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2640.066 ; gain = 0.000 ; free physical = 146 ; free virtual = 3394
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12e832789

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2640.066 ; gain = 0.000 ; free physical = 145 ; free virtual = 3394
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 12e832789

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2640.066 ; gain = 0.000 ; free physical = 145 ; free virtual = 3394
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 12e832789

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2640.066 ; gain = 0.000 ; free physical = 145 ; free virtual = 3394
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 12e832789

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2643.980 ; gain = 3.914 ; free physical = 244 ; free virtual = 3050
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 12e832789

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2643.980 ; gain = 3.914 ; free physical = 244 ; free virtual = 3050
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Resynthesis                  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2643.980 ; gain = 0.000 ; free physical = 244 ; free virtual = 3050
Ending Logic Optimization Task | Checksum: 12e832789

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2643.980 ; gain = 3.914 ; free physical = 244 ; free virtual = 3050

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12e832789

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2643.980 ; gain = 0.000 ; free physical = 243 ; free virtual = 3050

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12e832789

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.980 ; gain = 0.000 ; free physical = 243 ; free virtual = 3050

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.980 ; gain = 0.000 ; free physical = 243 ; free virtual = 3050
Ending Netlist Obfuscation Task | Checksum: 12e832789

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.980 ; gain = 0.000 ; free physical = 242 ; free virtual = 3050
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2643.980 ; gain = 63.914 ; free physical = 242 ; free virtual = 3050
# place_design -directive ExtraTimingOpt 
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.980 ; gain = 0.000 ; free physical = 442 ; free virtual = 3253
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f5d70264

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2643.980 ; gain = 0.000 ; free physical = 442 ; free virtual = 3253
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.980 ; gain = 0.000 ; free physical = 442 ; free virtual = 3253

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f5d70264

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2667.066 ; gain = 23.086 ; free physical = 738 ; free virtual = 3543

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bdbd3bd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2667.066 ; gain = 23.086 ; free physical = 735 ; free virtual = 3540

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bdbd3bd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2667.066 ; gain = 23.086 ; free physical = 735 ; free virtual = 3540
Phase 1 Placer Initialization | Checksum: 1bdbd3bd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2667.066 ; gain = 23.086 ; free physical = 735 ; free virtual = 3540

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bdbd3bd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2667.066 ; gain = 23.086 ; free physical = 724 ; free virtual = 3528
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 138356f17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.945 ; gain = 86.965 ; free physical = 681 ; free virtual = 3487

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 138356f17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.945 ; gain = 86.965 ; free physical = 681 ; free virtual = 3487

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b6d8996

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.945 ; gain = 86.965 ; free physical = 676 ; free virtual = 3481

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a7ef9eaa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.945 ; gain = 86.965 ; free physical = 674 ; free virtual = 3479

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a7ef9eaa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.945 ; gain = 86.965 ; free physical = 674 ; free virtual = 3479

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 118270d4a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.070 ; gain = 116.090 ; free physical = 658 ; free virtual = 3463

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 118270d4a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.070 ; gain = 116.090 ; free physical = 658 ; free virtual = 3463

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 118270d4a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.070 ; gain = 116.090 ; free physical = 658 ; free virtual = 3463
Phase 3 Detail Placement | Checksum: 118270d4a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.070 ; gain = 116.090 ; free physical = 658 ; free virtual = 3463

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 118270d4a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.070 ; gain = 116.090 ; free physical = 658 ; free virtual = 3463

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 118270d4a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.070 ; gain = 116.090 ; free physical = 674 ; free virtual = 3480

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 118270d4a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.070 ; gain = 116.090 ; free physical = 674 ; free virtual = 3480

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.070 ; gain = 0.000 ; free physical = 674 ; free virtual = 3480
Phase 4.4 Final Placement Cleanup | Checksum: 118270d4a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.070 ; gain = 116.090 ; free physical = 674 ; free virtual = 3480
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 118270d4a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.070 ; gain = 116.090 ; free physical = 674 ; free virtual = 3480
Ending Placer Task | Checksum: 108402343

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.070 ; gain = 116.090 ; free physical = 749 ; free virtual = 3555
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2760.070 ; gain = 116.090 ; free physical = 749 ; free virtual = 3555
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 748 ; free virtual = 3557

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 140ec4868

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 748 ; free virtual = 3557

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 140ec4868

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 744 ; free virtual = 3554
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 140ec4868

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 744 ; free virtual = 3554
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 140ec4868

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 744 ; free virtual = 3554
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 140ec4868

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 744 ; free virtual = 3554
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 140ec4868

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 743 ; free virtual = 3554
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 140ec4868

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 743 ; free virtual = 3554
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 743 ; free virtual = 3554
Ending Logic Optimization Task | Checksum: 140ec4868

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 743 ; free virtual = 3554

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 140ec4868

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 743 ; free virtual = 3554

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 140ec4868

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 743 ; free virtual = 3554

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 743 ; free virtual = 3554
Ending Netlist Obfuscation Task | Checksum: 140ec4868

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.074 ; gain = 0.000 ; free physical = 743 ; free virtual = 3554
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# route_design -directive NoTimingRelaxation
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 126920df ConstDB: 0 ShapeSum: f5d70264 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "address[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: edb32af8

Time (s): cpu = 00:01:59 ; elapsed = 00:01:12 . Memory (MB): peak = 3133.645 ; gain = 373.570 ; free physical = 250 ; free virtual = 3104
Post Restoration Checksum: NetGraph: e94a9fd5 NumContArr: 4688b23 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: edb32af8

Time (s): cpu = 00:01:59 ; elapsed = 00:01:12 . Memory (MB): peak = 3142.141 ; gain = 382.066 ; free physical = 215 ; free virtual = 3069

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: edb32af8

Time (s): cpu = 00:01:59 ; elapsed = 00:01:12 . Memory (MB): peak = 3142.141 ; gain = 382.066 ; free physical = 215 ; free virtual = 3069
Phase 2 Router Initialization | Checksum: edb32af8

Time (s): cpu = 00:02:00 ; elapsed = 00:01:14 . Memory (MB): peak = 3188.719 ; gain = 428.645 ; free physical = 209 ; free virtual = 3063

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ded0097f

Time (s): cpu = 00:02:04 ; elapsed = 00:01:16 . Memory (MB): peak = 3201.082 ; gain = 441.008 ; free physical = 184 ; free virtual = 3038

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1743635c4

Time (s): cpu = 00:02:04 ; elapsed = 00:01:16 . Memory (MB): peak = 3201.082 ; gain = 441.008 ; free physical = 184 ; free virtual = 3038
Phase 4 Rip-up And Reroute | Checksum: 1743635c4

Time (s): cpu = 00:02:04 ; elapsed = 00:01:16 . Memory (MB): peak = 3201.082 ; gain = 441.008 ; free physical = 184 ; free virtual = 3038

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1743635c4

Time (s): cpu = 00:02:04 ; elapsed = 00:01:16 . Memory (MB): peak = 3201.082 ; gain = 441.008 ; free physical = 184 ; free virtual = 3038

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1743635c4

Time (s): cpu = 00:02:04 ; elapsed = 00:01:16 . Memory (MB): peak = 3201.082 ; gain = 441.008 ; free physical = 184 ; free virtual = 3038
Phase 6 Post Hold Fix | Checksum: 1743635c4

Time (s): cpu = 00:02:04 ; elapsed = 00:01:16 . Memory (MB): peak = 3201.082 ; gain = 441.008 ; free physical = 184 ; free virtual = 3038

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.41986e-05 %
  Global Horizontal Routing Utilization  = 2.94904e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1743635c4

Time (s): cpu = 00:02:05 ; elapsed = 00:01:16 . Memory (MB): peak = 3201.082 ; gain = 441.008 ; free physical = 179 ; free virtual = 3033

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1743635c4

Time (s): cpu = 00:02:05 ; elapsed = 00:01:16 . Memory (MB): peak = 3201.082 ; gain = 441.008 ; free physical = 179 ; free virtual = 3033

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14c417bab

Time (s): cpu = 00:02:05 ; elapsed = 00:01:16 . Memory (MB): peak = 3201.082 ; gain = 441.008 ; free physical = 179 ; free virtual = 3033
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:05 ; elapsed = 00:01:16 . Memory (MB): peak = 3201.082 ; gain = 441.008 ; free physical = 499 ; free virtual = 3353

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3201.082 ; gain = 441.008 ; free physical = 499 ; free virtual = 3353
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  9 12:57:37 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : rom_fire3_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  498 |     0 |    433200 |  0.11 |
|   LUT as Logic          |  498 |     0 |    433200 |  0.11 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |    0 |     0 |    866400 |  0.00 |
|   Register as Flip Flop |    0 |     0 |    866400 |  0.00 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |  214 |     0 |    216600 |  0.10 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+------------------------------------------+------+-------+-----------+-------+
|                 Site Type                | Used | Fixed | Available | Util% |
+------------------------------------------+------+-------+-----------+-------+
| Slice                                    |  136 |     0 |    108300 |  0.13 |
|   SLICEL                                 |   21 |     0 |           |       |
|   SLICEM                                 |  115 |     0 |           |       |
| LUT as Logic                             |  498 |     0 |    433200 |  0.11 |
|   using O5 output only                   |    0 |       |           |       |
|   using O6 output only                   |  498 |       |           |       |
|   using O5 and O6                        |    0 |       |           |       |
| LUT as Memory                            |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                 |    0 |     0 |           |       |
|   LUT as Shift Register                  |    0 |     0 |           |       |
| Slice Registers                          |    0 |     0 |    866400 |  0.00 |
|   Register driven from within the Slice  |    0 |       |           |       |
|   Register driven from outside the Slice |    0 |       |           |       |
| Unique Control Sets                      |    0 |       |    108300 |  0.00 |
+------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      3600 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     |  470 |                 LUT |
| MUXF7    |  214 |               MuxFx |
| LUT3     |   28 |                 LUT |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  9 13:29:58 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : rom_fire3_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  498 |     0 |    433200 |  0.11 |
|   LUT as Logic          |  498 |     0 |    433200 |  0.11 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |    0 |     0 |    866400 |  0.00 |
|   Register as Flip Flop |    0 |     0 |    866400 |  0.00 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |  214 |     0 |    216600 |  0.10 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+------------------------------------------+------+-------+-----------+-------+
|                 Site Type                | Used | Fixed | Available | Util% |
+------------------------------------------+------+-------+-----------+-------+
| Slice                                    |  136 |     0 |    108300 |  0.13 |
|   SLICEL                                 |   21 |     0 |           |       |
|   SLICEM                                 |  115 |     0 |           |       |
| LUT as Logic                             |  498 |     0 |    433200 |  0.11 |
|   using O5 output only                   |    0 |       |           |       |
|   using O6 output only                   |  498 |       |           |       |
|   using O5 and O6                        |    0 |       |           |       |
| LUT as Memory                            |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                 |    0 |     0 |           |       |
|   LUT as Shift Register                  |    0 |     0 |           |       |
| Slice Registers                          |    0 |     0 |    866400 |  0.00 |
|   Register driven from within the Slice  |    0 |       |           |       |
|   Register driven from outside the Slice |    0 |       |           |       |
| Unique Control Sets                      |    0 |       |    108300 |  0.00 |
+------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      3600 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     |  470 |                 LUT |
| MUXF7    |  214 |               MuxFx |
| LUT3     |   28 |                 LUT |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  9 13:30:21 2020...
