// Seed: 1371575979
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3
);
  assign id_0 = id_1;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4
);
  assign id_2 = 1;
  wire id_6;
  assign id_2 = id_6;
  supply0 id_7;
  module_0(
      id_3, id_6, id_6, id_1
  );
  always_latch @(negedge id_4) begin
    assume #1  (1)
    else $display(id_6 == 1);
  end
  assign id_7 = id_1 == id_7;
  wire id_8;
  supply1 id_9;
  wire id_10;
  assign id_9 = id_7;
endmodule
