===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 18.3559 seconds

  ----Wall Time----  ----Name----
    3.5589 ( 19.4%)  FIR Parser
    7.5370 ( 41.1%)  'firrtl.circuit' Pipeline
    1.1284 (  6.1%)    'firrtl.module' Pipeline
    1.1284 (  6.1%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0861 (  0.5%)    InferWidths
    0.6648 (  3.6%)    LowerFIRRTLTypes
    4.8144 ( 26.2%)    'firrtl.module' Pipeline
    0.7282 (  4.0%)      ExpandWhens
    4.0862 ( 22.3%)      SimpleCanonicalizer
    0.7963 (  4.3%)    IMConstProp
    0.0297 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    0.0470 (  0.3%)    'firrtl.module' Pipeline
    0.0470 (  0.3%)      CheckWidths
    2.0499 ( 11.2%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    3.0754 ( 16.8%)  'hw.module' Pipeline
    0.0796 (  0.4%)    HWCleanup
    0.8935 (  4.9%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.1022 ( 11.5%)    SimpleCanonicalizer
    0.2442 (  1.3%)  HWLegalizeNames
    0.6236 (  3.4%)  'hw.module' Pipeline
    0.6236 (  3.4%)    PrettifyVerilog
    1.2654 (  6.9%)  Output
    0.0015 (  0.0%)  Rest
   18.3559 (100.0%)  Total

{
  totalTime: 18.379,
  maxMemory: 588353536
}
