Info: Generated by version: 21.4 build 67
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\ddr3.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\ddr3 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: ddr3.ddr3: When ECC is enabled, a partial write using the DM pins triggers a read-modify-write operation.  Frequent partial writes can lead to poor efficiency.
Info: ddr3.ddr3.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: ddr3.ddr3.arch: Placement of address/command pins must follow "DDR3 Scheme 2: Component/UDIMM/SODIMM".
Info: ddr3.ddr3.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: ddr3.ddr3.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1016.93, 932.18, 847.44, 762.7, 677.95
Info: ddr3.ddr3.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: ddr3: "Transforming system: ddr3"
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: ddr3: "Naming system components in system: ddr3"
Info: ddr3: "Processing generation queue"
Info: ddr3: "Generating: ddr3"
Info: ddr3: "Generating: ddr3_altera_emif_c10_1910_c6wrrsi"
Info: ddr3: "Generating: ddr3_altera_emif_arch_nf_191_zhajlla"
Info: ddr3: "Generating: ddr3_altera_emif_ecc_191_gxje6ji"
Info: ddr3: "Generating: ddr3_altera_emif_cal_slave_nf_191_rmzieji"
Info: ddr3: "Generating: altera_emif_ecc_core"
Info: ddr3: "Generating: ddr3_altera_avalon_mm_bridge_2001_k2bg7dq"
Info: ddr3: "Generating: ddr3_altera_avalon_onchip_memory2_1931_ecie4wq"
Info: ioaux_soft_ram: Starting RTL generation for module 'ddr3_altera_avalon_onchip_memory2_1931_ecie4wq'
Info: ioaux_soft_ram:   Generation command is [exec C:/intelfpga_pro/21.4/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_pro/21.4/quartus/bin64//perl/lib -I C:/intelfpga_pro/21.4/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/21.4/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/21.4/quartus/sopc_builder/bin -I C:/intelfpga_pro/21.4/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/21.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_pro/21.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ddr3_altera_avalon_onchip_memory2_1931_ecie4wq --dir=C:/Users/alvas/AppData/Local/Temp/alt9493_1401547899145111097.dir/0007_ioaux_soft_ram_gen/ --quartus_dir=C:/intelfpga_pro/21.4/quartus --verilog --config=C:/Users/alvas/AppData/Local/Temp/alt9493_1401547899145111097.dir/0007_ioaux_soft_ram_gen//ddr3_altera_avalon_onchip_memory2_1931_ecie4wq_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/alvas/AppData/Local/Temp/alt9493_1401547899145111097.dir/0007_ioaux_soft_ram_gen/  ]
Info: ioaux_soft_ram: Done RTL generation for module 'ddr3_altera_avalon_onchip_memory2_1931_ecie4wq'
Info: ddr3: "Generating: ddr3_altera_mm_interconnect_1920_trcm3ta"
Info: ddr3: "Generating: altera_reset_controller"
Info: ddr3: "Generating: ddr3_altera_merlin_master_translator_191_g7h47bq"
Info: ddr3: "Generating: ddr3_altera_merlin_slave_translator_191_x56fcki"
Info: ddr3: Done "ddr3" with 12 modules, 78 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/alvas/Documents/Work_ASD/Projects/Learning/sfp_test/ip/system_design/ddr3/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/alvas/Documents/Work_ASD/Projects/Learning/sfp_test/ip/system_design/ddr3/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\ddr3.ip --simulator=MODELSIM --output-directory=C:/Users/alvas/Documents/Work_ASD/Projects/Learning/sfp_test/ip/system_design/ddr3/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/alvas/Documents/Work_ASD/Projects/Learning/sfp_test/ip/system_design/ddr3/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/alvas/Documents/Work_ASD/Projects/Learning/sfp_test/ip/system_design/ddr3/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\ddr3.ip --block-symbol-file --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\ddr3 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: ddr3.ddr3: When ECC is enabled, a partial write using the DM pins triggers a read-modify-write operation.  Frequent partial writes can lead to poor efficiency.
Info: ddr3.ddr3.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: ddr3.ddr3.arch: Placement of address/command pins must follow "DDR3 Scheme 2: Component/UDIMM/SODIMM".
Info: ddr3.ddr3.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: ddr3.ddr3.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1016.93, 932.18, 847.44, 762.7, 677.95
Info: ddr3.ddr3.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\ddr3.ip --synthesis=VERILOG --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\ddr3 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: ddr3.ddr3: When ECC is enabled, a partial write using the DM pins triggers a read-modify-write operation.  Frequent partial writes can lead to poor efficiency.
Info: ddr3.ddr3.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: ddr3.ddr3.arch: Placement of address/command pins must follow "DDR3 Scheme 2: Component/UDIMM/SODIMM".
Info: ddr3.ddr3.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: ddr3.ddr3.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1016.93, 932.18, 847.44, 762.7, 677.95
Info: ddr3.ddr3.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: ddr3: "Transforming system: ddr3"
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: ddr3: "Naming system components in system: ddr3"
Info: ddr3: "Processing generation queue"
Info: ddr3: "Generating: ddr3"
Info: ddr3: "Generating: ddr3_altera_emif_c10_1910_c6wrrsi"
Info: ddr3: "Generating: ddr3_altera_emif_arch_nf_191_zhajlla"
Info: ddr3: "Generating: ddr3_altera_emif_ecc_191_gxje6ji"
Info: ddr3: "Generating: ddr3_altera_emif_cal_slave_nf_191_rmzieji"
Info: ddr3: "Generating: altera_emif_ecc_core"
Info: ddr3: "Generating: ddr3_altera_avalon_mm_bridge_2001_k2bg7dq"
Info: ddr3: "Generating: ddr3_altera_avalon_onchip_memory2_1931_ecie4wq"
Info: ioaux_soft_ram: Starting RTL generation for module 'ddr3_altera_avalon_onchip_memory2_1931_ecie4wq'
Info: ioaux_soft_ram:   Generation command is [exec C:/intelfpga_pro/21.4/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_pro/21.4/quartus/bin64//perl/lib -I C:/intelfpga_pro/21.4/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/21.4/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/21.4/quartus/sopc_builder/bin -I C:/intelfpga_pro/21.4/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/21.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_pro/21.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ddr3_altera_avalon_onchip_memory2_1931_ecie4wq --dir=C:/Users/alvas/AppData/Local/Temp/alt9493_1401547899145111097.dir/0015_ioaux_soft_ram_gen/ --quartus_dir=C:/intelfpga_pro/21.4/quartus --verilog --config=C:/Users/alvas/AppData/Local/Temp/alt9493_1401547899145111097.dir/0015_ioaux_soft_ram_gen//ddr3_altera_avalon_onchip_memory2_1931_ecie4wq_component_configuration.pl  --do_build_sim=0  ]
Info: ioaux_soft_ram: Done RTL generation for module 'ddr3_altera_avalon_onchip_memory2_1931_ecie4wq'
Info: ddr3: "Generating: ddr3_altera_mm_interconnect_1920_trcm3ta"
Info: ddr3: "Generating: altera_reset_controller"
Info: ddr3: "Generating: ddr3_altera_merlin_master_translator_191_g7h47bq"
Info: ddr3: "Generating: ddr3_altera_merlin_slave_translator_191_x56fcki"
Info: ddr3: Done "ddr3" with 12 modules, 83 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
