# digital-design-verilog-bluespec

Experiments with small digital design miniprojects using mostly Verilog and BlueSpec SystemVerilog

Verilog projects
* Generate Propagate Kill Adder
* Wallace Multiplier
* 1-12 counter with parallel load and reset
* Ripple Carry Adder
* Carry Lookahead Adder


BlueSpec SystemVerilog projects:
* Simple Multiplier
* ALU
* Integrating Verilog custom modules into BSV
* State Machines using StmtFSM library

Sessions conducted by me for CFI, IIT Madras
* FSMs using StmtFSM and Integrating custom RTL in Bluespec: https://my.visme.co/view/31z8edvq-bluespec-lecture-series
* Intro to Raytracing: https://my.visme.co/view/mxz81g3n-6j02e0nvwvdyl8zq
