<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="urllc-demo-vitis" solutionName="solution1" date="2022-01-10T19:33:46.587+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface ap_vld': src/vitis_ip/urllc-vitis-top.cpp:7:44" projectName="urllc-demo-vitis" solutionName="solution1" date="2022-01-10T19:33:40.265+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface ap_vld': src/vitis_ip/urllc-vitis-top.cpp:6:44" projectName="urllc-demo-vitis" solutionName="solution1" date="2022-01-10T19:33:40.170+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16" projectName="urllc-demo-vitis" solutionName="solution1" date="2022-01-10T19:33:40.140+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface ap_vld': src/vitis_ip/urllc-vitis-top.cpp:7:44" projectName="urllc-demo-vitis" solutionName="solution1" date="2022-01-10T19:33:40.133+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface ap_vld': src/vitis_ip/urllc-vitis-top.cpp:6:44" projectName="urllc-demo-vitis" solutionName="solution1" date="2022-01-10T19:33:35.812+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:19]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.ad2dma_control_s_axi&#xD;&#xA;Compiling module xil_defaultlib.ad2dma_flow_control_loop_pipe&#xD;&#xA;Compiling module xil_defaultlib.ad2dma_regslice_both&#xD;&#xA;Compiling module xil_defaultlib.ad2dma_regslice_both(DataWidth=4...&#xD;&#xA;Compiling module xil_defaultlib.ad2dma_regslice_both(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.ad2dma&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_ad&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_da&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=200,WIDTH=32)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=200,WIDTH=4)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=200,WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_inputs&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_outs&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_ad2dma_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;" projectName="urllc-demo-vitis" solutionName="solution1" date="2022-01-10T19:38:33.892+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vitis/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:29]" projectName="urllc-demo-vitis" solutionName="solution1" date="2022-01-10T19:38:27.765+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="urllc-demo-vitis" solutionName="solution1" date="2022-01-10T19:38:09.415+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
