Release 13.4 Map O.87xd (lin64)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -mt 4 -o system_map.ncd -w -pr b -xe n -ol high -cm speed
-t 4 -register_duplication on -logic_opt on -timing -detail system.ngd
system.pcf 
Target Device  : xc5vtx240t
Target Package : ff1759
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Mon Mar 11 05:28:38 2013

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vtx240t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank
   of frag RDRCLKU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank
   of frag RDRCLKL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP
   of frag RDRCLKU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP
   of frag RDRCLKL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP_RDRCLKL_tiesig
Running directed packing...
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[0]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[0]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001240). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[10]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[10]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001241). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[8]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[8]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001250). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[15]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[15]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001242). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[6]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[6]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001243). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[2]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[2]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001251). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[14]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[14]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001252). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[13]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[13]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001253). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/un1_tx_pkt_mask_lut6_2_o6[4]" (Output
   Signal = dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/un1_tx_pkt_mask[4]) has an
   invalid use of the LUTNM constraint. There are no other function generator
   symbols with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001245). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[3]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[3]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001254). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[11]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[11]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001246). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[7]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[7]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001247). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[1]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[1]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001255). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[5]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[5]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001248). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/svbl_251.svbl_252.mem_tx_pkt_end_nxt_3_l
   ut6_2_o6[12]" (Output Signal =
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_end_nxt_3[12]) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/dma_engine_lutnm001249). The
   constraint will be ignored.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_TIG_4_path" TIG ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_TIG_5_path" TIG ignored
   during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 36 secs 
Total CPU  time at the beginning of Placer: 1 mins 35 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:49470046) REAL time: 1 mins 47 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: axi_emc_0_Mem_DQ_pin<31>
   	 Comp: axi_emc_0_Mem_DQ_pin<30>
   	 Comp: axi_emc_0_Mem_DQ_pin<29>
   	 Comp: axi_emc_0_Mem_DQ_pin<28>
   	 Comp: axi_emc_0_Mem_DQ_pin<27>
   	 Comp: axi_emc_0_Mem_DQ_pin<26>
   	 Comp: axi_emc_0_Mem_DQ_pin<25>
   	 Comp: axi_emc_0_Mem_DQ_pin<24>
   	 Comp: axi_emc_0_Mem_DQ_pin<23>
   	 Comp: axi_emc_0_Mem_DQ_pin<22>
   	 Comp: axi_emc_0_Mem_DQ_pin<21>
   	 Comp: axi_emc_0_Mem_DQ_pin<20>
   	 Comp: axi_emc_0_Mem_DQ_pin<19>
   	 Comp: axi_emc_0_Mem_DQ_pin<18>
   	 Comp: axi_emc_0_Mem_DQ_pin<17>
   	 Comp: axi_emc_0_Mem_DQ_pin<16>
   	 Comp: axi_emc_0_Mem_DQ_pin<15>
   	 Comp: axi_emc_0_Mem_DQ_pin<14>
   	 Comp: axi_emc_0_Mem_DQ_pin<13>
   	 Comp: axi_emc_0_Mem_DQ_pin<12>
   	 Comp: axi_emc_0_Mem_DQ_pin<11>
   	 Comp: axi_emc_0_Mem_DQ_pin<10>
   	 Comp: axi_emc_0_Mem_DQ_pin<9>
   	 Comp: axi_emc_0_Mem_DQ_pin<8>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: axi_emc_0_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33
   	 Comp: axi_emc_0_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: axi_emc_0_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: axi_emc_0_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: axi_emc_0_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: axi_emc_0_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: axi_emc_0_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: axi_emc_0_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: axi_emc_0_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<19>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<20>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<21>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<22>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<23>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<24>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<25>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<26>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<27>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<28>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<30>   IOSTANDARD = LVCMOS25
   	 Comp: axi_emc_0_Mem_DQ_pin<31>   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 64 IOs, 40 are locked
   and 24 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:49470046) REAL time: 1 mins 48 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5635c044) REAL time: 1 mins 48 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:748dd52) REAL time: 1 mins 48 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:748dd52) REAL time: 8 mins 54 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:748dd52) REAL time: 9 mins 7 secs 

Phase 7.2  Initial Clock and IO Placement
.....
Phase 7.2  Initial Clock and IO Placement (Checksum:88852771) REAL time: 9 mins 18 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:88852771) REAL time: 9 mins 18 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:88852771) REAL time: 9 mins 18 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:299763df) REAL time: 9 mins 19 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:299763df) REAL time: 9 mins 20 secs 

Phase 12.8  Global Placement
............................................................................................................................................
..............................
................................................................................................................................
..............................
..............................
................
Phase 12.8  Global Placement (Checksum:fa1a9673) REAL time: 12 mins 19 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:fa1a9673) REAL time: 12 mins 19 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:fa1a9673) REAL time: 12 mins 24 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:89268ee5) REAL time: 18 mins 31 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:89268ee5) REAL time: 18 mins 35 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:89268ee5) REAL time: 18 mins 37 secs 

Total REAL time to Placer completion: 18 mins 41 secs 
Total CPU  time to Placer completion: 18 mins 3 secs 
Running physical synthesis...
....
Physical synthesis completed.
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  116
Slice Logic Utilization:
  Number of Slice Registers:                18,894 out of 149,760   12%
    Number used as Flip Flops:              18,889
    Number used as Latches:                      1
    Number used as Latch-thrus:                  4
  Number of Slice LUTs:                     15,147 out of 149,760   10%
    Number used as logic:                   14,061 out of 149,760    9%
      Number using O6 output only:          11,726
      Number using O5 output only:             918
      Number using O5 and O6:                1,417
    Number used as Memory:                     995 out of  39,360    2%
      Number used as Dual Port RAM:            781
        Number using O6 output only:           204
        Number using O5 output only:             9
        Number using O5 and O6:                568
      Number used as Shift Register:           214
        Number using O6 output only:           214
    Number used as exclusive route-thru:        91
  Number of route-thrus:                     1,040
    Number using O6 output only:             1,007
    Number using O5 output only:                32
    Number using O5 and O6:                      1

Slice Logic Distribution:
  Number of occupied Slices:                 7,621 out of  37,440   20%
  Number of LUT Flip Flop pairs used:       24,005
    Number with an unused Flip Flop:         5,111 out of  24,005   21%
    Number with an unused LUT:               8,858 out of  24,005   36%
    Number of fully used LUT-FF pairs:      10,036 out of  24,005   41%
    Number of unique control sets:             716
    Number of slice register sites lost
      to control set restrictions:           1,335 out of 149,760    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        64 out of     680    9%
    Number of LOCed IOBs:                       40 out of      64   62%
    IOB Flip Flops:                            126
    Number of bonded IPADs:                     18
      Number of LOCed IPADs:                     2 out of      18   11%
    Number of bonded OPADs:                     16

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      29 out of     324    8%
    Number using BlockRAM only:                 29
    Total primitives used:
      Number of 36k BlockRAM used:              27
      Number of 18k BlockRAM used:               2
    Total Memory used (KB):                  1,008 out of  11,664    8%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
  Number of BUFDSs:                              1 out of      24    4%
  Number of GTX_DUALs:                           4 out of      24   16%
    Number of LOCed GTX_DUALs:                   4 out of       4  100%
  Number of PCIEs:                               1 out of       1  100%
  Number of PLL_ADVs:                            2 out of       6   33%

Average Fanout of Non-Clock Nets:                3.62

Peak Memory Usage:  1811 MB
Total REAL time to MAP completion:  20 mins 10 secs 
Total CPU time to MAP completion (all processors):   19 mins 2 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.
