#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Apr 20 19:38:33 2023
# Process ID: 32312
# Current directory: E:/Project/xk265/hevc_enc_core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30908 E:\Project\xk265\hevc_enc_core\hevc_enc_core.xpr
# Log file: E:/Project/xk265/hevc_enc_core/vivado.log
# Journal file: E:/Project/xk265/hevc_enc_core\vivado.jou
# Running On: JingDevice, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
start_gui
open_project E:/Project/xk265/hevc_enc_core/hevc_enc_core.xpr
update_compile_order -fileset sources_1
ipx::package_project -root_dir e:/project/xk265/hevc_enc_core/hevc_enc_core.srcs/sources_1/imports/core -vendor xilinx.com -library user -taxonomy /UserIP
close_project
open_project E:/Project/xk265/extif/extif.xpr
file mkdir E:/Project/xk265/extif/extif.srcs/sources_1/new
close [ open E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v w ]
add_files E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v
update_compile_order -fileset sources_1
open_project E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/bd/hevc_encoder_system/hevc_encoder_system.bd}
close_project
create_bd_design "fdma_mig_ddr"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
delete_bd_objs [get_bd_cells fifo_generator_0]
save_bd_design
close_project
create_project 6_FIFO E:/Project/ZynqLearning/code/HDL/6_FIFO -part xc7z035ffg676-2
close_project
open_project E:/Project/xk265/extif/extif.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd}
set_property -name {CONFIG.XML_INPUT_FILE} -value  {mig_a.prj} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.RESET_BOARD_INTERFACE} -value  {Custom} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.MIG_DONT_TOUCH_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.BOARD_MIG_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
set_property  ip_repo_paths  E:/Project/xk265/extif/extif.ip_user_files/uisrc [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:uiFDMA:3.0 uiFDMA_0
endgroup
open_project E:/Graduation/1_docs/3_board/03_soc_demo/3-1_ex_soc_fpga/02_ex_plddr_axi_fdma/02_fdma_ddr_test/fpga_prj.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Graduation/1_docs/3_board/03_soc_demo/3-1_ex_soc_fpga/02_ex_plddr_axi_fdma/02_fdma_ddr_test/fpga_prj.srcs/sources_1/bd/system/system.bd}
current_project extif
set_property -dict [list CONFIG.M_AXI_ID_WIDTH {2} CONFIG.M_AXI_ID {1}] [get_bd_cells uiFDMA_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
delete_bd_objs [get_bd_cells axis_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
current_project fpga_prj
current_project extif
set_property -dict [list CONFIG.NUM_MI {1} CONFIG.S00_HAS_REGSLICE {1} CONFIG.S00_HAS_DATA_FIFO {2}] [get_bd_cells axi_interconnect_0]
current_project fpga_prj
startgroup
current_project extif
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/mig_7series_0/ui_clk (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/mig_7series_0/ui_clk (200 MHz)} Clk_xbar {Auto} Master {/uiFDMA_0/M_AXI} Slave {/mig_7series_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins mig_7series_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/mig_7series_0/ui_clk (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins mig_7series_0/sys_clk_i]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins mig_7series_0/sys_rst]
endgroup
regenerate_bd_layout
save_bd_design
startgroup
make_bd_pins_external  [get_bd_cells uiFDMA_0]
make_bd_intf_pins_external  [get_bd_cells uiFDMA_0]
endgroup
save_bd_design
delete_bd_objs [get_bd_nets proc_sys_reset_0_interconnect_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins mig_7series_0/sys_rst]
endgroup
set_property name rst_n [get_bd_ports sys_rst_0]
current_project fpga_prj
current_project extif
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk]
undo
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
undo
current_project extif
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk_sync_rst]
delete_bd_objs [get_bd_nets mig_7series_0_mmcm_locked]
current_project fpga_prj
delete_bd_objs [get_bd_nets sysclk_1]
delete_bd_objs [get_bd_ports sysclk]
delete_bd_objs [get_bd_nets clk_wiz_0_locked]
current_project extif
startgroup
make_bd_pins_external  [get_bd_pins mig_7series_0/sys_clk_i]
endgroup
set_property name clk_200M [get_bd_ports sys_clk_i_0]
current_project fpga_prj
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
delete_bd_objs [get_bd_cells clk_wiz_0]
current_project extif
set_property name FDMA_S [get_bd_intf_ports FDMA_S_0]
set_property name rst_n_in [get_bd_ports rst_n]
set_property name clk_200M_in [get_bd_ports clk_200M]
current_project fpga_prj
current_project extif
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins uiFDMA_0/M_AXI_ACLK] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins mig_7series_0/ui_clk]
current_project fpga_prj
delete_bd_objs [get_bd_nets ddr4_0_c0_ddr4_ui_clk1]
current_project extif
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins uiFDMA_0/M_AXI_ARESETN] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins mig_7series_0/aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
disconnect_bd_net /ARESETN_1 [get_bd_pins uiFDMA_0/M_AXI_ARESETN]
startgroup
make_bd_pins_external  [get_bd_pins uiFDMA_0/M_AXI_ARESETN]
endgroup
undo
undo
disconnect_bd_net /ARESETN_1 [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
current_project fpga_prj
delete_bd_objs [get_bd_nets rst_ddr4_0_300M_peripheral_aresetn1]
delete_bd_objs [get_bd_intf_nets FDMA_S_0_1]
delete_bd_objs [get_bd_intf_ports FDMA_S_0]
delete_bd_objs [get_bd_intf_nets S00_AXI_1]
current_project extif
connect_bd_net [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins proc_sys_reset_0/ext_reset_in]
current_project fpga_prj
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk_sync_rst]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
current_project extif
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins mig_7series_0/DDR3]
endgroup
current_project fpga_prj
delete_bd_objs [get_bd_intf_nets mig_7series_0_DDR3]
delete_bd_objs [get_bd_ports fdma_rstn]
current_project extif
set_property name fdma_rstn [get_bd_ports peripheral_aresetn_0]
set_property location {1352 292} [get_bd_intf_ports DDR3_0]
undo
set_property name DDR3 [get_bd_intf_ports DDR3_0]
disconnect_bd_net /ACLK_1 [get_bd_pins mig_7series_0/ui_clk]
startgroup
make_bd_pins_external  [get_bd_pins mig_7series_0/ui_clk]
endgroup
connect_bd_net [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins axi_interconnect_0/ACLK]
current_project fpga_prj
delete_bd_objs [get_bd_ports ui_clk]
delete_bd_objs [get_bd_intf_ports DDR3]
current_project extif
startgroup
make_bd_pins_external  [get_bd_pins mig_7series_0/init_calib_complete]
endgroup
current_project fpga_prj
current_project extif
connect_bd_net [get_bd_pins mig_7series_0/mmcm_locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
undo
current_project fpga_prj
undo
current_project fpga_prj
undo
current_project fpga_prj
undo
current_project fpga_prj
undo
current_project fpga_prj
undo
current_project fpga_prj
close_bd_design [get_bd_designs system]
open_bd_design {E:/Graduation/1_docs/3_board/03_soc_demo/3-1_ex_soc_fpga/02_ex_plddr_axi_fdma/02_fdma_ddr_test/fpga_prj.srcs/sources_1/bd/system/system.bd}
current_project extif
set_property name FDMA_S_in [get_bd_intf_ports FDMA_S]
set_property name fdma_rstn_o [get_bd_ports fdma_rstn]
set_property name DDR3_o [get_bd_intf_ports DDR3]
set_property name ui_clk_o [get_bd_ports ui_clk_0]
set_property name init_calib_complete_o [get_bd_ports init_calib_complete_0]
regenerate_bd_layout
set_property name ui_clk_200M_o [get_bd_ports ui_clk_o]
save_bd_design
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs fdma_mig_ddr]
make_wrapper -files [get_files E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -top
add_files -norecurse e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project fpga_prj
close_project
add_files -scan_for_includes {E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v}
export_ip_user_files -of_objects  [get_files  E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -force -quiet
import_files {E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v}
export_ip_user_files -of_objects  [get_files  E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top data_merge_8_to_128 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
file mkdir E:/Project/xk265/extif/extif.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v w ]
add_files -fileset sim_1 E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
generate_target Simulation [get_files E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd]
export_ip_user_files -of_objects [get_files E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source fdma_mig_ddr_wrapper.tcl
close_sim
set_property top merge_data_8_to_128_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source merge_data_8_to_128_tb.tcl
close_sim
launch_simulation
source merge_data_8_to_128_tb.tcl
close_sim
launch_simulation
source merge_data_8_to_128_tb.tcl
close_sim
launch_simulation
source merge_data_8_to_128_tb.tcl
close_sim
launch_simulation
source merge_data_8_to_128_tb.tcl
close_sim
launch_simulation
launch_simulation
source merge_data_8_to_128_tb.tcl
close_sim
launch_simulation
source merge_data_8_to_128_tb.tcl
close_sim
launch_simulation
launch_simulation
source merge_data_8_to_128_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source merge_data_8_to_128_tb.tcl
close_sim
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_16_to_128.v] -no_script -reset -force -quiet
remove_files  {E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_16_to_128.v}
update_compile_order -fileset sources_1
add_files -scan_for_includes {E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/extif_top.v E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v}
export_ip_user_files -of_objects  [get_files  E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top data_merge_8_to_128 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_16_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/extif_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v] -no_script -reset -force -quiet
remove_files  {E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/data_merge/data_merge_8_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/imports/new/extif_top.v E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v] -no_script -reset -force -quiet
remove_files  {E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v}
update_compile_order -fileset sources_1
make_wrapper -files [get_files E:/Project/xk265/extif/extif.srcs/sources_1/bd/fdma_mig_ddr/fdma_mig_ddr.bd] -top
add_files -norecurse e:/Project/xk265/extif/extif.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {E:/Project/xk265/extif/extif.srcs/sources_1/new/extif_top.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top merge_data_8_to_128_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source merge_data_8_to_128_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top data_merge_16_to_128 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top data_merge_16_to_128 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source data_merge_16_to_128.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
source data_merge_16_to_128.tcl
close_sim
launch_simulation
source data_merge_16_to_128.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top merge_data_16_to_128_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source merge_data_16_to_128_tb.tcl
close_sim
launch_simulation
source merge_data_16_to_128_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top data_merge_8_to_128 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top merge_data_8_to_128_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source merge_data_8_to_128_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top data_merge_16_to_128 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top merge_data_16_to_128_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source merge_data_16_to_128_tb.tcl
close_sim
launch_simulation
source merge_data_16_to_128_tb.tcl
close_sim
launch_simulation
source merge_data_16_to_128_tb.tcl
close_sim
launch_simulation
source merge_data_16_to_128_tb.tcl
close_sim
launch_simulation
source merge_data_16_to_128_tb.tcl
close_sim
launch_simulation
source merge_data_16_to_128_tb.tcl
close_sim
launch_simulation
source merge_data_16_to_128_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top data_merge_8_to_128 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top merge_data_8_to_128_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source merge_data_8_to_128_tb.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
source merge_data_8_to_128_tb.tcl
close_sim
launch_simulation
source merge_data_8_to_128_tb.tcl
close_sim
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name y_fifo
set_property -dict [list CONFIG.Component_Name {y_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {Standard_FIFO} CONFIG.Input_Data_Width {128} CONFIG.Input_Depth {16384} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {16384} CONFIG.Use_Embedded_Registers {true} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Use_Dout_Reset {true} CONFIG.Write_Acknowledge_Flag {false} CONFIG.Data_Count_Width {14} CONFIG.Write_Data_Count {false} CONFIG.Write_Data_Count_Width {14} CONFIG.Read_Data_Count_Width {14} CONFIG.Programmable_Full_Type {Multiple_Programmable_Full_Threshold_Constants} CONFIG.Full_Threshold_Assert_Value {12288} CONFIG.Full_Threshold_Negate_Value {12287} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3} CONFIG.Enable_Safety_Circuit {true}] [get_ips y_fifo]
generate_target {instantiation_template} [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci]
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci]
catch { config_ip_cache -export [get_ips -all y_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci]
launch_runs y_fifo_synth_1 -jobs 4
wait_on_run y_fifo_synth_1
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci] -no_script -reset -force -quiet
remove_files  -fileset y_fifo e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo/y_fifo.xci
file delete -force e:/Project/xk265/extif/extif.srcs/sources_1/ip/y_fifo
file delete -force e:/Project/xk265/extif/extif.gen/sources_1/ip/y_fifo
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name pixel_y_fifo
set_property -dict [list CONFIG.Component_Name {pixel_y_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {128} CONFIG.Input_Depth {16384} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {16384} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {14} CONFIG.Write_Data_Count_Width {14} CONFIG.Read_Data_Count_Width {14} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {12288} CONFIG.Full_Threshold_Negate_Value {12287} CONFIG.Enable_Safety_Circuit {true}] [get_ips pixel_y_fifo]
generate_target {instantiation_template} [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci]
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci]
catch { config_ip_cache -export [get_ips -all pixel_y_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci]
launch_runs pixel_y_fifo_synth_1 -jobs 4
wait_on_run pixel_y_fifo_synth_1
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name pixel_uv_fifo
set_property -dict [list CONFIG.Component_Name {pixel_uv_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {128} CONFIG.Input_Depth {8192} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {8192} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {13} CONFIG.Write_Data_Count_Width {13} CONFIG.Read_Data_Count_Width {13} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {6144} CONFIG.Full_Threshold_Negate_Value {6143} CONFIG.Enable_Safety_Circuit {true}] [get_ips pixel_uv_fifo]
generate_target {instantiation_template} [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci]
catch { config_ip_cache -export [get_ips -all pixel_uv_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci]
launch_runs pixel_uv_fifo_synth_1 -jobs 4
wait_on_run pixel_uv_fifo_synth_1
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_16_to_128_tb.v E:/Project/xk265/extif/extif.srcs/sim_1/new/merge_data_8_to_128_tb.v}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {E:/Project/xk265/extif/extif.srcs/sim_1/new/data_merge/merge_data_16_to_128_tb.v E:/Project/xk265/extif/extif.srcs/sim_1/new/data_merge/merge_data_8_to_128_tb.v}
update_compile_order -fileset sim_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {16} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {12} CONFIG.Full_Threshold_Negate_Value {11} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs fifo_generator_0_synth_1 -jobs 4
wait_on_run fifo_generator_0_synth_1
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -reset -force -quiet
remove_files  -fileset fifo_generator_0 e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
file delete -force e:/Project/xk265/extif/extif.srcs/sources_1/ip/fifo_generator_0
file delete -force e:/Project/xk265/extif/extif.gen/sources_1/ip/fifo_generator_0
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name test_fifo
set_property -dict [list CONFIG.Component_Name {test_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {16} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {12} CONFIG.Full_Threshold_Negate_Value {11} CONFIG.Enable_Safety_Circuit {true}] [get_ips test_fifo]
generate_target {instantiation_template} [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci]
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci]
catch { config_ip_cache -export [get_ips -all test_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci]
launch_runs test_fifo_synth_1 -jobs 4
wait_on_run test_fifo_synth_1
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes E:/Project/xk265/extif/extif.srcs/sim_1/new/pixel_fifo/test_fifo_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_fifo_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test_fifo_tb.tcl
close_sim
launch_simulation
source test_fifo_tb.tcl
close_sim
launch_simulation
source test_fifo_tb.tcl
close_sim
launch_simulation
source test_fifo_tb.tcl
close_sim
add_files -norecurse -scan_for_includes E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top video_buffer_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
launch_simulation
source test_fifo_tb.tcl
close_sim
launch_simulation
source test_fifo_tb.tcl
close_sim
launch_simulation
source test_fifo_tb.tcl
close_sim
launch_simulation
source test_fifo_tb.tcl
close_sim
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips test_fifo]
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci]
catch { config_ip_cache -export [get_ips -all test_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci] -no_script -sync -force -quiet
reset_run test_fifo_synth_1
launch_runs test_fifo_synth_1 -jobs 4
wait_on_run test_fifo_synth_1
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/test_fifo/test_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source test_fifo_tb.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes E:/Project/xk265/extif/extif.srcs/sim_1/new/top/video_buffer_top_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top video_buffer_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source video_buffer_top_tb.tcl
close_sim
launch_simulation
source video_buffer_top_tb.tcl
close_sim
launch_simulation
source video_buffer_top_tb.tcl
close_sim
launch_simulation
source video_buffer_top_tb.tcl
step
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
source video_buffer_top_tb.tcl
run 10 us
close_sim
launch_simulation
source video_buffer_top_tb.tcl
run 10 us
close_sim
launch_simulation
source video_buffer_top_tb.tcl
close_sim
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips pixel_uv_fifo]
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci]
catch { config_ip_cache -export [get_ips -all pixel_uv_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci] -no_script -sync -force -quiet
reset_run pixel_uv_fifo_synth_1
launch_runs pixel_uv_fifo_synth_1 -jobs 4
wait_on_run pixel_uv_fifo_synth_1
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips pixel_y_fifo]
generate_target all [get_files  e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci]
catch { config_ip_cache -export [get_ips -all pixel_y_fifo] }
export_ip_user_files -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci] -no_script -sync -force -quiet
reset_run pixel_y_fifo_synth_1
launch_runs pixel_y_fifo_synth_1 -jobs 4
wait_on_run pixel_y_fifo_synth_1
export_simulation -of_objects [get_files e:/Project/xk265/extif/extif.srcs/sources_1/ip/pixel_y_fifo/pixel_y_fifo.xci] -directory E:/Project/xk265/extif/extif.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/xk265/extif/extif.ip_user_files -ipstatic_source_dir E:/Project/xk265/extif/extif.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/xk265/extif/extif.cache/compile_simlib/modelsim} {questa=E:/Project/xk265/extif/extif.cache/compile_simlib/questa} {riviera=E:/Project/xk265/extif/extif.cache/compile_simlib/riviera} {activehdl=E:/Project/xk265/extif/extif.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source video_buffer_top_tb.tcl
current_wave_config {Untitled 44}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/data_o}} 
run all
run 10 us
current_wave_config {Untitled 44}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/rst_n_i}} 
restart
run 10 us
run 10 us
run all
current_wave_config {Untitled 44}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/de_i}} 
current_wave_config {Untitled 44}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/de_o}} 
current_wave_config {Untitled 44}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/cnt}} 
current_wave_config {Untitled 44}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/data_i}} 
restart
run 10 us
current_wave_config {Untitled 44}
log_wave {/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i} 
current_wave_config {Untitled 44}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
restart
run 10 us
restart
current_wave_config {Untitled 44}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/rst_n_i}} 
current_wave_config {Untitled 44}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 44}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
current_wave_config {Untitled 44}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} 
current_wave_config {Untitled 44}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
current_wave_config {Untitled 44}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/cnt}} 
run 10 us
close_sim
launch_simulation
source video_buffer_top_tb.tcl
current_wave_config {Untitled 45}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/rst_n_i}} 
current_wave_config {Untitled 45}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 45}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
current_wave_config {Untitled 45}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} 
current_wave_config {Untitled 45}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
current_wave_config {Untitled 45}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/cnt}} 
restart
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
source video_buffer_top_tb.tcl
current_wave_config {Untitled 46}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/rst_n_i}} 
current_wave_config {Untitled 46}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 46}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
current_wave_config {Untitled 46}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} 
current_wave_config {Untitled 46}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
current_wave_config {Untitled 46}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/cnt}} 
restart
run 10 us
run 10 us
current_wave_config {Untitled 46}
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/wr_clk}} 
restart
run 10 us
run 10 us
close_sim
launch_simulation
source video_buffer_top_tb.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
source video_buffer_top_tb.tcl
restart
run 10 us
run 10 us
current_wave_config {Untitled 48}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 48}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/rst_n_i}} 
current_wave_config {Untitled 48}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
current_wave_config {Untitled 48}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} 
current_wave_config {Untitled 48}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
restart
run 10 us
run 10 us
close_sim
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
launch_simulation
launch_simulation
launch_simulation
source video_buffer_top_tb.tcl
run 10 us
current_wave_config {Untitled 49}
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_y_fifo/rst}} 
current_wave_config {Untitled 49}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/rst_n_i}} 
current_wave_config {Untitled 49}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/de_i}} 
current_wave_config {Untitled 49}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/data_i}} 
current_wave_config {Untitled 49}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/de_o}} 
current_wave_config {Untitled 49}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_8_to_128/data_o}} 
current_wave_config {Untitled 49}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/rst_n_i}} 
current_wave_config {Untitled 49}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 49}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
current_wave_config {Untitled 49}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} 
current_wave_config {Untitled 49}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
restart
run 10 us
close_sim
launch_simulation
source video_buffer_top_tb.tcl
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/rst_n_i}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
restart
run 10 us
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/wr_clk}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/rd_clk}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/din}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/wr_en}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/rd_en}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/dout}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/full}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/empty}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/prog_full}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/wr_rst_busy}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/pixel_uv_fifo/rd_rst_busy}} 
run 10 us
restart
run 10 us
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/pixel}} 
restart
run 10 us
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_i}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_i}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/de_o}} 
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/video_buffer_top/data_merge_16_to_128/data_o}} 
restart
run 10 us
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/pixel_clk}} 
restart
run 10 us
current_wave_config {Untitled 50}
add_wave {{/video_buffer_top_tb/hsync}} 
restart
run 10 us
close_sim
launch_simulation
source video_buffer_top_tb.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
