#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x150f5d410 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x150f55ca0 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x150f71880_0 .net "active", 0 0, v0x150f6fde0_0;  1 drivers
v0x150f71910_0 .var "clk", 0 0;
v0x150f719a0_0 .var "clk_enable", 0 0;
v0x150f71a30_0 .net "data_address", 31 0, L_0x150f75230;  1 drivers
v0x150f71ac0_0 .net "data_read", 0 0, L_0x150f73e70;  1 drivers
v0x150f71b90_0 .var "data_readdata", 31 0;
v0x150f71c20_0 .net "data_write", 0 0, L_0x150f73e00;  1 drivers
v0x150f71cd0_0 .net "data_writedata", 31 0, L_0x150f74be0;  1 drivers
v0x150f71d80_0 .net "instr_address", 31 0, L_0x150f76450;  1 drivers
v0x150f71eb0_0 .var "instr_readdata", 31 0;
v0x150f71f40_0 .net "register_v0", 31 0, L_0x150f74b70;  1 drivers
v0x150f72010_0 .var "reset", 0 0;
S_0x150f434b0 .scope module, "dut" "mips_cpu_harvard" 3 71, 4 1 0, S_0x150f55ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x150f73e00 .functor BUFZ 1, L_0x150f73990, C4<0>, C4<0>, C4<0>;
L_0x150f73e70 .functor BUFZ 1, L_0x150f738f0, C4<0>, C4<0>, C4<0>;
L_0x150f74560 .functor BUFZ 1, L_0x150f737c0, C4<0>, C4<0>, C4<0>;
L_0x150f74be0 .functor BUFZ 32, L_0x150f74a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150f74d70 .functor BUFZ 32, L_0x150f747d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150f75230 .functor BUFZ 32, v0x150f6b790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150f759f0 .functor OR 1, L_0x150f75690, L_0x150f75910, C4<0>, C4<0>;
L_0x150f76220 .functor OR 1, L_0x150f75fb0, L_0x150f75dd0, C4<0>, C4<0>;
L_0x150f76310 .functor AND 1, L_0x150f75c90, L_0x150f76220, C4<1>, C4<1>;
L_0x150f76450 .functor BUFZ 32, v0x150f6d480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x150f6ebc0_0 .net *"_ivl_11", 4 0, L_0x150f74160;  1 drivers
v0x150f6ec50_0 .net *"_ivl_13", 4 0, L_0x150f74200;  1 drivers
L_0x148068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150f6ece0_0 .net/2u *"_ivl_26", 15 0, L_0x148068208;  1 drivers
v0x150f6ed70_0 .net *"_ivl_29", 15 0, L_0x150f74e20;  1 drivers
L_0x148068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x150f6ee00_0 .net/2u *"_ivl_36", 31 0, L_0x148068298;  1 drivers
v0x150f6eeb0_0 .net *"_ivl_40", 31 0, L_0x150f75540;  1 drivers
L_0x1480682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150f6ef60_0 .net *"_ivl_43", 25 0, L_0x1480682e0;  1 drivers
L_0x148068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x150f6f010_0 .net/2u *"_ivl_44", 31 0, L_0x148068328;  1 drivers
v0x150f6f0c0_0 .net *"_ivl_46", 0 0, L_0x150f75690;  1 drivers
v0x150f6f1d0_0 .net *"_ivl_48", 31 0, L_0x150f75770;  1 drivers
L_0x148068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150f6f270_0 .net *"_ivl_51", 25 0, L_0x148068370;  1 drivers
L_0x1480683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x150f6f320_0 .net/2u *"_ivl_52", 31 0, L_0x1480683b8;  1 drivers
v0x150f6f3d0_0 .net *"_ivl_54", 0 0, L_0x150f75910;  1 drivers
v0x150f6f470_0 .net *"_ivl_58", 31 0, L_0x150f75b20;  1 drivers
L_0x148068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150f6f520_0 .net *"_ivl_61", 25 0, L_0x148068400;  1 drivers
L_0x148068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150f6f5d0_0 .net/2u *"_ivl_62", 31 0, L_0x148068448;  1 drivers
v0x150f6f680_0 .net *"_ivl_64", 0 0, L_0x150f75c90;  1 drivers
v0x150f6f810_0 .net *"_ivl_66", 31 0, L_0x150f75d30;  1 drivers
L_0x148068490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150f6f8a0_0 .net *"_ivl_69", 25 0, L_0x148068490;  1 drivers
L_0x1480684d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x150f6f940_0 .net/2u *"_ivl_70", 31 0, L_0x1480684d8;  1 drivers
v0x150f6f9f0_0 .net *"_ivl_72", 0 0, L_0x150f75fb0;  1 drivers
v0x150f6fa90_0 .net *"_ivl_74", 31 0, L_0x150f76050;  1 drivers
L_0x148068520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150f6fb40_0 .net *"_ivl_77", 25 0, L_0x148068520;  1 drivers
L_0x148068568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x150f6fbf0_0 .net/2u *"_ivl_78", 31 0, L_0x148068568;  1 drivers
v0x150f6fca0_0 .net *"_ivl_80", 0 0, L_0x150f75dd0;  1 drivers
v0x150f6fd40_0 .net *"_ivl_83", 0 0, L_0x150f76220;  1 drivers
v0x150f6fde0_0 .var "active", 0 0;
v0x150f6fe80_0 .net "alu_control_out", 3 0, v0x150f6bbe0_0;  1 drivers
v0x150f6ff60_0 .net "alu_fcode", 5 0, L_0x150f74c90;  1 drivers
v0x150f6fff0_0 .net "alu_op", 1 0, L_0x150f73c60;  1 drivers
v0x150f70080_0 .net "alu_op1", 31 0, L_0x150f74d70;  1 drivers
v0x150f70110_0 .net "alu_op2", 31 0, L_0x150f750b0;  1 drivers
v0x150f701a0_0 .net "alu_out", 31 0, v0x150f6b790_0;  1 drivers
v0x150f6f730_0 .net "alu_src", 0 0, L_0x150f735e0;  1 drivers
v0x150f70430_0 .net "alu_z_flag", 0 0, L_0x150f75320;  1 drivers
v0x150f704c0_0 .net "branch", 0 0, L_0x150f73a40;  1 drivers
v0x150f70570_0 .net "clk", 0 0, v0x150f71910_0;  1 drivers
v0x150f70640_0 .net "clk_enable", 0 0, v0x150f719a0_0;  1 drivers
v0x150f706d0_0 .net "curr_addr", 31 0, v0x150f6d480_0;  1 drivers
v0x150f70780_0 .net "curr_addr_p4", 31 0, L_0x150f75440;  1 drivers
v0x150f70810_0 .net "data_address", 31 0, L_0x150f75230;  alias, 1 drivers
v0x150f708a0_0 .net "data_read", 0 0, L_0x150f73e70;  alias, 1 drivers
v0x150f70930_0 .net "data_readdata", 31 0, v0x150f71b90_0;  1 drivers
v0x150f709d0_0 .net "data_write", 0 0, L_0x150f73e00;  alias, 1 drivers
v0x150f70a70_0 .net "data_writedata", 31 0, L_0x150f74be0;  alias, 1 drivers
v0x150f70b20_0 .net "instr_address", 31 0, L_0x150f76450;  alias, 1 drivers
v0x150f70bd0_0 .net "instr_opcode", 5 0, L_0x150f72dd0;  1 drivers
v0x150f70c90_0 .net "instr_readdata", 31 0, v0x150f71eb0_0;  1 drivers
v0x150f70d30_0 .net "j_type", 0 0, L_0x150f759f0;  1 drivers
v0x150f70dd0_0 .net "jr_type", 0 0, L_0x150f76310;  1 drivers
v0x150f70e70_0 .net "mem_read", 0 0, L_0x150f738f0;  1 drivers
v0x150f70f20_0 .net "mem_to_reg", 0 0, L_0x150f73710;  1 drivers
v0x150f70fd0_0 .net "mem_write", 0 0, L_0x150f73990;  1 drivers
v0x150f71080_0 .var "next_instr_addr", 31 0;
v0x150f71130_0 .net "offset", 31 0, L_0x150f75010;  1 drivers
v0x150f711c0_0 .net "reg_a_read_data", 31 0, L_0x150f747d0;  1 drivers
v0x150f71270_0 .net "reg_a_read_index", 4 0, L_0x150f73f20;  1 drivers
v0x150f71320_0 .net "reg_b_read_data", 31 0, L_0x150f74a80;  1 drivers
v0x150f713d0_0 .net "reg_b_read_index", 4 0, L_0x150f74000;  1 drivers
v0x150f71480_0 .net "reg_dst", 0 0, L_0x150f734f0;  1 drivers
v0x150f71530_0 .net "reg_write", 0 0, L_0x150f737c0;  1 drivers
v0x150f715e0_0 .net "reg_write_data", 31 0, L_0x150f743c0;  1 drivers
v0x150f71690_0 .net "reg_write_enable", 0 0, L_0x150f74560;  1 drivers
v0x150f71740_0 .net "reg_write_index", 4 0, L_0x150f742a0;  1 drivers
v0x150f717f0_0 .net "register_v0", 31 0, L_0x150f74b70;  alias, 1 drivers
v0x150f70250_0 .net "reset", 0 0, v0x150f72010_0;  1 drivers
E_0x150f35c20/0 .event edge, v0x150f6c970_0, v0x150f6b880_0, v0x150f70780_0, v0x150f71130_0;
E_0x150f35c20/1 .event edge, v0x150f70d30_0, v0x150f70c90_0, v0x150f70dd0_0, v0x150f6dfc0_0;
E_0x150f35c20 .event/or E_0x150f35c20/0, E_0x150f35c20/1;
L_0x150f72dd0 .part v0x150f71eb0_0, 26, 6;
L_0x150f73f20 .part v0x150f71eb0_0, 21, 5;
L_0x150f74000 .part v0x150f71eb0_0, 16, 5;
L_0x150f74160 .part v0x150f71eb0_0, 11, 5;
L_0x150f74200 .part v0x150f71eb0_0, 16, 5;
L_0x150f742a0 .functor MUXZ 5, L_0x150f74200, L_0x150f74160, L_0x150f734f0, C4<>;
L_0x150f743c0 .functor MUXZ 32, v0x150f6b790_0, v0x150f71b90_0, L_0x150f73710, C4<>;
L_0x150f74c90 .part v0x150f71eb0_0, 0, 6;
L_0x150f74e20 .part v0x150f71eb0_0, 0, 16;
L_0x150f75010 .concat [ 16 16 0 0], L_0x150f74e20, L_0x148068208;
L_0x150f750b0 .functor MUXZ 32, L_0x150f74a80, L_0x150f75010, L_0x150f735e0, C4<>;
L_0x150f75440 .arith/sum 32, v0x150f6d480_0, L_0x148068298;
L_0x150f75540 .concat [ 6 26 0 0], L_0x150f72dd0, L_0x1480682e0;
L_0x150f75690 .cmp/eq 32, L_0x150f75540, L_0x148068328;
L_0x150f75770 .concat [ 6 26 0 0], L_0x150f72dd0, L_0x148068370;
L_0x150f75910 .cmp/eq 32, L_0x150f75770, L_0x1480683b8;
L_0x150f75b20 .concat [ 6 26 0 0], L_0x150f72dd0, L_0x148068400;
L_0x150f75c90 .cmp/eq 32, L_0x150f75b20, L_0x148068448;
L_0x150f75d30 .concat [ 6 26 0 0], L_0x150f74c90, L_0x148068490;
L_0x150f75fb0 .cmp/eq 32, L_0x150f75d30, L_0x1480684d8;
L_0x150f76050 .concat [ 6 26 0 0], L_0x150f74c90, L_0x148068520;
L_0x150f75dd0 .cmp/eq 32, L_0x150f76050, L_0x148068568;
S_0x150f43170 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x150f434b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x148068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150f10bb0_0 .net/2u *"_ivl_0", 31 0, L_0x148068250;  1 drivers
v0x150f6b570_0 .net "control", 3 0, v0x150f6bbe0_0;  alias, 1 drivers
v0x150f6b620_0 .net "op1", 31 0, L_0x150f74d70;  alias, 1 drivers
v0x150f6b6e0_0 .net "op2", 31 0, L_0x150f750b0;  alias, 1 drivers
v0x150f6b790_0 .var "result", 31 0;
v0x150f6b880_0 .net "z_flag", 0 0, L_0x150f75320;  alias, 1 drivers
E_0x150f55ae0 .event edge, v0x150f6b6e0_0, v0x150f6b620_0, v0x150f6b570_0;
L_0x150f75320 .cmp/eq 32, v0x150f6b790_0, L_0x148068250;
S_0x150f6b9a0 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x150f434b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x150f6bbe0_0 .var "alu_control_out", 3 0;
v0x150f6bca0_0 .net "alu_fcode", 5 0, L_0x150f74c90;  alias, 1 drivers
v0x150f6bd40_0 .net "alu_opcode", 1 0, L_0x150f73c60;  alias, 1 drivers
E_0x150f6bbb0 .event edge, v0x150f6bd40_0, v0x150f6bca0_0;
S_0x150f6be50 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x150f434b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x150f734f0 .functor BUFZ 1, L_0x150f73020, C4<0>, C4<0>, C4<0>;
L_0x150f735e0 .functor OR 1, L_0x150f73140, L_0x150f732a0, C4<0>, C4<0>;
L_0x150f73710 .functor BUFZ 1, L_0x150f73140, C4<0>, C4<0>, C4<0>;
L_0x150f737c0 .functor OR 1, L_0x150f73020, L_0x150f73140, C4<0>, C4<0>;
L_0x150f738f0 .functor BUFZ 1, L_0x150f73140, C4<0>, C4<0>, C4<0>;
L_0x150f73990 .functor BUFZ 1, L_0x150f732a0, C4<0>, C4<0>, C4<0>;
L_0x150f73a40 .functor BUFZ 1, L_0x150f733e0, C4<0>, C4<0>, C4<0>;
L_0x150f73b70 .functor BUFZ 1, L_0x150f73020, C4<0>, C4<0>, C4<0>;
L_0x150f73d00 .functor BUFZ 1, L_0x150f733e0, C4<0>, C4<0>, C4<0>;
v0x150f6c150_0 .net *"_ivl_0", 31 0, L_0x150f72ef0;  1 drivers
L_0x1480680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x150f6c200_0 .net/2u *"_ivl_12", 5 0, L_0x1480680e8;  1 drivers
L_0x148068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x150f6c2b0_0 .net/2u *"_ivl_16", 5 0, L_0x148068130;  1 drivers
L_0x148068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150f6c370_0 .net *"_ivl_3", 25 0, L_0x148068010;  1 drivers
v0x150f6c420_0 .net *"_ivl_37", 0 0, L_0x150f73b70;  1 drivers
L_0x148068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150f6c510_0 .net/2u *"_ivl_4", 31 0, L_0x148068058;  1 drivers
v0x150f6c5c0_0 .net *"_ivl_42", 0 0, L_0x150f73d00;  1 drivers
L_0x1480680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x150f6c670_0 .net/2u *"_ivl_8", 5 0, L_0x1480680a0;  1 drivers
v0x150f6c720_0 .net "alu_op", 1 0, L_0x150f73c60;  alias, 1 drivers
v0x150f6c850_0 .net "alu_src", 0 0, L_0x150f735e0;  alias, 1 drivers
v0x150f6c8e0_0 .net "beq", 0 0, L_0x150f733e0;  1 drivers
v0x150f6c970_0 .net "branch", 0 0, L_0x150f73a40;  alias, 1 drivers
v0x150f6ca00_0 .net "instr_opcode", 5 0, L_0x150f72dd0;  alias, 1 drivers
v0x150f6ca90_0 .var "jump", 0 0;
v0x150f6cb20_0 .net "lw", 0 0, L_0x150f73140;  1 drivers
v0x150f6cbc0_0 .net "mem_read", 0 0, L_0x150f738f0;  alias, 1 drivers
v0x150f6cc60_0 .net "mem_to_reg", 0 0, L_0x150f73710;  alias, 1 drivers
v0x150f6ce00_0 .net "mem_write", 0 0, L_0x150f73990;  alias, 1 drivers
v0x150f6cea0_0 .net "r_format", 0 0, L_0x150f73020;  1 drivers
v0x150f6cf40_0 .net "reg_dst", 0 0, L_0x150f734f0;  alias, 1 drivers
v0x150f6cfe0_0 .net "reg_write", 0 0, L_0x150f737c0;  alias, 1 drivers
v0x150f6d080_0 .net "sw", 0 0, L_0x150f732a0;  1 drivers
L_0x150f72ef0 .concat [ 6 26 0 0], L_0x150f72dd0, L_0x148068010;
L_0x150f73020 .cmp/eq 32, L_0x150f72ef0, L_0x148068058;
L_0x150f73140 .cmp/eq 6, L_0x150f72dd0, L_0x1480680a0;
L_0x150f732a0 .cmp/eq 6, L_0x150f72dd0, L_0x1480680e8;
L_0x150f733e0 .cmp/eq 6, L_0x150f72dd0, L_0x148068130;
L_0x150f73c60 .concat8 [ 1 1 0 0], L_0x150f73d00, L_0x150f73b70;
S_0x150f6d210 .scope module, "cpu_pc" "pc" 4 148, 8 1 0, S_0x150f434b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x150f6d3d0_0 .net "clk", 0 0, v0x150f71910_0;  alias, 1 drivers
v0x150f6d480_0 .var "curr_addr", 31 0;
v0x150f6d530_0 .net "next_addr", 31 0, v0x150f71080_0;  1 drivers
v0x150f6d5f0_0 .net "reset", 0 0, v0x150f72010_0;  alias, 1 drivers
E_0x150f6d380 .event posedge, v0x150f6d3d0_0;
S_0x150f6d6f0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x150f434b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x150f747d0 .functor BUFZ 32, L_0x150f74610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150f74a80 .functor BUFZ 32, L_0x150f748c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x150f6e3b0_2 .array/port v0x150f6e3b0, 2;
L_0x150f74b70 .functor BUFZ 32, v0x150f6e3b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x150f6da60_0 .net *"_ivl_0", 31 0, L_0x150f74610;  1 drivers
v0x150f6db00_0 .net *"_ivl_10", 6 0, L_0x150f74960;  1 drivers
L_0x1480681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x150f6dba0_0 .net *"_ivl_13", 1 0, L_0x1480681c0;  1 drivers
v0x150f6dc50_0 .net *"_ivl_2", 6 0, L_0x150f746b0;  1 drivers
L_0x148068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x150f6dd00_0 .net *"_ivl_5", 1 0, L_0x148068178;  1 drivers
v0x150f6ddf0_0 .net *"_ivl_8", 31 0, L_0x150f748c0;  1 drivers
v0x150f6dea0_0 .net "r_clk", 0 0, v0x150f71910_0;  alias, 1 drivers
v0x150f6df30_0 .net "r_clk_enable", 0 0, v0x150f719a0_0;  alias, 1 drivers
v0x150f6dfc0_0 .net "read_data1", 31 0, L_0x150f747d0;  alias, 1 drivers
v0x150f6e0f0_0 .net "read_data2", 31 0, L_0x150f74a80;  alias, 1 drivers
v0x150f6e1a0_0 .net "read_reg1", 4 0, L_0x150f73f20;  alias, 1 drivers
v0x150f6e250_0 .net "read_reg2", 4 0, L_0x150f74000;  alias, 1 drivers
v0x150f6e300_0 .net "register_v0", 31 0, L_0x150f74b70;  alias, 1 drivers
v0x150f6e3b0 .array "registers", 0 31, 31 0;
v0x150f6e750_0 .net "reset", 0 0, v0x150f72010_0;  alias, 1 drivers
v0x150f6e800_0 .net "write_control", 0 0, L_0x150f74560;  alias, 1 drivers
v0x150f6e890_0 .net "write_data", 31 0, L_0x150f743c0;  alias, 1 drivers
v0x150f6ea20_0 .net "write_reg", 4 0, L_0x150f742a0;  alias, 1 drivers
L_0x150f74610 .array/port v0x150f6e3b0, L_0x150f746b0;
L_0x150f746b0 .concat [ 5 2 0 0], L_0x150f73f20, L_0x148068178;
L_0x150f748c0 .array/port v0x150f6e3b0, L_0x150f74960;
L_0x150f74960 .concat [ 5 2 0 0], L_0x150f74000, L_0x1480681c0;
S_0x150f467f0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x150f76560 .functor BUFZ 32, L_0x150f764c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x150f720d0_0 .net *"_ivl_0", 31 0, L_0x150f764c0;  1 drivers
o0x148031ed0 .functor BUFZ 1, C4<z>; HiZ drive
v0x150f72160_0 .net "clk", 0 0, o0x148031ed0;  0 drivers
o0x148031f00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x150f72200_0 .net "data_address", 31 0, o0x148031f00;  0 drivers
o0x148031f30 .functor BUFZ 1, C4<z>; HiZ drive
v0x150f722a0_0 .net "data_read", 0 0, o0x148031f30;  0 drivers
v0x150f72340_0 .net "data_readdata", 31 0, L_0x150f76560;  1 drivers
o0x148031f90 .functor BUFZ 1, C4<z>; HiZ drive
v0x150f72430_0 .net "data_write", 0 0, o0x148031f90;  0 drivers
o0x148031fc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x150f724d0_0 .net "data_writedata", 31 0, o0x148031fc0;  0 drivers
v0x150f72580_0 .var/i "i", 31 0;
v0x150f72630 .array "ram", 0 65535, 31 0;
E_0x150f720a0 .event posedge, v0x150f72160_0;
L_0x150f764c0 .array/port v0x150f72630, o0x148031f00;
S_0x150f43b50 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x150f44ee0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x150f76790 .functor BUFZ 32, L_0x150f76610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x150f72a10_0 .net *"_ivl_0", 31 0, L_0x150f76610;  1 drivers
v0x150f72ad0_0 .net *"_ivl_3", 29 0, L_0x150f766b0;  1 drivers
o0x1480321d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x150f72b70_0 .net "instr_address", 31 0, o0x1480321d0;  0 drivers
v0x150f72c10_0 .net "instr_readdata", 31 0, L_0x150f76790;  1 drivers
v0x150f72cc0 .array "memory1", 0 65535, 31 0;
L_0x150f76610 .array/port v0x150f72cc0, L_0x150f766b0;
L_0x150f766b0 .part o0x1480321d0, 0, 30;
S_0x150f727c0 .scope begin, "$unm_blk_17" "$unm_blk_17" 11 9, 11 9 0, S_0x150f43b50;
 .timescale 0 0;
v0x150f72980_0 .var/i "i", 31 0;
    .scope S_0x150f6d6f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f6e3b0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x150f6d6f0;
T_1 ;
    %wait E_0x150f6d380;
    %load/vec4 v0x150f6e750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x150f6df30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x150f6e800_0;
    %load/vec4 v0x150f6ea20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x150f6e890_0;
    %load/vec4 v0x150f6ea20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f6e3b0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x150f6b9a0;
T_2 ;
    %wait E_0x150f6bbb0;
    %load/vec4 v0x150f6bd40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x150f6bbe0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x150f6bd40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x150f6bbe0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x150f6bd40_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x150f6bca0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x150f6bbe0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x150f6bbe0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x150f6bbe0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x150f6bbe0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x150f6bbe0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x150f43170;
T_3 ;
    %wait E_0x150f55ae0;
    %load/vec4 v0x150f6b570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x150f6b790_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x150f6b620_0;
    %load/vec4 v0x150f6b6e0_0;
    %and;
    %assign/vec4 v0x150f6b790_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x150f6b620_0;
    %load/vec4 v0x150f6b6e0_0;
    %or;
    %assign/vec4 v0x150f6b790_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x150f6b620_0;
    %load/vec4 v0x150f6b6e0_0;
    %add;
    %assign/vec4 v0x150f6b790_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x150f6b620_0;
    %load/vec4 v0x150f6b6e0_0;
    %sub;
    %assign/vec4 v0x150f6b790_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x150f6b620_0;
    %load/vec4 v0x150f6b6e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x150f6b790_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x150f6b620_0;
    %load/vec4 v0x150f6b6e0_0;
    %or;
    %inv;
    %assign/vec4 v0x150f6b790_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x150f6d210;
T_4 ;
    %wait E_0x150f6d380;
    %load/vec4 v0x150f6d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x150f6d480_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x150f6d530_0;
    %assign/vec4 v0x150f6d480_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x150f434b0;
T_5 ;
    %wait E_0x150f35c20;
    %load/vec4 v0x150f704c0_0;
    %load/vec4 v0x150f70430_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x150f70780_0;
    %load/vec4 v0x150f71130_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x150f71080_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x150f70d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x150f70780_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x150f70c90_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x150f71080_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x150f70dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x150f711c0_0;
    %store/vec4 v0x150f71080_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x150f70780_0;
    %store/vec4 v0x150f71080_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x150f55ca0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f71910_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x150f71910_0;
    %inv;
    %store/vec4 v0x150f71910_0, 0, 1;
    %delay 1, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000010, "clock ran to the end" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x150f55ca0;
T_7 ;
    %wait E_0x150f6d380;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f72010_0, 0, 1;
    %wait E_0x150f6d380;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f72010_0, 0, 1;
    %wait E_0x150f6d380;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f72010_0, 0, 1;
    %wait E_0x150f6d380;
    %pushi/vec4 2355232772, 0, 32;
    %store/vec4 v0x150f71eb0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x150f71b90_0, 0, 32;
    %wait E_0x150f6d380;
    %pushi/vec4 2097160, 0, 32;
    %store/vec4 v0x150f71eb0_0, 0, 32;
    %wait E_0x150f6d380;
    %vpi_call/w 3 64 "$display", v0x150f71d80_0 {0 0 0};
    %vpi_call/w 3 67 "$display", "succ" {0 0 0};
    %vpi_call/w 3 68 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x150f467f0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150f72580_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x150f72580_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x150f72580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f72630, 0, 4;
    %load/vec4 v0x150f72580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x150f72580_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x150f467f0;
T_9 ;
    %wait E_0x150f720a0;
    %load/vec4 v0x150f72430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x150f724d0_0;
    %ix/getv 3, v0x150f72200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f72630, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x150f43b50;
T_10 ;
    %fork t_1, S_0x150f727c0;
    %jmp t_0;
    .scope S_0x150f727c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150f72980_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x150f72980_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x150f72980_0;
    %store/vec4a v0x150f72cc0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x150f72980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x150f72980_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f72cc0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f72cc0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f72cc0, 4, 0;
    %end;
    .scope S_0x150f43b50;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
