{"connectivity":[{"name":"AUXCLKIN","displayName":"AUXCLKIN","Min":10,"Max":60,"source":{"instName":"AUXCLK","pinName":"AUXCLKIN"},"targets":[{"instName":"AUXOSCCLKSRCSEL","pinName":"AUXCLKIN"},{"instName":"CANABCLKSEL","pinName":"AUXCLKIN"},{"instName":"MCANABCLKSEL","pinName":"AUXCLKIN"},{"instName":"MCANBBCLKSEL","pinName":"AUXCLKIN"}]},{"name":"AUXINTCLK","displayName":"AUXINTCLK","Min":10,"Max":25,"source":{"instName":"AUX_REFDIV","pinName":"AUXINTCLK"},"targets":[{"instName":"AUX_IMULT","pinName":"in"}]},{"name":"AUXOSCCLK","displayName":"AUXOSCCLK","Min":10,"Max":25,"source":{"instName":"AUXOSCCLKSRCSEL","pinName":"AUXOSCCLK"},"targets":[{"instName":"AUX_PLLEN","pinName":"AUXOSCCLK"},{"instName":"AUX_REFDIV","pinName":"in"}]},{"name":"AUXPLLCLK","displayName":"AUXPLLCLK","Min":2,"Max":150,"source":{"instName":"AUXCLKDIVSEL","pinName":"AUXPLLCLK"},"targets":[{"instName":"USBBITCLK","pinName":"in"}]},{"name":"AUXPLLRAWCLK","displayName":"AUXPLLRAWCLK","Min":6,"Max":400,"source":{"instName":"AUX_ODIV","pinName":"AUXPLLRAWCLK"},"targets":[{"instName":"AUX_PLLEN","pinName":"AUXPLLRAWCLK"},{"instName":"DIVSRCSEL","pinName":"AUXPLLRAWCLK"},{"instName":"MCANABCLKSEL","pinName":"AUXPLLRAWCLK"},{"instName":"MCANBBCLKSEL","pinName":"AUXPLLRAWCLK"}]},{"name":"AUXRAWCLK","displayName":"AUXRAWCLK","Min":6,"Max":400,"source":{"instName":"AUX_PLLEN","pinName":"AUXRAWCLK"},"targets":[{"instName":"AUXCLKDIVSEL","pinName":"in"}]},{"name":"AUXVCOCLK","displayName":"AUXVCOCLK","Min":220,"Max":600,"source":{"instName":"AUX_IMULT","pinName":"AUXVCOCLK"},"targets":[{"instName":"AUX_ODIV","pinName":"in"}]},{"name":"CANABITCLK","displayName":"CANABITCLK","Min":2,"Max":200,"source":{"instName":"CANABCLKSEL","pinName":"CANABITCLK"},"targets":[{"instName":"CANA_CLOCK_domain","pinName":"in"}]},{"name":"CLBREGCLK","displayName":"CLBREGCLK","Min":2,"Max":200,"source":{"instName":"CLBCLKDIV","pinName":"CLBREGCLK"},"targets":[{"instName":"TILECLKDIV","pinName":"in"}]},{"name":"CLBTILECLK","displayName":"CLBTILECLK","Min":2,"Max":150,"source":{"instName":"TILECLKDIV","pinName":"CLBTILECLK"},"targets":[{"instName":"CLB_domain","pinName":"in"}]},{"name":"CPU1_CPUCLK","displayName":"CPU1_CPUCLK","Min":2,"Max":200,"source":{"instName":"CPU1","pinName":"CPU1_CPUCLK"},"targets":[{"instName":"CPU1CLK_domain","pinName":"in"}]},{"name":"CPU1_SYSCLK","displayName":"CPU1_SYSCLK","Min":2,"Max":200,"source":{"instName":"CPU1","pinName":"CPU1_SYSCLK"},"targets":[{"instName":"CPU1_SYSCLK_domain","pinName":"in"},{"instName":"PERx_CPU1_SYSCLK_GATE","pinName":"in"}]},{"name":"CPU2_CPUCLK","displayName":"CPU2_CPUCLK","Min":2,"Max":200,"source":{"instName":"CPU2","pinName":"CPU2_CPUCLK"},"targets":[{"instName":"CPU2CLK_domain","pinName":"in"}]},{"name":"CPU2_SYSCLK","displayName":"CPU2_SYSCLK","Min":2,"Max":200,"source":{"instName":"CPU2","pinName":"CPU2_SYSCLK"},"targets":[{"instName":"CPU2_SYSCLK_domain","pinName":"in"},{"instName":"PERx_CPU2_SYSCLK_GATE","pinName":"in"}]},{"name":"CPUSELx_out","source":{"instName":"CPUSELx","pinName":"out"},"targets":[{"instName":"CANABCLKSEL","pinName":"PERx.SYSCLK"},{"instName":"EPWMCLKDIV","pinName":"in"},{"instName":"LINACLKDIV","pinName":"in"},{"instName":"LINBCLKDIV","pinName":"in"},{"instName":"LOSPCP","pinName":"in"},{"instName":"MCANABCLKSEL","pinName":"PERx.SYSCLK"},{"instName":"MCANBBCLKSEL","pinName":"PERx.SYSCLK"},{"instName":"PERx_SYSCLK_domain","pinName":"in"}]},{"name":"ECATDIV_out","source":{"instName":"ECATDIV","pinName":"out"},"targets":[{"instName":"PHYCLKEN","pinName":"in"}]},{"name":"EMIF1","displayName":"EMIF1","Min":0,"Max":200,"source":{"instName":"EMIF1CLKDIV","pinName":"EMIF1"},"targets":[{"instName":"PERx_EMIF1CLK_GATE","pinName":"in"}]},{"name":"EPWMCLK","displayName":"EPWMCLK","Min":60,"Max":200,"source":{"instName":"EPWMCLKDIV","pinName":"EPWMCLK"},"targets":[{"instName":"EPWM_Clock_domain","pinName":"in"}]},{"name":"ETHERCATCLK","displayName":"ETHERCATCLK","Min":2,"Max":400,"source":{"instName":"DIVSRCSEL","pinName":"ETHERCATCLK"},"targets":[{"instName":"ECATDIV","pinName":"in"}]},{"name":"ETHERCATPHYCLK","displayName":"ETHERCATPHYCLK","source":{"instName":"DIV_BY_4","pinName":"ETHERCATPHYCLK"},"targets":[{"instName":"ECATPHYCLK","pinName":"in"}]},{"name":"External_Clock","displayName":"External_Clock","Min":10,"Max":25,"source":{"instName":"XTAL_OR_X1","pinName":"External_Clock"},"targets":[{"instName":"AUXOSCCLKSRCSEL","pinName":"X1_XTAL"},{"instName":"CANABCLKSEL","pinName":"XTAL"},{"instName":"OSCCLKSRCSEL","pinName":"X1_XTAL"}]},{"name":"INTCLK","displayName":"INTCLK","Min":10,"Max":25,"source":{"instName":"PLL_REFDIV","pinName":"INTCLK"},"targets":[{"instName":"PLL_IMULT","pinName":"in"}]},{"name":"INTOSC1_out","source":{"instName":"INTOSC1","pinName":"out"},"targets":[{"instName":"OSCCLKSRCSEL","pinName":"INTOSC1"},{"instName":"Watchdog_domain","pinName":"in"}]},{"name":"INTOSC2_out","source":{"instName":"INTOSC2","pinName":"out"},"targets":[{"instName":"AUXOSCCLKSRCSEL","pinName":"INTOSC2"},{"instName":"OSCCLKSRCSEL","pinName":"INTOSC2"}]},{"name":"LINACLK","displayName":"LINACLK","Min":2,"Max":200,"source":{"instName":"LINACLKDIV","pinName":"LINACLK"},"targets":[{"instName":"PERx_LINACLK_GATE","pinName":"in"}]},{"name":"LINBCLK","displayName":"LINBCLK","Min":2,"Max":200,"source":{"instName":"LINBCLKDIV","pinName":"LINBCLK"},"targets":[{"instName":"PERx_LINBCLK_GATE","pinName":"in"}]},{"name":"LSPCLK","displayName":"LSPCLK","Min":2,"Max":200,"source":{"instName":"LOSPCP","pinName":"LSPCLK"},"targets":[{"instName":"LSPCLK_domain","pinName":"in"}]},{"name":"MCANABCLKSEL_out","source":{"instName":"MCANABCLKSEL","pinName":"out"},"targets":[{"instName":"MCANACLKDIV","pinName":"in"}]},{"name":"MCANABITCLK","displayName":"MCANABITCLK","Min":2,"Max":200,"source":{"instName":"MCANACLKDIV","pinName":"MCANABITCLK"},"targets":[{"instName":"MCANA_CLOCK_domain","pinName":"in"}]},{"name":"MCANBBCLKSEL_out","source":{"instName":"MCANBBCLKSEL","pinName":"out"},"targets":[{"instName":"MCANBCLKDIV","pinName":"in"}]},{"name":"MCANBBITCLK","displayName":"MCANBBITCLK","Min":2,"Max":200,"source":{"instName":"MCANBCLKDIV","pinName":"MCANBBITCLK"},"targets":[{"instName":"MCANB_CLOCK_domain","pinName":"in"}]},{"name":"OSCCLK","displayName":"OSCCLK","Min":10,"Max":25,"source":{"instName":"OSCCLKSRCSEL","pinName":"OSCCLK"},"targets":[{"instName":"PLL_REFDIV","pinName":"in"},{"instName":"SYSPLLCTL1","pinName":"OSCCLK"}]},{"name":"PERx_CPU1_SYSCLK_GATE_out","source":{"instName":"PERx_CPU1_SYSCLK_GATE","pinName":"out"},"targets":[{"instName":"CPU1_PERx_SYSCLK_domain","pinName":"in"},{"instName":"CPUSELx","pinName":"CPU1_SYSCLK"}]},{"name":"PERx_CPU2_SYSCLK_GATE_out","source":{"instName":"PERx_CPU2_SYSCLK_GATE","pinName":"out"},"targets":[{"instName":"CPU2_PERx_SYSCLK_domain","pinName":"in"},{"instName":"CPUSELx","pinName":"CPU2_SYSCLK"}]},{"name":"PERx_EMIF1CLK_GATE_out","source":{"instName":"PERx_EMIF1CLK_GATE","pinName":"out"},"targets":[{"instName":"EMIF1_Clock_domain","pinName":"in"}]},{"name":"PERx_LINACLK_GATE_out","source":{"instName":"PERx_LINACLK_GATE","pinName":"out"},"targets":[{"instName":"LINACLK_domain","pinName":"in"}]},{"name":"PERx_LINBCLK_GATE_out","source":{"instName":"PERx_LINBCLK_GATE","pinName":"out"},"targets":[{"instName":"LINBCLK_domain","pinName":"in"}]},{"name":"PHYCLKEN_out","source":{"instName":"PHYCLKEN","pinName":"out"},"targets":[{"instName":"DIV_BY_4","pinName":"in"},{"instName":"EtherCAT_domain","pinName":"in"}]},{"name":"PLLRAWCLK","displayName":"PLLRAWCLK","Min":6,"Max":400,"source":{"instName":"PLL_ODIV","pinName":"PLLRAWCLK"},"targets":[{"instName":"MCANABCLKSEL","pinName":"PLLRAWCLK"},{"instName":"MCANBBCLKSEL","pinName":"PLLRAWCLK"},{"instName":"SYSPLLCTL1","pinName":"PLLRAWCLK"}]},{"name":"PLLSYSCLK","displayName":"PLLSYSCLK","Min":2,"Max":200,"source":{"instName":"SYSCLKDIVSEL","pinName":"PLLSYSCLK"},"targets":[{"instName":"CPU1","pinName":"PLLSYSCLK"},{"instName":"CPU2","pinName":"PLLSYSCLK"},{"instName":"DIVSRCSEL","pinName":"PLLSYSCLK"},{"instName":"EMIF1CLKDIV","pinName":"in"},{"instName":"PLLSYSCLK_domain","pinName":"in"}]},{"name":"RAWCLK","displayName":"RAWCLK","source":{"instName":"SYSPLLCTL1","pinName":"RAWCLK"},"targets":[{"instName":"CLBCLKDIV","pinName":"in"},{"instName":"SYSCLKDIVSEL","pinName":"in"}]},{"name":"VCOCLK","displayName":"VCOCLK","Min":220,"Max":600,"source":{"instName":"PLL_IMULT","pinName":"VCOCLK"},"targets":[{"instName":"PLL_ODIV","pinName":"in"}]},{"name":"X1_out","source":{"instName":"X1","pinName":"out"},"targets":[{"instName":"XTAL_OR_X1","pinName":"X1"}]},{"name":"XTAL_out","source":{"instName":"XTAL","pinName":"out"},"targets":[{"instName":"XTAL_OR_X1","pinName":"XTAL"}]}],"ipInstances":[{"description":"Auxillary Clock","name":"AUXCLK","type":"PinFunction","inPins":[],"outPins":[{"name":"AUXCLKIN","displayName":""}],"outputValue":20,"resetValue":[],"rangeValue":[],"Min":10,"Max":60,"modulePins":[],"shape":"PinFunction"},{"description":"AUXPLL Output Clock Divider","name":"AUXCLKDIVSEL","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"AUXPLLCLK"}],"outputValue":[],"resetValue":1,"divideValues":[1,2,4,8],"Min":2,"Max":150,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"Auxillary Clock Source","name":"AUXOSCCLKSRCSEL","type":"Mux","inPins":[{"name":"AUXCLKIN"},{"name":"INTOSC2"},{"name":"X1_XTAL"}],"outPins":[{"name":"AUXOSCCLK","displayName":""}],"outputValue":[],"resetValue":"X1_XTAL","rangeValue":[],"Min":10,"Max":25,"modulePins":[{"name":"INTOSC2"},{"name":"X1_XTAL"},{"name":"AUXCLKIN"}],"shape":"Mux"},{"description":"AUXPLL Integer Multiplier","name":"AUX_IMULT","type":"Multiplier","inPins":[{"name":"in"}],"outPins":[{"name":"AUXVCOCLK"}],"outputValue":[],"resetValue":40,"multiplyValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127],"Min":220,"Max":600,"modulePins":[{"name":"in"}],"shape":"Multiplier"},{"description":"AUXPLL Output Clock Divider","name":"AUX_ODIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"AUXPLLRAWCLK"}],"outputValue":[],"resetValue":4,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32],"Min":6,"Max":400,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"Select AUXPLLRAWCLK (or) AUXOSCCLK","name":"AUX_PLLEN","type":"Mux","inPins":[{"name":"AUXOSCCLK"},{"name":"AUXPLLRAWCLK"}],"outPins":[{"name":"AUXRAWCLK","displayName":""}],"outputValue":[],"resetValue":"AUXPLLRAWCLK","rangeValue":[],"Min":6,"Max":400,"modulePins":[{"name":"AUXOSCCLK"},{"name":"AUXPLLRAWCLK"}],"shape":"Mux"},{"description":"AUXPLL Reference Clock Divide","name":"AUX_REFDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"AUXINTCLK"}],"outputValue":[],"resetValue":2,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32],"Min":10,"Max":25,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"Select SYSCLK (or) XTAL (or) AUXCLK","name":"CANABCLKSEL","type":"Mux","inPins":[{"name":"AUXCLKIN"},{"name":"PERx.SYSCLK"},{"name":"XTAL"}],"outPins":[{"name":"CANABITCLK","displayName":""}],"outputValue":[],"resetValue":"PERx.SYSCLK","rangeValue":[],"Min":2,"Max":200,"modulePins":[{"name":"PERx.SYSCLK"},{"name":"XTAL"},{"name":"AUXCLKIN"}],"shape":"Mux"},{"description":"CANA Clock Domain","name":"CANA_CLOCK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"CAN"}]},{"description":"CLB Clock Divider","name":"CLBCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"CLBREGCLK"}],"outputValue":[],"resetValue":6,"divideValues":[1,2,3,4,5,6,7,8],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"CLB Clock Domain","name":"CLB_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"in","displayName":""}]},{"description":"CPU1 Block","name":"CPU1","type":"unknown","inPins":[{"name":"PLLSYSCLK"}],"outPins":[{"name":"CPU1_CPUCLK"},{"name":"CPU1_SYSCLK"}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":2,"Max":200,"modulePins":[{"name":"PLLSYSCLK"}],"shape":"LargeSquare"},{"description":"CPU1CLK domain","name":"CPU1CLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"VCRC"},{"name":"TMU"},{"name":"FPU"},{"name":"HWBIST"}],"shape":"NamedConnection"},{"description":"CPU1 Peripheral Clock Domain","name":"CPU1_PERx_SYSCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"USB"}]},{"description":"CPU1 SYSCLK domain","name":"CPU1_SYSCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"DCC"},{"name":"DCSM"},{"name":"CPUTIMERx"},{"name":"DMA"},{"name":"CLAROM"},{"name":"CLA1"},{"name":"XINT"},{"name":"PIE"},{"name":"GSxRAMs"},{"name":"LSxRAMs"},{"name":"MSGRAMs"},{"name":"Mx/DxRAM"},{"name":"BootROM"},{"name":"ERAD"},{"name":"WD"}],"shape":"NamedConnection"},{"description":"CPU2 Block","name":"CPU2","type":"unknown","inPins":[{"name":"PLLSYSCLK"}],"outPins":[{"name":"CPU2_CPUCLK"},{"name":"CPU2_SYSCLK"}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":2,"Max":200,"modulePins":[{"name":"PLLSYSCLK"}],"shape":"LargeSquare"},{"description":"CPU2CLK domain","name":"CPU2CLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"VCRC"},{"name":"TMU"},{"name":"FPU"},{"name":"HWBIST"}],"shape":"NamedConnection"},{"description":"CPU2 Peripheral Clock Domain","name":"CPU2_PERx_SYSCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"CPU2_CLA1"},{"name":"CPU2_Timer"}]},{"description":"CPU2 SYSCLK domain","name":"CPU2_SYSCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"BootROM"},{"name":"DCSM"},{"name":"GSxRAMs"},{"name":"WD"},{"name":"CPUTIMERx"},{"name":"DMA"},{"name":"CLA1"},{"name":"XINT"},{"name":"PIE"},{"name":"LSxRAMs"},{"name":"MSGRAMs"},{"name":"Mx/DxRAM"},{"name":"ERAD"}],"shape":"NamedConnection"},{"description":"CPU Select 1","name":"CPUSELx","type":"Mux","inPins":[{"name":"CPU1_SYSCLK"},{"name":"CPU2_SYSCLK"}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":"CPU1_SYSCLK","rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"CPU1_SYSCLK"},{"name":"CPU2_SYSCLK"}],"shape":"Mux"},{"description":"ETHERCAT Source Select","name":"DIVSRCSEL","type":"Mux","inPins":[{"name":"AUXPLLRAWCLK"},{"name":"PLLSYSCLK"}],"outPins":[{"name":"ETHERCATCLK","displayName":""}],"outputValue":[],"resetValue":"AUXPLLRAWCLK","rangeValue":[],"Min":2,"Max":400,"modulePins":[{"name":"PLLSYSCLK"},{"name":"AUXPLLRAWCLK"}],"shape":"Mux"},{"description":"Divide ETHETCAT Clock by 4","name":"DIV_BY_4","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"ETHERCATPHYCLK"}],"outputValue":[],"resetValue":4,"divideValues":[4],"Min":[],"Max":[],"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"ETHERCAT Divider","name":"ECATDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"out"}],"outputValue":[],"resetValue":8,"divideValues":[1,2,3,4,5,6,7,8],"Min":[],"Max":[],"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"EtherCAT PHY Clock","name":"ECATPHYCLK","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"SmallSquare","modulePins":[{"name":"in","displayName":""}]},{"description":"EMIF1 Clock Divider","name":"EMIF1CLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"EMIF1"}],"outputValue":[],"resetValue":2,"divideValues":[1,2],"Min":0,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"EMIF1 Clock Domain","name":"EMIF1_Clock_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"EMIF1"}]},{"description":"EPWM Clock Divider","name":"EPWMCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"EPWMCLK"}],"outputValue":[],"resetValue":2,"divideValues":[1,2],"Min":60,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"EPWM Clock Domain","name":"EPWM_Clock_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"EPWM"},{"name":"HRPWM"}]},{"description":"EtherCAT Domain","name":"EtherCAT_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"EtherCAT"}]},{"description":"Internal Oscillator 1","name":"INTOSC1","type":"Oscillator","inPins":[],"outPins":[{"name":"out","displayName":""}],"outputValue":10,"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[]},{"description":"Internal Oscillator 2","name":"INTOSC2","type":"Oscillator","inPins":[],"outPins":[{"name":"out","displayName":""}],"outputValue":10,"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[]},{"description":"LIN A Clock Divider","name":"LINACLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"LINACLK"}],"outputValue":[],"resetValue":1,"divideValues":[1,2,4],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"LIN A Clock Domain","name":"LINACLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"LIN"}]},{"description":"LIN B Clock Divider","name":"LINBCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"LINBCLK"}],"outputValue":[],"resetValue":1,"divideValues":[1,2,4],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"LIN B Clock Domain","name":"LINBCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"LIN"}]},{"description":"Low Speed Clock Divider","name":"LOSPCP","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"LSPCLK"}],"outputValue":[],"resetValue":4,"divideValues":[1,2,4,6,8,10,12,14],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"Low Speed Clock Domain","name":"LSPCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"SCI"},{"name":"SPI"}]},{"description":"Select SYSCLK (or) XTAL (or) AUXCLK","name":"MCANABCLKSEL","type":"Mux","inPins":[{"name":"AUXCLKIN"},{"name":"AUXPLLRAWCLK"},{"name":"PERx.SYSCLK"},{"name":"PLLRAWCLK"}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":"PERx.SYSCLK","rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"PERx.SYSCLK"},{"name":"AUXCLKIN"},{"name":"PLLRAWCLK"},{"name":"AUXPLLRAWCLK"}],"shape":"Mux"},{"description":"MCANA Clock Divider","name":"MCANACLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"MCANABITCLK"}],"outputValue":[],"resetValue":2,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"MCANA Clock Domain","name":"MCANA_CLOCK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"MCAN"}]},{"description":"Select SYSCLK (or) XTAL (or) AUXCLK","name":"MCANBBCLKSEL","type":"Mux","inPins":[{"name":"AUXCLKIN"},{"name":"AUXPLLRAWCLK"},{"name":"PERx.SYSCLK"},{"name":"PLLRAWCLK"}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":"PERx.SYSCLK","rangeValue":[],"Min":2,"Max":200,"modulePins":[{"name":"PERx.SYSCLK"},{"name":"AUXCLKIN"},{"name":"PLLRAWCLK"},{"name":"AUXPLLRAWCLK"}],"shape":"Mux"},{"description":"MCANB Clock Divider","name":"MCANBCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"MCANBBITCLK"}],"outputValue":[],"resetValue":2,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"MCANB Clock Domain","name":"MCANB_CLOCK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"MCAN"}]},{"description":"Select INTOSC1 (or) INTOSC2 (or) XTAL","name":"OSCCLKSRCSEL","type":"Mux","inPins":[{"name":"INTOSC1"},{"name":"INTOSC2"},{"name":"X1_XTAL"}],"outPins":[{"name":"OSCCLK","displayName":""}],"outputValue":[],"resetValue":"X1_XTAL","rangeValue":[],"Min":10,"Max":25,"modulePins":[{"name":"INTOSC1"},{"name":"INTOSC2"},{"name":"X1_XTAL"}],"shape":"Mux"},{"description":"CPU1 Peripheral SYSCLK Gate","name":"PERx_CPU1_SYSCLK_GATE","type":"Gate","inPins":[{"name":"in","displayName":""}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":2,"Max":200,"modulePins":[{"name":"in","displayName":""}],"shape":"Gate"},{"description":"CPU2 Peripheral SYSCLK Gate","name":"PERx_CPU2_SYSCLK_GATE","type":"Gate","inPins":[{"name":"in","displayName":""}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":2,"Max":200,"modulePins":[{"name":"in","displayName":""}],"shape":"Gate"},{"description":"Peripheral LSPCLK Gate","name":"PERx_EMIF1CLK_GATE","type":"Gate","inPins":[{"name":"in","displayName":""}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"in","displayName":""}],"shape":"Gate"},{"description":"Peripheral LSPCLK Gate","name":"PERx_LINACLK_GATE","type":"Gate","inPins":[{"name":"in","displayName":""}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"in","displayName":""}],"shape":"Gate"},{"description":"Peripheral LSPCLK Gate","name":"PERx_LINBCLK_GATE","type":"Gate","inPins":[{"name":"in","displayName":""}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"in","displayName":""}],"shape":"Gate"},{"description":"Peripheral Clock Domain","name":"PERx_SYSCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"ADC"},{"name":"CMPSS"},{"name":"DAC"},{"name":"ePWM"},{"name":"eCAP"},{"name":"eQEP"},{"name":"I2C"},{"name":"AES"},{"name":"SDFM"},{"name":"FSI"},{"name":"PMBUS"},{"name":"BGCRC"},{"name":"SPI"},{"name":"SCI"},{"name":"EPG"},{"name":"CAN"},{"name":"UART"},{"name":"LIN"},{"name":"MCAN"}],"shape":"NamedConnection"},{"description":"Enable / Disable ETHERCAT PHY CLK","name":"PHYCLKEN","type":"Gate","inPins":[{"name":"in","displayName":""}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"in","displayName":""}],"shape":"Gate"},{"description":"PLLSYSCLK domain","name":"PLLSYSCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"NMIWD"},{"name":"GSxRAM"},{"name":"GPIOs"},{"name":"MSGRAMs"}],"shape":"NamedConnection"},{"description":"SYSPLL Integer Multiplier","name":"PLL_IMULT","type":"Multiplier","inPins":[{"name":"in"}],"outPins":[{"name":"VCOCLK"}],"outputValue":[],"resetValue":32,"multiplyValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127],"Min":220,"Max":600,"modulePins":[{"name":"in"}],"shape":"Multiplier"},{"description":"SYSPLL Output Clock Divider","name":"PLL_ODIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"PLLRAWCLK"}],"outputValue":[],"resetValue":2,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32],"Min":6,"Max":400,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"SYSPLL Reference Clock Divide","name":"PLL_REFDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"INTCLK"}],"outputValue":[],"resetValue":2,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32],"Min":10,"Max":25,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"Select System Clock Divider","name":"SYSCLKDIVSEL","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"PLLSYSCLK"}],"outputValue":[],"resetValue":1,"divideValues":[1,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54,56,58,60,62,64,66,68,70,72,74,76,78,80,82,84,86,88,90,92,94,96,98,100,102,104,106,108,110,112,114,116,118,120,122,124,126],"Min":2,"Max":200,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"Select PLLRAWCLK (or) OSCCLK","name":"SYSPLLCTL1","type":"Mux","inPins":[{"name":"OSCCLK"},{"name":"PLLRAWCLK"}],"outPins":[{"name":"RAWCLK","displayName":""}],"outputValue":[],"resetValue":"PLLRAWCLK","rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"OSCCLK"},{"name":"PLLRAWCLK"}],"shape":"Mux"},{"description":"CLB TILE Clock Divider","name":"TILECLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"CLBTILECLK"}],"outputValue":[],"resetValue":1,"divideValues":[1,2],"Min":2,"Max":150,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"USBBITCLK","name":"USBBITCLK","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"SmallSquare","modulePins":[{"name":"in","displayName":""}]},{"description":"Watchdog domain","name":"Watchdog_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"WDCLK"}]},{"description":"External Oscillator","name":"X1","type":"PinFunction","inPins":[],"outPins":[{"name":"out","displayName":""}],"outputValue":25,"resetValue":[],"rangeValue":[],"Min":10,"Max":25,"modulePins":[],"shape":"PinFunction"},{"description":"External Crystal (or) Resonator","name":"XTAL","type":"PinFunction","inPins":[],"outPins":[{"name":"out","displayName":""}],"outputValue":10,"resetValue":[],"rangeValue":[],"Min":10,"Max":20,"modulePins":[],"shape":"PinFunction"},{"description":"XTAL (or) X1","name":"XTAL_OR_X1","type":"Mux","inPins":[{"name":"X1"},{"name":"XTAL"}],"outPins":[{"name":"External_Clock","displayName":""}],"outputValue":[],"resetValue":"X1","rangeValue":[],"Min":10,"Max":25,"modulePins":[{"name":"XTAL"},{"name":"X1"}],"shape":"Mux"}],"groups":[{"name":"AUX_Group","displayName":"AUXPLL","ipInstances":["AUXINTCLK","AUXVCOCLK","AUX_IMULT","AUX_ODIV","AUX_REFDIV"],"groups":[]},{"name":"PLL_Group","displayName":"SYSPLL","ipInstances":["INTCLK","PLL_IMULT","PLL_ODIV","PLL_REFDIV","VCOCLK"],"groups":[]}]}
