Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/ --output-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.sopcinfo --report-file=html:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.html --report-file=sip:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/simulation/nios.sip --report-file=csv:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.csv --report-file=spd:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.spd --report-file=cmp:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.cmp --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.qsys
Progress: Loading nios/nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding data_ctr [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ctr
Progress: Adding data_ch1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ch1
Progress: Adding data_ch9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ch9
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding data_clk [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_clk
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_controller
Progress: Adding spi [altera_avalon_spi 13.0.1.99.2]
Progress: Parameterizing module spi
Progress: Adding cmv_transmit_data [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module cmv_transmit_data
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios: Generating nios "nios" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 52 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 25 modules, 101 connections
Info: merlin_domain_transform: After transform: 51 modules, 260 connections
Info: merlin_router_transform: After transform: 64 modules, 309 connections
Info: merlin_burst_transform: After transform: 65 modules, 312 connections
Info: reset_adaptation_transform: After transform: 67 modules, 261 connections
Info: merlin_network_to_switch_transform: After transform: 92 modules, 323 connections
Info: merlin_width_transform: After transform: 94 modules, 329 connections
Info: merlin_mm_transform: After transform: 94 modules, 329 connections
Info: merlin_interrupt_mapper_transform: After transform: 95 modules, 332 connections
Warning: nios: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: nios: "No matching role found for uart:s1:readyfordata (readyfordata)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: data_ctr: Starting RTL generation for module 'nios_data_ctr'
Info: data_ctr:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_ctr --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0001_data_ctr_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0001_data_ctr_gen//nios_data_ctr_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0001_data_ctr_gen/  ]
Info: data_ctr: Done RTL generation for module 'nios_data_ctr'
Info: data_ctr: "nios" instantiated altera_avalon_pio "data_ctr"
Info: CPU: Starting RTL generation for module 'nios_CPU'
Info: CPU:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_CPU --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0002_CPU_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0002_CPU_gen//nios_CPU_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0002_CPU_gen/    --bogus  ]
Info: CPU: # 2016.06.13 14:10:25 (*) Starting Nios II generation
Info: CPU: # 2016.06.13 14:10:25 (*)   Checking for plaintext license.
Info: CPU: # 2016.06.13 14:11:00 (*)   Plaintext license not found.
Info: CPU: # 2016.06.13 14:11:00 (*)   No license required to generate encrypted Nios II/e.
Info: CPU: # 2016.06.13 14:11:00 (*)   Elaborating CPU configuration settings
Info: CPU: # 2016.06.13 14:11:00 (*)   Creating all objects for CPU
Info: CPU: # 2016.06.13 14:11:02 (*)   Creating 'C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0002_CPU_gen//nios_CPU_nios2_waves.do'
Info: CPU: # 2016.06.13 14:11:02 (*)   Generating RTL from CPU objects
Info: CPU: # 2016.06.13 14:11:02 (*)   Creating plain-text RTL
Info: CPU: # 2016.06.13 14:11:08 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'nios_CPU'
Info: CPU: "nios" instantiated altera_nios2_qsys "CPU"
Info: data_clk: Starting RTL generation for module 'nios_data_clk'
Info: data_clk:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_clk --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0003_data_clk_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0003_data_clk_gen//nios_data_clk_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0003_data_clk_gen/  ]
Info: data_clk: Done RTL generation for module 'nios_data_clk'
Info: data_clk: "nios" instantiated altera_avalon_pio "data_clk"
Info: onchip_memory: Starting RTL generation for module 'nios_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0004_onchip_memory_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0004_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0004_onchip_memory_gen/  ]
Info: onchip_memory: Done RTL generation for module 'nios_onchip_memory'
Info: onchip_memory: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: jtag_uart: Starting RTL generation for module 'nios_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0005_jtag_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0005_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0005_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'nios_jtag_uart'
Info: jtag_uart: "nios" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: uart: Starting RTL generation for module 'nios_uart'
Info: uart:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0006_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0006_uart_gen//nios_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0006_uart_gen/  ]
Info: uart: Done RTL generation for module 'nios_uart'
Info: uart: "nios" instantiated altera_avalon_uart "uart"
Info: sdram_controller: Starting RTL generation for module 'nios_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sdram_controller --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0007_sdram_controller_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0007_sdram_controller_gen//nios_sdram_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0007_sdram_controller_gen/  ]
Info: sdram_controller: Done RTL generation for module 'nios_sdram_controller'
Info: sdram_controller: "nios" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: spi: Starting RTL generation for module 'nios_spi'
Info: spi:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_spi --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0008_spi_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0008_spi_gen//nios_spi_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0008_spi_gen/  ]
Info: spi: Done RTL generation for module 'nios_spi'
Info: spi: "nios" instantiated altera_avalon_spi "spi"
Info: cmv_transmit_data: Starting RTL generation for module 'nios_cmv_transmit_data'
Info: cmv_transmit_data:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cmv_transmit_data --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0009_cmv_transmit_data_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0009_cmv_transmit_data_gen//nios_cmv_transmit_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0009_cmv_transmit_data_gen/  ]
Info: cmv_transmit_data: Done RTL generation for module 'nios_cmv_transmit_data'
Info: cmv_transmit_data: "nios" instantiated altera_avalon_pio "cmv_transmit_data"
Info: CPU_instruction_master_translator: "nios" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: onchip_memory_s1_translator: "nios" instantiated altera_merlin_slave_translator "onchip_memory_s1_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "nios" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: onchip_memory_s1_translator_avalon_universal_slave_0_agent: "nios" instantiated altera_merlin_slave_agent "onchip_memory_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios" instantiated altera_avalon_sc_fifo "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios" instantiated altera_avalon_sc_fifo "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generated simulation model nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Info: sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: "nios" instantiated altera_avalon_sc_fifo "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: addr_router: "nios" instantiated altera_merlin_router "addr_router"
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: addr_router_001: "nios" instantiated altera_merlin_router "addr_router_001"
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: id_router: "nios" instantiated altera_merlin_router "id_router"
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: id_router_002: "nios" instantiated altera_merlin_router "id_router_002"
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: id_router_007: "nios" instantiated altera_merlin_router "id_router_007"
Info: burst_adapter: "nios" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: cmd_xbar_demux: Generated simulation model nios_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: cmd_xbar_demux_001: Generated simulation model nios_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: cmd_xbar_mux: Generated simulation model nios_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "nios" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: rsp_xbar_demux: Generated simulation model nios_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_007: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: rsp_xbar_demux_007: Generated simulation model nios_rsp_xbar_demux_007.vho
Info: rsp_xbar_demux_007: "nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_007"
Info: rsp_xbar_mux: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: rsp_xbar_mux: Generated simulation model nios_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: rsp_xbar_mux_001: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: rsp_xbar_mux_001: Generated simulation model nios_rsp_xbar_mux_001.vho
Info: rsp_xbar_mux_001: "nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: width_adapter: "nios" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/simulation/submodules/mentor/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/simulation/submodules/aldec/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: irq_mapper: Generated simulation model nios_irq_mapper.vho
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: nios: Done nios" with 33 modules, 236 files, 11253997 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.spd --output-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.spd --output-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	25 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/nios.ipx
Info: ip-generate --project-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/ --output-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/ --report-file=sopcinfo:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.sopcinfo --report-file=html:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.html --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.qsys
Progress: Loading nios/nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding data_ctr [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ctr
Progress: Adding data_ch1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ch1
Progress: Adding data_ch9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ch9
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding data_clk [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_clk
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_controller
Progress: Adding spi [altera_avalon_spi 13.0.1.99.2]
Progress: Parameterizing module spi
Progress: Adding cmv_transmit_data [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module cmv_transmit_data
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx
Info: C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0,03 seconds
Info: C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,03 seconds
Progress: Loading altera_up_avalon_video_alpha_blender/altera_up_avalon_video_alpha_blender_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_alpha_blender\altera_up_avalon_video_alpha_blender_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_bayer_resampler/altera_up_avalon_video_bayer_resampler_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_bayer_resampler\altera_up_avalon_video_bayer_resampler_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_character_buffer_with_dma/altera_up_avalon_video_character_buffer_with_dma_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_character_buffer_with_dma\altera_up_avalon_video_character_buffer_with_dma_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_character_buffer_with_dma/altera_up_avalon_video_character_buffer_with_dma_sw.tcl
Progress: Loading altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_chroma_resampler\altera_up_avalon_video_chroma_resampler_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_clipper\altera_up_avalon_video_clipper_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_csc/altera_up_avalon_video_csc_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_csc\altera_up_avalon_video_csc_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_decoder\altera_up_avalon_video_decoder_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_dma_controller\altera_up_avalon_video_dma_controller_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_dual_clock_buffer\altera_up_avalon_video_dual_clock_buffer_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_edge_detection/altera_up_avalon_video_edge_detection_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_edge_detection\altera_up_avalon_video_edge_detection_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_pixel_buffer_dma\altera_up_avalon_video_pixel_buffer_dma_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_sw.tcl
Progress: Loading altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_rgb_resampler\altera_up_avalon_video_rgb_resampler_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_scaler\altera_up_avalon_video_scaler_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_stream_router/altera_up_avalon_video_stream_router_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_stream_router\altera_up_avalon_video_stream_router_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_test_pattern/altera_up_avalon_video_test_pattern_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_test_pattern\altera_up_avalon_video_test_pattern_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_vga_controller\altera_up_avalon_video_vga_controller_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_vip_bridges/altera_up_avalon_video_raw_to_vip_bridge_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_vip_bridges\altera_up_avalon_video_raw_to_vip_bridge_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_vip_bridges/altera_up_avalon_video_vip_to_raw_bridge_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_vip_bridges\altera_up_avalon_video_vip_to_raw_bridge_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\altera_up_avalon_audio\altera_up_avalon_audio_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_audio/altera_up_avalon_audio_sw.tcl
Progress: Loading altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\altera_up_avalon_audio_and_video_config\altera_up_avalon_audio_and_video_config_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_sw.tcl
Progress: Loading altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Audio_Video\altera_up_avalon_character_lcd\altera_up_avalon_character_lcd_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_sw.tcl
Progress: Loading altera_up_avalon_to_external_bus_bridge/altera_up_avalon_to_external_bus_bridge_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Bridges\altera_up_avalon_to_external_bus_bridge\altera_up_avalon_to_external_bus_bridge_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_external_bus_to_avalon_bridge/altera_up_external_bus_to_avalon_bridge_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Bridges\altera_up_external_bus_to_avalon_bridge\altera_up_external_bus_to_avalon_bridge_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_ethernet/altera_up_avalon_ethernet_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Communications\altera_up_avalon_ethernet\altera_up_avalon_ethernet_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_ethernet/altera_up_avalon_ethernet_sw.tcl
Progress: Loading altera_up_avalon_irda/altera_up_avalon_irda_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Communications\altera_up_avalon_irda\altera_up_avalon_irda_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_irda/altera_up_avalon_irda_sw.tcl
Progress: Loading altera_up_avalon_rs232/altera_up_avalon_rs232_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Communications\altera_up_avalon_rs232\altera_up_avalon_rs232_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_rs232/altera_up_avalon_rs232_sw.tcl
Progress: Loading altera_up_avalon_accelerometer_spi/altera_up_avalon_accelerometer_spi_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Input_Output\altera_up_avalon_accelerometer_spi\altera_up_avalon_accelerometer_spi_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_accelerometer_spi/altera_up_avalon_accelerometer_spi_sw.tcl
Progress: Loading altera_up_avalon_de0_nano_adc/altera_up_avalon_de0_nano_adc_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Input_Output\altera_up_avalon_de0_nano_adc\altera_up_avalon_de0_nano_adc_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_de0_nano_adc/altera_up_avalon_de0_nano_adc_mega_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Input_Output\altera_up_avalon_de0_nano_adc\altera_up_avalon_de0_nano_adc_mega_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_de0_nano_adc/altera_up_avalon_de0_nano_adc_sw.tcl
Progress: Loading altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Input_Output\altera_up_avalon_parallel_port\altera_up_avalon_parallel_port_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_sw.tcl
Progress: Loading altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Input_Output\altera_up_avalon_ps2\altera_up_avalon_ps2_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_ps2/altera_up_avalon_ps2_sw.tcl
Progress: Loading altera_up_avalon_usb/altera_up_avalon_usb_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Input_Output\altera_up_avalon_usb\altera_up_avalon_usb_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_usb/altera_up_avalon_usb_sw.tcl
Progress: Loading altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Memory\altera_up_avalon_sram\altera_up_avalon_sram_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_flash_memory/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Memory\altera_up_flash_memory\Altera_UP_Flash_Memory_IP_Core_Avalon_Interface_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_sd_card_avalon_interface/Altera_UP_SD_Card_Avalon_Interface_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\Memory\altera_up_sd_card_avalon_interface\Altera_UP_SD_Card_Avalon_Interface_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_sd_card_avalon_interface/Altera_UP_SD_Card_Avalon_Interface_sw.tcl
Progress: Loading altera_up_avalon_clocks/altera_up_avalon_clocks_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\altera_up_avalon_clocks\altera_up_avalon_clocks_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_clocks/altera_up_clocks_hw.tcl
Info: C:\logicielge1\altera\13.0sp1\ip\University_Program\altera_up_clocks\altera_up_clocks_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Info: Reading index C:/logicielge1/altera/13.0sp1/ip/altera/altera_components.ipx
Info: C:/logicielge1/altera/13.0sp1/ip/altera/altera_components.ipx described 848 plugins, 0 paths, in 0,28 seconds
Info: C:/logicielge1/altera/13.0sp1/ip/**/* matched 355 files in 2,24 seconds
Info: C:/Users/innovlab/.altera.quartus/ip/13.0sp1/**/* matched 0 files in 0,00 seconds
Info: C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/nios.ipx
Progress: Loading nios/nios.qsys
Info: C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/* matched 28 files in 0,01 seconds
Info: C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/ip/**/* matched 0 files in 0,00 seconds
Info: C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/*/* matched 7 files in 0,01 seconds
Info: C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/nios.ipx described 0 plugins, 3 paths, in 0,03 seconds
Progress: Loading testbench/nios_tb.qsys
Info: C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/* matched 8 files in 0,06 seconds
Info: C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/*/* matched 8 files in 0,00 seconds
Info: Reading index C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/builtin.ipx
Info: C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0,03 seconds
Info: C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/**/* matched 9 files in 0,03 seconds
Info: Reading index C:/logicielge1/altera/13.0sp1/quartus/common/librarian/factories/index.ipx
Info: C:/logicielge1/altera/13.0sp1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0,04 seconds
Info: C:/logicielge1/altera/13.0sp1/quartus/common/librarian/factories/**/* matched 4 files in 0,05 seconds
Info: C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 2,41 seconds
Info: C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 2,41 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: nios
Info: TB_Gen: System design is: nios
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk CLASS_NAME
Info: get_instance_assignment clk testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk CLASS_NAME
Info: get_instance_assignment clk testbench.partner.map.clk_in_reset
Info: get_interface_property data_clk EXPORT_OF
Info: get_instance_property data_clk CLASS_NAME
Info: get_instance_assignment data_clk testbench.partner.map.external_connection
Info: get_interface_property data_ctr EXPORT_OF
Info: get_instance_property data_ctr CLASS_NAME
Info: get_instance_assignment data_ctr testbench.partner.map.external_connection
Info: get_interface_property data_ch1 EXPORT_OF
Info: get_instance_property data_ch1 CLASS_NAME
Info: get_instance_assignment data_ch1 testbench.partner.map.external_connection
Info: get_interface_property uart EXPORT_OF
Info: get_instance_property uart CLASS_NAME
Info: get_instance_assignment uart testbench.partner.map.external_connection
Info: get_interface_property data_ch9 EXPORT_OF
Info: get_instance_property data_ch9 CLASS_NAME
Info: get_instance_assignment data_ch9 testbench.partner.map.external_connection
Info: get_interface_property sdram_controller EXPORT_OF
Info: get_instance_property sdram_controller CLASS_NAME
Info: get_instance_assignment sdram_controller testbench.partner.map.wire
Info: get_instance_assignment sdram_controller testbench.partner.map.wire
Info: get_instance_assignment sdram_controller testbench.partner.map.wire
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.class
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.version
Info: get_instance_assignments sdram_controller
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.CAS_LATENCY
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.CONTR_NAME
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_BANK_WIDTH
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_COL_WIDTH
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_DATA_WIDTH
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_NUM_CHIPSELECTS
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_ROW_WIDTH
Info: send_message Info TB_Gen: Interface 'sdram_controller' partner_name: 'sdram_controller_my_partner'
Info: TB_Gen: Interface 'sdram_controller' partner_name: 'sdram_controller_my_partner'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' sdram_controller.partner_intf: 'conduit'
Info: TB_Gen: Interface 'sdram_controller_my_partner' sdram_controller.partner_intf: 'conduit'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_class: 'altera_sdram_partner_module'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_class: 'altera_sdram_partner_module'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_version: ''
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_version: ''
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.CAS_LATENCY: '3'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.CAS_LATENCY: '3'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.CONTR_NAME: 'nios_sdram_controller'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.CONTR_NAME: 'nios_sdram_controller'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_COL_WIDTH: '8'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_COL_WIDTH: '8'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_DATA_WIDTH: '16'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_DATA_WIDTH: '16'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_ROW_WIDTH: '12'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_ROW_WIDTH: '12'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: get_instance_assignments sdram_controller
Info: get_instance_interfaces sdram_controller
Info: get_instance_interfaces sdram_controller
Info: get_interface_property clk EXPORT_OF
Info: get_interface_property reset EXPORT_OF
Info: get_interface_property data_clk EXPORT_OF
Info: get_interface_property data_ctr EXPORT_OF
Info: get_interface_property data_ch1 EXPORT_OF
Info: get_interface_property uart EXPORT_OF
Info: get_interface_property data_ch9 EXPORT_OF
Info: get_interface_property sdram_controller EXPORT_OF
Info: get_interface_property spi EXPORT_OF
Info: get_interface_property cmv_transmit_data EXPORT_OF
Info: get_instance_assignment sdram_controller testbench.partner.map.clk
Info: get_instance_assignment sdram_controller testbench.partner.map.clk
Info: get_instance_assignment sdram_controller testbench.partner.map.clk
Info: get_instance_interface_property sdram_controller clk CLASS_NAME
Info: get_instance_interface_parameter_value sdram_controller clk clockRate
Info: get_instance_interface_property sdram_controller clk CLASS_NAME
Info: get_interface_property clk EXPORT_OF
Info: get_interface_property reset EXPORT_OF
Info: get_interface_property data_clk EXPORT_OF
Info: get_interface_property data_ctr EXPORT_OF
Info: get_interface_property data_ch1 EXPORT_OF
Info: get_interface_property uart EXPORT_OF
Info: get_interface_property data_ch9 EXPORT_OF
Info: get_interface_property sdram_controller EXPORT_OF
Info: get_interface_property spi EXPORT_OF
Info: get_interface_property cmv_transmit_data EXPORT_OF
Info: get_instance_property clk CLASS_NAME
Info: get_instance_interfaces clk
Info: get_instance_interface_property clk clk_in CLASS_NAME
Info: get_instance_interface_property clk clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk clk CLASS_NAME
Info: get_instance_interface_property clk clk_reset CLASS_NAME
Info: get_interface_property clk EXPORT_OF
Info: get_instance_interfaces clk
Info: get_instance_interface_property clk clk_in CLASS_NAME
Info: get_instance_interface_property clk clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk clk CLASS_NAME
Info: get_instance_interface_property clk clk_reset CLASS_NAME
Info: get_instance_interface_parameter_value clk clk clockRate
Info: send_message Info TB_Gen: Implicit assignment 'sdram_controller_my_partner' partner_implicit_name: 'sdram_controller_my_partner'
Info: TB_Gen: Implicit assignment 'sdram_controller_my_partner' partner_implicit_name: 'sdram_controller_my_partner'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_controller_my_partner' partner_implicit_clks: 'clk'
Info: TB_Gen: Implicit assignment 'sdram_controller_my_partner' partner_implicit_clks: 'clk'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_controller_my_partner' clk.partner_implicit_clk_rate: '50000000.0'
Info: TB_Gen: Implicit assignment 'sdram_controller_my_partner' clk.partner_implicit_clk_rate: '50000000.0'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_controller_my_partner' clk.partner_implicit_clk_export: 'clk'
Info: TB_Gen: Implicit assignment 'sdram_controller_my_partner' clk.partner_implicit_clk_export: 'clk'
Info: get_instance_property sdram_controller CLASS_NAME
Info: get_interface_property spi EXPORT_OF
Info: get_instance_property spi CLASS_NAME
Info: get_instance_assignment spi testbench.partner.map.external
Info: get_interface_property cmv_transmit_data EXPORT_OF
Info: get_instance_property cmv_transmit_data CLASS_NAME
Info: get_instance_assignment cmv_transmit_data testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : nios_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : nios_tb with all standard BFMs
Info: create_system nios_tb
Info: add_instance nios_inst nios 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces nios_inst
Info: get_instance_interface_property nios_inst clk CLASS_NAME
Info: get_instance_interface_property nios_inst reset CLASS_NAME
Info: get_instance_interface_property nios_inst data_clk CLASS_NAME
Info: get_instance_interface_property nios_inst data_ctr CLASS_NAME
Info: get_instance_interface_property nios_inst data_ch1 CLASS_NAME
Info: get_instance_interface_property nios_inst uart CLASS_NAME
Info: get_instance_interface_property nios_inst data_ch9 CLASS_NAME
Info: get_instance_interface_property nios_inst sdram_controller CLASS_NAME
Info: get_instance_interface_property nios_inst spi CLASS_NAME
Info: get_instance_interface_property nios_inst cmv_transmit_data CLASS_NAME
Info: get_instance_interface_property nios_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property nios_inst clk CLASS_NAME
Info: add_instance nios_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property nios_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst clk clockRate
Info: set_instance_parameter_value nios_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value nios_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property nios_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst clk CLASS_NAME
Info: get_instance_interfaces nios_inst_clk_bfm
Info: get_instance_interface_property nios_inst_clk_bfm clk CLASS_NAME
Info: add_connection nios_inst_clk_bfm.clk nios_inst.clk
Info: get_instance_interface_property nios_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property nios_inst reset CLASS_NAME
Info: add_instance nios_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property nios_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports nios_inst reset
Info: get_instance_interface_port_property nios_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value nios_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value nios_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property nios_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces nios_inst_reset_bfm
Info: get_instance_interface_property nios_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property nios_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property nios_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst reset associatedClock
Info: get_instance_interfaces nios_inst_clk_bfm
Info: get_instance_interface_property nios_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: nios_inst_reset_bfm is not associated to any clock; connecting nios_inst_reset_bfm to 'nios_inst_clk_bfm.clk'
Warning: TB_Gen: nios_inst_reset_bfm is not associated to any clock; connecting nios_inst_reset_bfm to 'nios_inst_clk_bfm.clk'
Info: add_connection nios_inst_clk_bfm.clk nios_inst_reset_bfm.clk
Info: get_instance_interface_property nios_inst reset CLASS_NAME
Info: get_instance_interfaces nios_inst_reset_bfm
Info: get_instance_interface_property nios_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property nios_inst_reset_bfm clk CLASS_NAME
Info: add_connection nios_inst_reset_bfm.reset nios_inst.reset
Info: get_instance_interface_property nios_inst data_clk CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: data_clk
Info: TB_Gen: conduit_end found: data_clk
Info: get_instance_interface_property nios_inst data_clk CLASS_NAME
Info: add_instance nios_inst_data_clk_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_data_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst data_clk associatedClock
Info: get_instance_interface_parameter_value nios_inst data_clk associatedReset
Info: get_instance_interface_ports nios_inst data_clk
Info: get_instance_interface_port_property nios_inst data_clk data_clk_export ROLE
Info: get_instance_interface_port_property nios_inst data_clk data_clk_export WIDTH
Info: get_instance_interface_port_property nios_inst data_clk data_clk_export DIRECTION
Info: set_instance_parameter_value nios_inst_data_clk_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_data_clk_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_data_clk_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_data_clk_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value nios_inst_data_clk_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property nios_inst_data_clk_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst data_clk CLASS_NAME
Info: get_instance_interfaces nios_inst_data_clk_bfm
Info: get_instance_interface_property nios_inst_data_clk_bfm conduit CLASS_NAME
Info: add_connection nios_inst_data_clk_bfm.conduit nios_inst.data_clk
Info: get_instance_interface_property nios_inst data_ctr CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: data_ctr
Info: TB_Gen: conduit_end found: data_ctr
Info: get_instance_interface_property nios_inst data_ctr CLASS_NAME
Info: add_instance nios_inst_data_ctr_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_data_ctr_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst data_ctr associatedClock
Info: get_instance_interface_parameter_value nios_inst data_ctr associatedReset
Info: get_instance_interface_ports nios_inst data_ctr
Info: get_instance_interface_port_property nios_inst data_ctr data_ctr_export ROLE
Info: get_instance_interface_port_property nios_inst data_ctr data_ctr_export WIDTH
Info: get_instance_interface_port_property nios_inst data_ctr data_ctr_export DIRECTION
Info: set_instance_parameter_value nios_inst_data_ctr_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_data_ctr_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_data_ctr_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_data_ctr_bfm SIGNAL_WIDTHS 10
Info: set_instance_parameter_value nios_inst_data_ctr_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property nios_inst_data_ctr_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst data_ctr CLASS_NAME
Info: get_instance_interfaces nios_inst_data_ctr_bfm
Info: get_instance_interface_property nios_inst_data_ctr_bfm conduit CLASS_NAME
Info: add_connection nios_inst_data_ctr_bfm.conduit nios_inst.data_ctr
Info: get_instance_interface_property nios_inst data_ch1 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: data_ch1
Info: TB_Gen: conduit_end found: data_ch1
Info: get_instance_interface_property nios_inst data_ch1 CLASS_NAME
Info: add_instance nios_inst_data_ch1_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_data_ch1_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst data_ch1 associatedClock
Info: get_instance_interface_parameter_value nios_inst data_ch1 associatedReset
Info: get_instance_interface_ports nios_inst data_ch1
Info: get_instance_interface_port_property nios_inst data_ch1 data_ch1_export ROLE
Info: get_instance_interface_port_property nios_inst data_ch1 data_ch1_export WIDTH
Info: get_instance_interface_port_property nios_inst data_ch1 data_ch1_export DIRECTION
Info: set_instance_parameter_value nios_inst_data_ch1_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_data_ch1_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_data_ch1_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_data_ch1_bfm SIGNAL_WIDTHS 10
Info: set_instance_parameter_value nios_inst_data_ch1_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property nios_inst_data_ch1_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst data_ch1 CLASS_NAME
Info: get_instance_interfaces nios_inst_data_ch1_bfm
Info: get_instance_interface_property nios_inst_data_ch1_bfm conduit CLASS_NAME
Info: add_connection nios_inst_data_ch1_bfm.conduit nios_inst.data_ch1
Info: get_instance_interface_property nios_inst uart CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: uart
Info: TB_Gen: conduit_end found: uart
Info: get_instance_interface_property nios_inst uart CLASS_NAME
Info: add_instance nios_inst_uart_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_uart_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst uart associatedClock
Info: get_instance_interface_parameter_value nios_inst uart associatedReset
Info: get_instance_interface_ports nios_inst uart
Info: get_instance_interface_port_property nios_inst uart uart_rxd ROLE
Info: get_instance_interface_port_property nios_inst uart uart_rxd WIDTH
Info: get_instance_interface_port_property nios_inst uart uart_rxd DIRECTION
Info: get_instance_interface_port_property nios_inst uart uart_txd ROLE
Info: get_instance_interface_port_property nios_inst uart uart_txd WIDTH
Info: get_instance_interface_port_property nios_inst uart uart_txd DIRECTION
Info: set_instance_parameter_value nios_inst_uart_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_uart_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_uart_bfm SIGNAL_ROLES rxd txd
Info: set_instance_parameter_value nios_inst_uart_bfm SIGNAL_WIDTHS 1 1
Info: set_instance_parameter_value nios_inst_uart_bfm SIGNAL_DIRECTIONS output input
Info: get_instance_property nios_inst_uart_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst uart CLASS_NAME
Info: get_instance_interfaces nios_inst_uart_bfm
Info: get_instance_interface_property nios_inst_uart_bfm conduit CLASS_NAME
Info: add_connection nios_inst_uart_bfm.conduit nios_inst.uart
Info: get_instance_interface_property nios_inst data_ch9 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: data_ch9
Info: TB_Gen: conduit_end found: data_ch9
Info: get_instance_interface_property nios_inst data_ch9 CLASS_NAME
Info: add_instance nios_inst_data_ch9_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_data_ch9_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst data_ch9 associatedClock
Info: get_instance_interface_parameter_value nios_inst data_ch9 associatedReset
Info: get_instance_interface_ports nios_inst data_ch9
Info: get_instance_interface_port_property nios_inst data_ch9 data_ch9_export ROLE
Info: get_instance_interface_port_property nios_inst data_ch9 data_ch9_export WIDTH
Info: get_instance_interface_port_property nios_inst data_ch9 data_ch9_export DIRECTION
Info: set_instance_parameter_value nios_inst_data_ch9_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_data_ch9_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_data_ch9_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_data_ch9_bfm SIGNAL_WIDTHS 10
Info: set_instance_parameter_value nios_inst_data_ch9_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property nios_inst_data_ch9_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst data_ch9 CLASS_NAME
Info: get_instance_interfaces nios_inst_data_ch9_bfm
Info: get_instance_interface_property nios_inst_data_ch9_bfm conduit CLASS_NAME
Info: add_connection nios_inst_data_ch9_bfm.conduit nios_inst.data_ch9
Info: get_instance_interface_property nios_inst spi CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: spi
Info: TB_Gen: conduit_end found: spi
Info: get_instance_interface_property nios_inst spi CLASS_NAME
Info: add_instance nios_inst_spi_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_spi_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst spi associatedClock
Info: get_instance_interface_parameter_value nios_inst spi associatedReset
Info: get_instance_interface_ports nios_inst spi
Info: get_instance_interface_port_property nios_inst spi spi_MISO ROLE
Info: get_instance_interface_port_property nios_inst spi spi_MISO WIDTH
Info: get_instance_interface_port_property nios_inst spi spi_MISO DIRECTION
Info: get_instance_interface_port_property nios_inst spi spi_MOSI ROLE
Info: get_instance_interface_port_property nios_inst spi spi_MOSI WIDTH
Info: get_instance_interface_port_property nios_inst spi spi_MOSI DIRECTION
Info: get_instance_interface_port_property nios_inst spi spi_SCLK ROLE
Info: get_instance_interface_port_property nios_inst spi spi_SCLK WIDTH
Info: get_instance_interface_port_property nios_inst spi spi_SCLK DIRECTION
Info: get_instance_interface_port_property nios_inst spi spi_SS_n ROLE
Info: get_instance_interface_port_property nios_inst spi spi_SS_n WIDTH
Info: get_instance_interface_port_property nios_inst spi spi_SS_n DIRECTION
Info: set_instance_parameter_value nios_inst_spi_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_spi_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_spi_bfm SIGNAL_ROLES MISO MOSI SCLK SS_n
Info: set_instance_parameter_value nios_inst_spi_bfm SIGNAL_WIDTHS 1 1 1 1
Info: set_instance_parameter_value nios_inst_spi_bfm SIGNAL_DIRECTIONS output input input input
Info: get_instance_property nios_inst_spi_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst spi CLASS_NAME
Info: get_instance_interfaces nios_inst_spi_bfm
Info: get_instance_interface_property nios_inst_spi_bfm conduit CLASS_NAME
Info: add_connection nios_inst_spi_bfm.conduit nios_inst.spi
Info: get_instance_interface_property nios_inst cmv_transmit_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: cmv_transmit_data
Info: TB_Gen: conduit_end found: cmv_transmit_data
Info: get_instance_interface_property nios_inst cmv_transmit_data CLASS_NAME
Info: add_instance nios_inst_cmv_transmit_data_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_cmv_transmit_data_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst cmv_transmit_data associatedClock
Info: get_instance_interface_parameter_value nios_inst cmv_transmit_data associatedReset
Info: get_instance_interface_ports nios_inst cmv_transmit_data
Info: get_instance_interface_port_property nios_inst cmv_transmit_data cmv_transmit_data_export ROLE
Info: get_instance_interface_port_property nios_inst cmv_transmit_data cmv_transmit_data_export WIDTH
Info: get_instance_interface_port_property nios_inst cmv_transmit_data cmv_transmit_data_export DIRECTION
Info: set_instance_parameter_value nios_inst_cmv_transmit_data_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_cmv_transmit_data_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_cmv_transmit_data_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_cmv_transmit_data_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value nios_inst_cmv_transmit_data_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property nios_inst_cmv_transmit_data_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst cmv_transmit_data CLASS_NAME
Info: get_instance_interfaces nios_inst_cmv_transmit_data_bfm
Info: get_instance_interface_property nios_inst_cmv_transmit_data_bfm conduit CLASS_NAME
Info: add_connection nios_inst_cmv_transmit_data_bfm.conduit nios_inst.cmv_transmit_data
Info: get_instance_interface_property nios_inst sdram_controller CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: sdram_controller
Info: TB_Gen: conduit_end (for partner module) found: sdram_controller
Info: add_instance sdram_controller_my_partner altera_sdram_partner_module 
Info: set_instance_parameter_value sdram_controller_my_partner CAS_LATENCY 3
Info: set_instance_parameter_value sdram_controller_my_partner CONTR_NAME nios_sdram_controller
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_BANK_WIDTH 2
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_COL_WIDTH 8
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_DATA_WIDTH 16
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_NUM_CHIPSELECTS 1
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_ROW_WIDTH 12
Info: get_instance_interface_property nios_inst sdram_controller CLASS_NAME
Info: get_instance_interface_property sdram_controller_my_partner conduit CLASS_NAME
Info: get_instance_interface_property nios_inst sdram_controller CLASS_NAME
Info: get_instance_interface_property sdram_controller_my_partner conduit CLASS_NAME
Info: add_connection sdram_controller_my_partner.conduit nios_inst.sdram_controller
Info: get_instance_interface_property sdram_controller_my_partner clk CLASS_NAME
Info: get_instance_interface_property nios_inst clk CLASS_NAME
Info: get_instance_interface_property sdram_controller_my_partner clk CLASS_NAME
Info: get_instance_interfaces nios_inst_clk_bfm
Info: get_instance_interface_property nios_inst_clk_bfm clk CLASS_NAME
Info: add_connection nios_inst_clk_bfm.clk sdram_controller_my_partner.clk
Info: send_message Info TB_Gen: Saving testbench system: nios_tb.qsys
Info: TB_Gen: Saving testbench system: nios_tb.qsys
Info: save_system nios_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/nios_tb.qsys
Info: Done
Info: ip-generate --project-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/ --output-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/nios_tb/simulation/ --file-set=SIM_VHDL --report-file=html:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/nios_tb.html --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/nios_tb.qsys --report-file=csv:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios_tb.csv --report-file=spd:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios_tb.spd
Progress: Loading testbench/nios_tb.qsys
Progress: Reading input file
Progress: Adding nios_inst [nios 1.0]
Progress: Parameterizing module nios_inst
Progress: Adding nios_inst_clk_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module nios_inst_clk_bfm
Progress: Adding nios_inst_reset_bfm [altera_avalon_reset_source 13.0]
Progress: Parameterizing module nios_inst_reset_bfm
Progress: Adding nios_inst_data_clk_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module nios_inst_data_clk_bfm
Progress: Adding nios_inst_data_ctr_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module nios_inst_data_ctr_bfm
Progress: Adding nios_inst_data_ch1_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module nios_inst_data_ch1_bfm
Progress: Adding nios_inst_uart_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module nios_inst_uart_bfm
Progress: Adding nios_inst_data_ch9_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module nios_inst_data_ch9_bfm
Progress: Adding nios_inst_spi_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module nios_inst_spi_bfm
Progress: Adding nios_inst_cmv_transmit_data_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module nios_inst_cmv_transmit_data_bfm
Progress: Adding sdram_controller_my_partner [altera_sdram_partner_module 11.0]
Progress: Parameterizing module sdram_controller_my_partner
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_tb.nios_inst_clk_bfm: Elaborate: altera_clock_source
Info: nios_tb.nios_inst_clk_bfm:            $Revision: #1 $
Info: nios_tb.nios_inst_clk_bfm:            $Date: 2013/03/07 $
Info: nios_tb.nios_inst_reset_bfm: Elaborate: altera_reset_source
Info: nios_tb.nios_inst_reset_bfm:            $Revision: #1 $
Info: nios_tb.nios_inst_reset_bfm:            $Date: 2013/03/07 $
Info: nios_tb.nios_inst_reset_bfm: Reset is negatively asserted.
Info: nios_tb: Generating nios_tb "nios_tb" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 11 modules, 12 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 11 modules, 12 connections
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 52 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 25 modules, 101 connections
Info: merlin_domain_transform: After transform: 51 modules, 260 connections
Info: merlin_router_transform: After transform: 64 modules, 309 connections
Info: merlin_burst_transform: After transform: 65 modules, 312 connections
Info: reset_adaptation_transform: After transform: 67 modules, 261 connections
Info: merlin_network_to_switch_transform: After transform: 92 modules, 323 connections
Info: merlin_width_transform: After transform: 94 modules, 329 connections
Info: merlin_mm_transform: After transform: 94 modules, 329 connections
Info: merlin_interrupt_mapper_transform: After transform: 95 modules, 332 connections
Warning: nios_inst: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: nios_inst: "No matching role found for uart:s1:readyfordata (readyfordata)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios_inst: "nios_tb" instantiated nios "nios_inst"
Info: nios_inst_clk_bfm: "nios_tb" instantiated altera_avalon_clock_source "nios_inst_clk_bfm"
Info: nios_inst_reset_bfm: "nios_tb" instantiated altera_avalon_reset_source "nios_inst_reset_bfm"
Warning: nios_inst_data_clk_bfm: No files generated for fileset SIM_VHDL
Info: nios_inst_data_clk_bfm: "nios_tb" instantiated altera_conduit_bfm "nios_inst_data_clk_bfm"
Warning: nios_inst_data_ctr_bfm: No files generated for fileset SIM_VHDL
Info: nios_inst_data_ctr_bfm: "nios_tb" instantiated altera_conduit_bfm "nios_inst_data_ctr_bfm"
Warning: nios_inst_uart_bfm: No files generated for fileset SIM_VHDL
Info: nios_inst_uart_bfm: "nios_tb" instantiated altera_conduit_bfm "nios_inst_uart_bfm"
Warning: nios_inst_spi_bfm: No files generated for fileset SIM_VHDL
Info: nios_inst_spi_bfm: "nios_tb" instantiated altera_conduit_bfm "nios_inst_spi_bfm"
Warning: nios_inst_cmv_transmit_data_bfm: No files generated for fileset SIM_VHDL
Info: nios_inst_cmv_transmit_data_bfm: "nios_tb" instantiated altera_conduit_bfm "nios_inst_cmv_transmit_data_bfm"
Info: sdram_controller_my_partner: Starting RTL generation for partner module 'altera_sdram_partner_module'
Info: sdram_controller_my_partner:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module/ -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_sdram_partner_module -- C:/logicielge1/altera/13.0sp1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module//em_altera_sodimm.pl --output_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0073_sopcgen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --language=vhdl --sdram_data_width=16 --sdram_bank_width=2 --sdram_col_width=8 --sdram_row_width=12 --sdram_num_chipselects=1 --module_name=altera_sdram_partner_module --cas_latency=3]
Info: sdram_controller_my_partner: # 2016.06.13 14:20:46 (*) Starting SDRAM Simulation Partner Module generation
Info: sdram_controller_my_partner: Done RTL generation for module 'altera_sdram_partner_module'
Info: sdram_controller_my_partner: "nios_tb" instantiated altera_sdram_partner_module "sdram_controller_my_partner"
Info: data_ctr: Starting RTL generation for module 'nios_data_ctr'
Info: data_ctr:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_ctr --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0074_data_ctr_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0074_data_ctr_gen//nios_data_ctr_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0074_data_ctr_gen/  ]
Info: data_ctr: Done RTL generation for module 'nios_data_ctr'
Info: data_ctr: "nios_inst" instantiated altera_avalon_pio "data_ctr"
Info: CPU: Starting RTL generation for module 'nios_CPU'
Info: CPU:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_CPU --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0075_CPU_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0075_CPU_gen//nios_CPU_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0075_CPU_gen/    --bogus  ]
Info: CPU: # 2016.06.13 14:20:47 (*) Starting Nios II generation
Info: CPU: # 2016.06.13 14:20:47 (*)   Checking for plaintext license.
Info: CPU: # 2016.06.13 14:21:21 (*)   Plaintext license not found.
Info: CPU: # 2016.06.13 14:21:21 (*)   No license required to generate encrypted Nios II/e.
Info: CPU: # 2016.06.13 14:21:21 (*)   Elaborating CPU configuration settings
Info: CPU: # 2016.06.13 14:21:21 (*)   Creating all objects for CPU
Info: CPU: # 2016.06.13 14:21:24 (*)   Creating 'C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0075_CPU_gen//nios_CPU_nios2_waves.do'
Info: CPU: # 2016.06.13 14:21:24 (*)   Generating RTL from CPU objects
Info: CPU: # 2016.06.13 14:21:24 (*)   Creating plain-text RTL
Info: CPU: # 2016.06.13 14:21:29 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'nios_CPU'
Info: CPU: "nios_inst" instantiated altera_nios2_qsys "CPU"
Info: data_clk: Starting RTL generation for module 'nios_data_clk'
Info: data_clk:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_clk --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0076_data_clk_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0076_data_clk_gen//nios_data_clk_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0076_data_clk_gen/  ]
Info: data_clk: Done RTL generation for module 'nios_data_clk'
Info: data_clk: "nios_inst" instantiated altera_avalon_pio "data_clk"
Info: onchip_memory: Starting RTL generation for module 'nios_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0077_onchip_memory_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0077_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0077_onchip_memory_gen/  ]
Info: onchip_memory: Done RTL generation for module 'nios_onchip_memory'
Info: onchip_memory: "nios_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: jtag_uart: Starting RTL generation for module 'nios_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0078_jtag_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0078_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0078_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'nios_jtag_uart'
Info: jtag_uart: "nios_inst" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: uart: Starting RTL generation for module 'nios_uart'
Info: uart:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0079_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0079_uart_gen//nios_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0079_uart_gen/  ]
Info: uart: Done RTL generation for module 'nios_uart'
Info: uart: "nios_inst" instantiated altera_avalon_uart "uart"
Info: sdram_controller: Starting RTL generation for module 'nios_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sdram_controller --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0080_sdram_controller_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0080_sdram_controller_gen//nios_sdram_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0080_sdram_controller_gen/  ]
Info: sdram_controller: Done RTL generation for module 'nios_sdram_controller'
Info: sdram_controller: "nios_inst" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: spi: Starting RTL generation for module 'nios_spi'
Info: spi:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_spi --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0081_spi_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0081_spi_gen//nios_spi_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0081_spi_gen/  ]
Info: spi: Done RTL generation for module 'nios_spi'
Info: spi: "nios_inst" instantiated altera_avalon_spi "spi"
Info: cmv_transmit_data: Starting RTL generation for module 'nios_cmv_transmit_data'
Info: cmv_transmit_data:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cmv_transmit_data --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0082_cmv_transmit_data_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --vhdl --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0082_cmv_transmit_data_gen//nios_cmv_transmit_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0082_cmv_transmit_data_gen/  ]
Info: cmv_transmit_data: Done RTL generation for module 'nios_cmv_transmit_data'
Info: cmv_transmit_data: "nios_inst" instantiated altera_avalon_pio "cmv_transmit_data"
Info: CPU_instruction_master_translator: "nios_inst" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: onchip_memory_s1_translator: "nios_inst" instantiated altera_merlin_slave_translator "onchip_memory_s1_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "nios_inst" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: onchip_memory_s1_translator_avalon_universal_slave_0_agent: "nios_inst" instantiated altera_merlin_slave_agent "onchip_memory_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_inst" instantiated altera_avalon_sc_fifo "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_inst" instantiated altera_avalon_sc_fifo "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generated simulation model nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Info: sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: "nios_inst" instantiated altera_avalon_sc_fifo "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: addr_router: "nios_inst" instantiated altera_merlin_router "addr_router"
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: addr_router_001: "nios_inst" instantiated altera_merlin_router "addr_router_001"
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: id_router: "nios_inst" instantiated altera_merlin_router "id_router"
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: id_router_002: "nios_inst" instantiated altera_merlin_router "id_router_002"
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: id_router_007: "nios_inst" instantiated altera_merlin_router "id_router_007"
Info: burst_adapter: "nios_inst" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios_inst" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: cmd_xbar_demux: Generated simulation model nios_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "nios_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: cmd_xbar_demux_001: Generated simulation model nios_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "nios_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: cmd_xbar_mux: Generated simulation model nios_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "nios_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: rsp_xbar_demux: Generated simulation model nios_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "nios_inst" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_007: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: rsp_xbar_demux_007: Generated simulation model nios_rsp_xbar_demux_007.vho
Info: rsp_xbar_demux_007: "nios_inst" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_007"
Info: rsp_xbar_mux: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: rsp_xbar_mux: Generated simulation model nios_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "nios_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: rsp_xbar_mux_001: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: rsp_xbar_mux_001: Generated simulation model nios_rsp_xbar_mux_001.vho
Info: rsp_xbar_mux_001: "nios_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: width_adapter: "nios_inst" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/nios_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/nios_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/nios_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/nios_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: Generating VHDL simulation model
Warning: Can't contact license server "1718@geiione" -- this server will be ignored
Warning: Can't contact license server "1717@geiione" -- this server will be ignored
Warning: Can't contact license server "1800@geiione" -- this server will be ignored
Warning: Can't contact license server "1718@192.168.89.8" -- this server will be ignored
Warning: Can't contact license server "1717@192.168.89.8" -- this server will be ignored
Info: irq_mapper: Generated simulation model nios_irq_mapper.vho
Info: irq_mapper: "nios_inst" instantiated altera_irq_mapper "irq_mapper"
Info: nios_tb: Done nios_tb" with 42 modules, 240 files, 11284643 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios_tb.spd --output-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/
Info: Doing: ip-make-simscript --spd=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios_tb.spd --output-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	29 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/ --output-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/ --report-file=bsf:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.qsys
Progress: Loading nios/nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding data_ctr [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ctr
Progress: Adding data_ch1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ch1
Progress: Adding data_ch9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ch9
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding data_clk [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_clk
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_controller
Progress: Adding spi [altera_avalon_spi 13.0.1.99.2]
Progress: Parameterizing module spi
Progress: Adding cmv_transmit_data [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module cmv_transmit_data
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/ --output-directory=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.sopcinfo --report-file=html:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.html --report-file=qip:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/nios.qip --report-file=cmp:C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios.qsys --language=VHDL
Progress: Loading nios/nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding data_ctr [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ctr
Progress: Adding data_ch1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ch1
Progress: Adding data_ch9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_ch9
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding data_clk [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module data_clk
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding uart [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_controller
Progress: Adding spi [altera_avalon_spi 13.0.1.99.2]
Progress: Parameterizing module spi
Progress: Adding cmv_transmit_data [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module cmv_transmit_data
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 52 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 25 modules, 101 connections
Info: merlin_domain_transform: After transform: 51 modules, 260 connections
Info: merlin_router_transform: After transform: 64 modules, 309 connections
Info: merlin_burst_transform: After transform: 65 modules, 312 connections
Info: reset_adaptation_transform: After transform: 67 modules, 261 connections
Info: merlin_network_to_switch_transform: After transform: 92 modules, 323 connections
Info: merlin_width_transform: After transform: 94 modules, 329 connections
Info: merlin_mm_transform: After transform: 94 modules, 329 connections
Info: merlin_interrupt_mapper_transform: After transform: 95 modules, 332 connections
Warning: nios: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: nios: "No matching role found for uart:s1:readyfordata (readyfordata)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: data_ctr: Starting RTL generation for module 'nios_data_ctr'
Info: data_ctr:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_ctr --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0139_data_ctr_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0139_data_ctr_gen//nios_data_ctr_component_configuration.pl  --do_build_sim=0  ]
Info: data_ctr: Done RTL generation for module 'nios_data_ctr'
Info: data_ctr: "nios" instantiated altera_avalon_pio "data_ctr"
Info: CPU: Starting RTL generation for module 'nios_CPU'
Info: CPU:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_CPU --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0140_CPU_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0140_CPU_gen//nios_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2016.06.13 14:29:25 (*) Starting Nios II generation
Info: CPU: # 2016.06.13 14:29:25 (*)   Checking for plaintext license.
Info: CPU: # 2016.06.13 14:29:59 (*)   Plaintext license not found.
Info: CPU: # 2016.06.13 14:29:59 (*)   No license required to generate encrypted Nios II/e.
Info: CPU: # 2016.06.13 14:29:59 (*)   Elaborating CPU configuration settings
Info: CPU: # 2016.06.13 14:29:59 (*)   Creating all objects for CPU
Info: CPU: # 2016.06.13 14:30:02 (*)   Generating RTL from CPU objects
Info: CPU: # 2016.06.13 14:30:02 (*)   Creating plain-text RTL
Info: CPU: # 2016.06.13 14:30:06 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'nios_CPU'
Info: CPU: "nios" instantiated altera_nios2_qsys "CPU"
Info: data_clk: Starting RTL generation for module 'nios_data_clk'
Info: data_clk:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_data_clk --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0141_data_clk_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0141_data_clk_gen//nios_data_clk_component_configuration.pl  --do_build_sim=0  ]
Info: data_clk: Done RTL generation for module 'nios_data_clk'
Info: data_clk: "nios" instantiated altera_avalon_pio "data_clk"
Info: onchip_memory: Starting RTL generation for module 'nios_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0142_onchip_memory_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0142_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_onchip_memory'
Info: onchip_memory: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: jtag_uart: Starting RTL generation for module 'nios_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0143_jtag_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0143_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_jtag_uart'
Info: jtag_uart: "nios" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: uart: Starting RTL generation for module 'nios_uart'
Info: uart:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0144_uart_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0144_uart_gen//nios_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'nios_uart'
Info: uart: "nios" instantiated altera_avalon_uart "uart"
Info: sdram_controller: Starting RTL generation for module 'nios_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sdram_controller --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0145_sdram_controller_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0145_sdram_controller_gen//nios_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'nios_sdram_controller'
Info: sdram_controller: "nios" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: spi: Starting RTL generation for module 'nios_spi'
Info: spi:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_spi --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0146_spi_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0146_spi_gen//nios_spi_component_configuration.pl  --do_build_sim=0  ]
Info: spi: Done RTL generation for module 'nios_spi'
Info: spi: "nios" instantiated altera_avalon_spi "spi"
Info: cmv_transmit_data: Starting RTL generation for module 'nios_cmv_transmit_data'
Info: cmv_transmit_data:   Generation command is [exec C:/logicielge1/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/logicielge1/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/logicielge1/altera/13.0sp1/quartus/sopc_builder/bin -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/logicielge1/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cmv_transmit_data --dir=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0147_cmv_transmit_data_gen/ --quartus_dir=C:/logicielge1/altera/13.0sp1/quartus --verilog --config=C:/Users/innovlab/AppData/Local/Temp/alt6965_2984623204786693582.dir/0147_cmv_transmit_data_gen//nios_cmv_transmit_data_component_configuration.pl  --do_build_sim=0  ]
Info: cmv_transmit_data: Done RTL generation for module 'nios_cmv_transmit_data'
Info: cmv_transmit_data: "nios" instantiated altera_avalon_pio "cmv_transmit_data"
Info: CPU_instruction_master_translator: "nios" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: onchip_memory_s1_translator: "nios" instantiated altera_merlin_slave_translator "onchip_memory_s1_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "nios" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: onchip_memory_s1_translator_avalon_universal_slave_0_agent: "nios" instantiated altera_merlin_slave_agent "onchip_memory_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios" instantiated altera_avalon_sc_fifo "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios" instantiated altera_merlin_router "id_router"
Info: id_router_002: "nios" instantiated altera_merlin_router "id_router_002"
Info: id_router_007: "nios" instantiated altera_merlin_router "id_router_007"
Info: burst_adapter: "nios" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_007: "nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_007"
Info: rsp_xbar_mux: "nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "nios" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: nios: Done nios" with 31 modules, 175 files, 3472455 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
