Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 913f1e00fb6b4c169a74523dfe7a378c --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_tb_time_impl.sdf", for root module "top_tb/top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_tb_time_impl.sdf", for root module "top_tb/top".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.initial_stage
Compiling module xil_defaultlib.arctangent8
Compiling module xil_defaultlib.arctangent9
Compiling module xil_defaultlib.arctangent10
Compiling module xil_defaultlib.arctangent11
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.scaling_xin
Compiling module xil_defaultlib.arctangent0
Compiling module xil_defaultlib.arctangent1
Compiling module xil_defaultlib.arctangent2
Compiling module xil_defaultlib.arctangent3
Compiling module xil_defaultlib.arctangent4
Compiling module xil_defaultlib.arctangent5
Compiling module xil_defaultlib.arctangent6
Compiling module xil_defaultlib.arctangent7
Compiling module xil_defaultlib.arctan_top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_time_impl
