#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x11e639ca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11e661600 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x11e674430 .functor BUFZ 32, L_0x11e674390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11e613950_0 .net *"_ivl_0", 31 0, L_0x11e674390;  1 drivers
o0x120040040 .functor BUFZ 1, C4<z>; HiZ drive
v0x11e66c6c0_0 .net "clk", 0 0, o0x120040040;  0 drivers
o0x120040070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11e66c760_0 .net "data_address", 31 0, o0x120040070;  0 drivers
o0x1200400a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11e66c800_0 .net "data_read", 0 0, o0x1200400a0;  0 drivers
v0x11e66c8a0_0 .net "data_readdata", 31 0, L_0x11e674430;  1 drivers
o0x120040100 .functor BUFZ 1, C4<z>; HiZ drive
v0x11e66c990_0 .net "data_write", 0 0, o0x120040100;  0 drivers
o0x120040130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11e66ca30_0 .net "data_writedata", 31 0, o0x120040130;  0 drivers
v0x11e66cae0_0 .var/i "i", 31 0;
v0x11e66cb90 .array "ram", 0 65535, 31 0;
E_0x11e65d840 .event posedge, v0x11e66c6c0_0;
L_0x11e674390 .array/port v0x11e66cb90, o0x120040070;
S_0x11e65b380 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x11e64a5c0 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x11e6746a0 .functor BUFZ 32, L_0x11e674500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11e66cf70_0 .net *"_ivl_0", 31 0, L_0x11e674500;  1 drivers
v0x11e66d030_0 .net *"_ivl_3", 29 0, L_0x11e6745c0;  1 drivers
o0x120040340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11e66d0d0_0 .net "instr_address", 31 0, o0x120040340;  0 drivers
v0x11e66d170_0 .net "instr_readdata", 31 0, L_0x11e6746a0;  1 drivers
v0x11e66d220 .array "memory1", 0 65535, 31 0;
L_0x11e674500 .array/port v0x11e66d220, L_0x11e6745c0;
L_0x11e6745c0 .part o0x120040340, 0, 30;
S_0x11e66cd20 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x11e65b380;
 .timescale 0 0;
v0x11e66cee0_0 .var/i "i", 31 0;
S_0x11e64bed0 .scope module, "sw_tb" "sw_tb" 5 1;
 .timescale 0 0;
v0x11e673b50_0 .net "active", 0 0, v0x11e671ee0_0;  1 drivers
v0x11e673c00_0 .var "clk", 0 0;
v0x11e673c90_0 .var "clk_enable", 0 0;
v0x11e673d20_0 .net "data_address", 31 0, L_0x11e676bd0;  1 drivers
v0x11e673db0_0 .net "data_read", 0 0, L_0x11e675810;  1 drivers
v0x11e673e80_0 .var "data_readdata", 31 0;
v0x11e673f10_0 .net "data_write", 0 0, L_0x11e6757a0;  1 drivers
v0x11e673fc0_0 .net "data_writedata", 31 0, L_0x11e676580;  1 drivers
v0x11e674070_0 .net "instr_address", 31 0, L_0x11e677a70;  1 drivers
v0x11e6741a0_0 .var "instr_readdata", 31 0;
v0x11e674230_0 .net "register_v0", 31 0, L_0x11e676510;  1 drivers
v0x11e674300_0 .var "reset", 0 0;
S_0x11e66d330 .scope module, "dut" "mips_cpu_harvard" 5 58, 6 1 0, S_0x11e64bed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x11e6757a0 .functor BUFZ 1, L_0x11e675330, C4<0>, C4<0>, C4<0>;
L_0x11e675810 .functor BUFZ 1, L_0x11e675290, C4<0>, C4<0>, C4<0>;
L_0x11e675f00 .functor BUFZ 1, L_0x11e675160, C4<0>, C4<0>, C4<0>;
L_0x11e676580 .functor BUFZ 32, L_0x11e676420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11e676710 .functor BUFZ 32, L_0x11e676170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11e676bd0 .functor BUFZ 32, v0x11e66dc90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11e6773d0 .functor OR 1, L_0x11e677070, L_0x11e6772f0, C4<0>, C4<0>;
L_0x11e6775a0 .functor AND 1, L_0x11e677670, L_0x11e677950, C4<1>, C4<1>;
L_0x11e677a70 .functor BUFZ 32, v0x11e66f980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11e6710c0_0 .net *"_ivl_11", 4 0, L_0x11e675b00;  1 drivers
v0x11e671150_0 .net *"_ivl_13", 4 0, L_0x11e675ba0;  1 drivers
L_0x120078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e6711e0_0 .net/2u *"_ivl_26", 15 0, L_0x120078208;  1 drivers
v0x11e671270_0 .net *"_ivl_29", 15 0, L_0x11e6767c0;  1 drivers
L_0x120078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11e671300_0 .net/2u *"_ivl_36", 31 0, L_0x120078298;  1 drivers
v0x11e6713b0_0 .net *"_ivl_40", 31 0, L_0x11e676f20;  1 drivers
L_0x1200782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e671460_0 .net *"_ivl_43", 25 0, L_0x1200782e0;  1 drivers
L_0x120078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x11e671510_0 .net/2u *"_ivl_44", 31 0, L_0x120078328;  1 drivers
v0x11e6715c0_0 .net *"_ivl_46", 0 0, L_0x11e677070;  1 drivers
v0x11e6716d0_0 .net *"_ivl_48", 31 0, L_0x11e677150;  1 drivers
L_0x120078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e671770_0 .net *"_ivl_51", 25 0, L_0x120078370;  1 drivers
L_0x1200783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11e671820_0 .net/2u *"_ivl_52", 31 0, L_0x1200783b8;  1 drivers
v0x11e6718d0_0 .net *"_ivl_54", 0 0, L_0x11e6772f0;  1 drivers
v0x11e671970_0 .net *"_ivl_58", 31 0, L_0x11e677500;  1 drivers
L_0x120078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e671a20_0 .net *"_ivl_61", 25 0, L_0x120078400;  1 drivers
L_0x120078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e671ad0_0 .net/2u *"_ivl_62", 31 0, L_0x120078448;  1 drivers
v0x11e671b80_0 .net *"_ivl_64", 0 0, L_0x11e677670;  1 drivers
v0x11e671d10_0 .net *"_ivl_67", 5 0, L_0x11e677710;  1 drivers
L_0x120078490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x11e671da0_0 .net/2u *"_ivl_68", 5 0, L_0x120078490;  1 drivers
v0x11e671e40_0 .net *"_ivl_70", 0 0, L_0x11e677950;  1 drivers
v0x11e671ee0_0 .var "active", 0 0;
v0x11e671f80_0 .net "alu_control_out", 3 0, v0x11e66e0e0_0;  1 drivers
v0x11e672060_0 .net "alu_fcode", 5 0, L_0x11e676630;  1 drivers
v0x11e6720f0_0 .net "alu_op", 1 0, L_0x11e675600;  1 drivers
v0x11e672180_0 .net "alu_op1", 31 0, L_0x11e676710;  1 drivers
v0x11e672210_0 .net "alu_op2", 31 0, L_0x11e676a50;  1 drivers
v0x11e6722a0_0 .net "alu_out", 31 0, v0x11e66dc90_0;  1 drivers
v0x11e672350_0 .net "alu_src", 0 0, L_0x11e674f80;  1 drivers
v0x11e672400_0 .net "alu_z_flag", 0 0, L_0x11e676cc0;  1 drivers
v0x11e6724b0_0 .net "branch", 0 0, L_0x11e6753e0;  1 drivers
v0x11e672560_0 .net "clk", 0 0, v0x11e673c00_0;  1 drivers
v0x11e672630_0 .net "clk_enable", 0 0, v0x11e673c90_0;  1 drivers
v0x11e6726c0_0 .net "curr_addr", 31 0, v0x11e66f980_0;  1 drivers
v0x11e671c30_0 .net "curr_addr_p4", 31 0, L_0x11e676de0;  1 drivers
v0x11e672950_0 .net "data_address", 31 0, L_0x11e676bd0;  alias, 1 drivers
v0x11e6729e0_0 .net "data_read", 0 0, L_0x11e675810;  alias, 1 drivers
v0x11e672a70_0 .net "data_readdata", 31 0, v0x11e673e80_0;  1 drivers
v0x11e672b00_0 .net "data_write", 0 0, L_0x11e6757a0;  alias, 1 drivers
v0x11e672b90_0 .net "data_writedata", 31 0, L_0x11e676580;  alias, 1 drivers
v0x11e672c20_0 .net "instr_address", 31 0, L_0x11e677a70;  alias, 1 drivers
v0x11e672cd0_0 .net "instr_opcode", 5 0, L_0x11e674770;  1 drivers
v0x11e672d90_0 .net "instr_readdata", 31 0, v0x11e6741a0_0;  1 drivers
v0x11e672e30_0 .net "j_type", 0 0, L_0x11e6773d0;  1 drivers
v0x11e672ed0_0 .net "jr_type", 0 0, L_0x11e6775a0;  1 drivers
v0x11e672f70_0 .net "mem_read", 0 0, L_0x11e675290;  1 drivers
v0x11e673020_0 .net "mem_to_reg", 0 0, L_0x11e6750b0;  1 drivers
v0x11e6730d0_0 .net "mem_write", 0 0, L_0x11e675330;  1 drivers
v0x11e673180_0 .var "next_instr_addr", 31 0;
v0x11e673230_0 .net "offset", 31 0, L_0x11e6769b0;  1 drivers
v0x11e6732c0_0 .net "reg_a_read_data", 31 0, L_0x11e676170;  1 drivers
v0x11e673370_0 .net "reg_a_read_index", 4 0, L_0x11e6758c0;  1 drivers
v0x11e673420_0 .net "reg_b_read_data", 31 0, L_0x11e676420;  1 drivers
v0x11e6734d0_0 .net "reg_b_read_index", 4 0, L_0x11e6759a0;  1 drivers
v0x11e673580_0 .net "reg_dst", 0 0, L_0x11e674e90;  1 drivers
v0x11e673630_0 .net "reg_write", 0 0, L_0x11e675160;  1 drivers
v0x11e6736e0_0 .net "reg_write_data", 31 0, L_0x11e675d60;  1 drivers
v0x11e673790_0 .net "reg_write_enable", 0 0, L_0x11e675f00;  1 drivers
v0x11e673840_0 .net "reg_write_index", 4 0, L_0x11e675c40;  1 drivers
v0x11e6738f0_0 .net "register_v0", 31 0, L_0x11e676510;  alias, 1 drivers
v0x11e6739a0_0 .net "reset", 0 0, v0x11e674300_0;  1 drivers
E_0x11e66d670/0 .event edge, v0x11e66ee70_0, v0x11e66dd80_0, v0x11e671c30_0, v0x11e673230_0;
E_0x11e66d670/1 .event edge, v0x11e672e30_0, v0x11e672d90_0, v0x11e672ed0_0, v0x11e6704c0_0;
E_0x11e66d670 .event/or E_0x11e66d670/0, E_0x11e66d670/1;
L_0x11e674770 .part v0x11e6741a0_0, 26, 6;
L_0x11e6758c0 .part v0x11e6741a0_0, 21, 5;
L_0x11e6759a0 .part v0x11e6741a0_0, 16, 5;
L_0x11e675b00 .part v0x11e6741a0_0, 11, 5;
L_0x11e675ba0 .part v0x11e6741a0_0, 16, 5;
L_0x11e675c40 .functor MUXZ 5, L_0x11e675ba0, L_0x11e675b00, L_0x11e674e90, C4<>;
L_0x11e675d60 .functor MUXZ 32, v0x11e66dc90_0, v0x11e673e80_0, L_0x11e6750b0, C4<>;
L_0x11e676630 .part v0x11e6741a0_0, 0, 6;
L_0x11e6767c0 .part v0x11e6741a0_0, 0, 16;
L_0x11e6769b0 .concat [ 16 16 0 0], L_0x11e6767c0, L_0x120078208;
L_0x11e676a50 .functor MUXZ 32, L_0x11e676420, L_0x11e6769b0, L_0x11e674f80, C4<>;
L_0x11e676de0 .arith/sum 32, v0x11e66f980_0, L_0x120078298;
L_0x11e676f20 .concat [ 6 26 0 0], L_0x11e674770, L_0x1200782e0;
L_0x11e677070 .cmp/eq 32, L_0x11e676f20, L_0x120078328;
L_0x11e677150 .concat [ 6 26 0 0], L_0x11e674770, L_0x120078370;
L_0x11e6772f0 .cmp/eq 32, L_0x11e677150, L_0x1200783b8;
L_0x11e677500 .concat [ 6 26 0 0], L_0x11e674770, L_0x120078400;
L_0x11e677670 .cmp/eq 32, L_0x11e677500, L_0x120078448;
L_0x11e677710 .part v0x11e6741a0_0, 0, 6;
L_0x11e677950 .cmp/ne 6, L_0x11e677710, L_0x120078490;
S_0x11e66d6e0 .scope module, "cpu_alu" "alu" 6 112, 7 1 0, S_0x11e66d330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x120078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e66d9b0_0 .net/2u *"_ivl_0", 31 0, L_0x120078250;  1 drivers
v0x11e66da70_0 .net "control", 3 0, v0x11e66e0e0_0;  alias, 1 drivers
v0x11e66db20_0 .net "op1", 31 0, L_0x11e676710;  alias, 1 drivers
v0x11e66dbe0_0 .net "op2", 31 0, L_0x11e676a50;  alias, 1 drivers
v0x11e66dc90_0 .var "result", 31 0;
v0x11e66dd80_0 .net "z_flag", 0 0, L_0x11e676cc0;  alias, 1 drivers
E_0x11e66d950 .event edge, v0x11e66dbe0_0, v0x11e66db20_0, v0x11e66da70_0;
L_0x11e676cc0 .cmp/eq 32, v0x11e66dc90_0, L_0x120078250;
S_0x11e66dea0 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x11e66d330;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x11e66e0e0_0 .var "alu_control_out", 3 0;
v0x11e66e1a0_0 .net "alu_fcode", 5 0, L_0x11e676630;  alias, 1 drivers
v0x11e66e240_0 .net "alu_opcode", 1 0, L_0x11e675600;  alias, 1 drivers
E_0x11e66e0b0 .event edge, v0x11e66e240_0, v0x11e66e1a0_0;
S_0x11e66e350 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x11e66d330;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x11e674e90 .functor BUFZ 1, L_0x11e6749c0, C4<0>, C4<0>, C4<0>;
L_0x11e674f80 .functor OR 1, L_0x11e674ae0, L_0x11e674c40, C4<0>, C4<0>;
L_0x11e6750b0 .functor BUFZ 1, L_0x11e674ae0, C4<0>, C4<0>, C4<0>;
L_0x11e675160 .functor OR 1, L_0x11e6749c0, L_0x11e674ae0, C4<0>, C4<0>;
L_0x11e675290 .functor BUFZ 1, L_0x11e674ae0, C4<0>, C4<0>, C4<0>;
L_0x11e675330 .functor BUFZ 1, L_0x11e674c40, C4<0>, C4<0>, C4<0>;
L_0x11e6753e0 .functor BUFZ 1, L_0x11e674d80, C4<0>, C4<0>, C4<0>;
L_0x11e675510 .functor BUFZ 1, L_0x11e6749c0, C4<0>, C4<0>, C4<0>;
L_0x11e6756a0 .functor BUFZ 1, L_0x11e674d80, C4<0>, C4<0>, C4<0>;
v0x11e66e650_0 .net *"_ivl_0", 31 0, L_0x11e674890;  1 drivers
L_0x1200780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x11e66e700_0 .net/2u *"_ivl_12", 5 0, L_0x1200780e8;  1 drivers
L_0x120078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x11e66e7b0_0 .net/2u *"_ivl_16", 5 0, L_0x120078130;  1 drivers
L_0x120078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e66e870_0 .net *"_ivl_3", 25 0, L_0x120078010;  1 drivers
v0x11e66e920_0 .net *"_ivl_37", 0 0, L_0x11e675510;  1 drivers
L_0x120078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11e66ea10_0 .net/2u *"_ivl_4", 31 0, L_0x120078058;  1 drivers
v0x11e66eac0_0 .net *"_ivl_42", 0 0, L_0x11e6756a0;  1 drivers
L_0x1200780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x11e66eb70_0 .net/2u *"_ivl_8", 5 0, L_0x1200780a0;  1 drivers
v0x11e66ec20_0 .net "alu_op", 1 0, L_0x11e675600;  alias, 1 drivers
v0x11e66ed50_0 .net "alu_src", 0 0, L_0x11e674f80;  alias, 1 drivers
v0x11e66ede0_0 .net "beq", 0 0, L_0x11e674d80;  1 drivers
v0x11e66ee70_0 .net "branch", 0 0, L_0x11e6753e0;  alias, 1 drivers
v0x11e66ef00_0 .net "instr_opcode", 5 0, L_0x11e674770;  alias, 1 drivers
v0x11e66ef90_0 .var "jump", 0 0;
v0x11e66f020_0 .net "lw", 0 0, L_0x11e674ae0;  1 drivers
v0x11e66f0c0_0 .net "mem_read", 0 0, L_0x11e675290;  alias, 1 drivers
v0x11e66f160_0 .net "mem_to_reg", 0 0, L_0x11e6750b0;  alias, 1 drivers
v0x11e66f300_0 .net "mem_write", 0 0, L_0x11e675330;  alias, 1 drivers
v0x11e66f3a0_0 .net "r_format", 0 0, L_0x11e6749c0;  1 drivers
v0x11e66f440_0 .net "reg_dst", 0 0, L_0x11e674e90;  alias, 1 drivers
v0x11e66f4e0_0 .net "reg_write", 0 0, L_0x11e675160;  alias, 1 drivers
v0x11e66f580_0 .net "sw", 0 0, L_0x11e674c40;  1 drivers
L_0x11e674890 .concat [ 6 26 0 0], L_0x11e674770, L_0x120078010;
L_0x11e6749c0 .cmp/eq 32, L_0x11e674890, L_0x120078058;
L_0x11e674ae0 .cmp/eq 6, L_0x11e674770, L_0x1200780a0;
L_0x11e674c40 .cmp/eq 6, L_0x11e674770, L_0x1200780e8;
L_0x11e674d80 .cmp/eq 6, L_0x11e674770, L_0x120078130;
L_0x11e675600 .concat8 [ 1 1 0 0], L_0x11e6756a0, L_0x11e675510;
S_0x11e66f710 .scope module, "cpu_pc" "pc" 6 150, 10 1 0, S_0x11e66d330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x11e66f8d0_0 .net "clk", 0 0, v0x11e673c00_0;  alias, 1 drivers
v0x11e66f980_0 .var "curr_addr", 31 0;
v0x11e66fa30_0 .net "next_addr", 31 0, v0x11e673180_0;  1 drivers
v0x11e66faf0_0 .net "reset", 0 0, v0x11e674300_0;  alias, 1 drivers
E_0x11e66f880 .event posedge, v0x11e66f8d0_0;
S_0x11e66fbf0 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x11e66d330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x11e676170 .functor BUFZ 32, L_0x11e675fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11e676420 .functor BUFZ 32, L_0x11e676260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11e6708b0_2 .array/port v0x11e6708b0, 2;
L_0x11e676510 .functor BUFZ 32, v0x11e6708b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11e66ff60_0 .net *"_ivl_0", 31 0, L_0x11e675fb0;  1 drivers
v0x11e670000_0 .net *"_ivl_10", 6 0, L_0x11e676300;  1 drivers
L_0x1200781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e6700a0_0 .net *"_ivl_13", 1 0, L_0x1200781c0;  1 drivers
v0x11e670150_0 .net *"_ivl_2", 6 0, L_0x11e676050;  1 drivers
L_0x120078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11e670200_0 .net *"_ivl_5", 1 0, L_0x120078178;  1 drivers
v0x11e6702f0_0 .net *"_ivl_8", 31 0, L_0x11e676260;  1 drivers
v0x11e6703a0_0 .net "r_clk", 0 0, v0x11e673c00_0;  alias, 1 drivers
v0x11e670430_0 .net "r_clk_enable", 0 0, v0x11e673c90_0;  alias, 1 drivers
v0x11e6704c0_0 .net "read_data1", 31 0, L_0x11e676170;  alias, 1 drivers
v0x11e6705f0_0 .net "read_data2", 31 0, L_0x11e676420;  alias, 1 drivers
v0x11e6706a0_0 .net "read_reg1", 4 0, L_0x11e6758c0;  alias, 1 drivers
v0x11e670750_0 .net "read_reg2", 4 0, L_0x11e6759a0;  alias, 1 drivers
v0x11e670800_0 .net "register_v0", 31 0, L_0x11e676510;  alias, 1 drivers
v0x11e6708b0 .array "registers", 0 31, 31 0;
v0x11e670c50_0 .net "reset", 0 0, v0x11e674300_0;  alias, 1 drivers
v0x11e670d00_0 .net "write_control", 0 0, L_0x11e675f00;  alias, 1 drivers
v0x11e670d90_0 .net "write_data", 31 0, L_0x11e675d60;  alias, 1 drivers
v0x11e670f20_0 .net "write_reg", 4 0, L_0x11e675c40;  alias, 1 drivers
L_0x11e675fb0 .array/port v0x11e6708b0, L_0x11e676050;
L_0x11e676050 .concat [ 5 2 0 0], L_0x11e6758c0, L_0x120078178;
L_0x11e676260 .array/port v0x11e6708b0, L_0x11e676300;
L_0x11e676300 .concat [ 5 2 0 0], L_0x11e6759a0, L_0x1200781c0;
    .scope S_0x11e661600;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e66cae0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x11e66cae0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x11e66cae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e66cb90, 0, 4;
    %load/vec4 v0x11e66cae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11e66cae0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x11e661600;
T_1 ;
    %wait E_0x11e65d840;
    %load/vec4 v0x11e66c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x11e66ca30_0;
    %ix/getv 3, v0x11e66c760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e66cb90, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11e65b380;
T_2 ;
    %fork t_1, S_0x11e66cd20;
    %jmp t_0;
    .scope S_0x11e66cd20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11e66cee0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x11e66cee0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x11e66cee0_0;
    %store/vec4a v0x11e66d220, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11e66cee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x11e66cee0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e66d220, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e66d220, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e66d220, 4, 0;
    %end;
    .scope S_0x11e65b380;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x11e66fbf0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11e6708b0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x11e66fbf0;
T_4 ;
    %wait E_0x11e66f880;
    %load/vec4 v0x11e670c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x11e670430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x11e670d00_0;
    %load/vec4 v0x11e670f20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x11e670d90_0;
    %load/vec4 v0x11e670f20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11e6708b0, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11e66dea0;
T_5 ;
    %wait E_0x11e66e0b0;
    %load/vec4 v0x11e66e240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11e66e0e0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x11e66e240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x11e66e0e0_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x11e66e240_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x11e66e1a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11e66e0e0_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x11e66e0e0_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11e66e0e0_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x11e66e0e0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x11e66e0e0_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x11e66d6e0;
T_6 ;
    %wait E_0x11e66d950;
    %load/vec4 v0x11e66da70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11e66dc90_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x11e66db20_0;
    %load/vec4 v0x11e66dbe0_0;
    %and;
    %assign/vec4 v0x11e66dc90_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x11e66db20_0;
    %load/vec4 v0x11e66dbe0_0;
    %or;
    %assign/vec4 v0x11e66dc90_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x11e66db20_0;
    %load/vec4 v0x11e66dbe0_0;
    %add;
    %assign/vec4 v0x11e66dc90_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x11e66db20_0;
    %load/vec4 v0x11e66dbe0_0;
    %sub;
    %assign/vec4 v0x11e66dc90_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x11e66db20_0;
    %load/vec4 v0x11e66dbe0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x11e66dc90_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x11e66db20_0;
    %load/vec4 v0x11e66dbe0_0;
    %or;
    %inv;
    %assign/vec4 v0x11e66dc90_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x11e66f710;
T_7 ;
    %wait E_0x11e66f880;
    %load/vec4 v0x11e66faf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x11e66f980_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x11e66fa30_0;
    %assign/vec4 v0x11e66f980_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11e66d330;
T_8 ;
    %wait E_0x11e66d670;
    %load/vec4 v0x11e6724b0_0;
    %load/vec4 v0x11e672400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x11e671c30_0;
    %load/vec4 v0x11e673230_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x11e673180_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x11e672e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x11e671c30_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x11e672d90_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x11e673180_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x11e672ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x11e6732c0_0;
    %store/vec4 v0x11e673180_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x11e671c30_0;
    %store/vec4 v0x11e673180_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x11e64bed0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11e673c00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11e673c00_0;
    %inv;
    %store/vec4 v0x11e673c00_0, 0, 1;
    %delay 1, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x11e64bed0;
T_10 ;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x11e6741a0_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x11e673e80_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x11e6741a0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x11e673e80_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2890334312, 0, 32;
    %store/vec4 v0x11e6741a0_0, 0, 32;
    %load/vec4 v0x11e673f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 50 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_10.1 ;
    %load/vec4 v0x11e673db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 51 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x11e673d20_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 52 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x11e673d20_0 {0 0 0};
T_10.5 ;
    %load/vec4 v0x11e673fc0_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 53 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x11e673fc0_0 {0 0 0};
T_10.7 ;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
