part=xc7z010clg400-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.file=/home/fpicarras/Desktop/hwsw-IST-24-25/lab1/prof_sources/hls/axil_conv2D.cpp
syn.file=/home/fpicarras/Desktop/hwsw-IST-24-25/lab1/prof_sources/hls/axil_conv2D.h
tb.file=/home/fpicarras/Desktop/hwsw-IST-24-25/lab1/prof_sources/hls/tb_axil_conv2D.cpp
clock=10ns
clock_uncertainty=27%