\newcommand*{\articles} 
{
A\_180\_MHz\_0.8\_mu\_m\_BiCMOS\_modular\_memory\_family\_of\_DRAM\_and\_multiport\_SRAM-page1.pdf,
A\_200\_Mhz\_0.8-spl\_mu-m\_BiCMOS\_Modular\_Memory\_Family\_Of\_DRAM\_And\_Multiport\_SRAM-page1.pdf,
A\_5\_Gb-s\_9-port\_application\_specific\_SRAM\_with\_built-in\_self\_test-page1.pdf,
A\_BIST\_algorithm\_for\_bit-group\_write\_enable\_faults\_in\_SRAMs-page1.pdf,
A\_high\_speed\_embedded\_cache\_design\_with\_non-intrusive\_BIST-page1.pdf,
A\_new\_hardware\_fault\_insertion\_scheme\_for\_system\_diagnostics\_verification-page1.pdf,
A\_new\_procedure\_for\_weighted\_random\_built-in\_self-test-page1.pdf,
A\_scan-based\_BIST\_technique\_using\_pair-wise\_compare\_of\_identical\_components-page1.pdf,
A\_serial\_interfacing\_technique\_for\_built-in\_and\_external\_testing\_of\_embedded\_memories-page1.pdf,
Adapting\_an\_industrial\_memory\_BIST\_solution\_for\_testing\_CAMs-page1.pdf,
An\_embedded\_technique\_for\_at-speed\_interconnect\_testing-page1.pdf,
BIST\_of\_PCB\_interconnects\_using\_boundary\_scan\_architecture-page1.pdf,
Built-in\_self-test\_assuring\_system\_integrity-page1.pdf,
Combining\_Built-In\_Redundancy\_Analysis\_with\_ECC\_for\_Memory\_Testing-page1.pdf,
Complete-\_contactless\_I-O\_testing\_reaching\_the\_boundary\_in\_minimizing\_digital\_IC\_testing\_cost-page1.pdf,
Configurable\_BISR\_Chain\_For\_Fast\_Repair\_Data\_Loading-page1.pdf,
Implementing\_Design-for-Test\_within\_a\_Tile-Based\_Design\_Methodology\_-\_Challenges\_and\_Solutions-page1.pdf,
Improved\_Core\_Isolation\_and\_Access\_for\_Hierarchical\_Embedded\_Test-page1.pdf,
Low-Power\_Programmable\_PRPG\_With\_Test\_Compression\_Capabilities-page1.pdf,
MBIST\_Support\_for\_Reliable\_eMRAM\_Sensing-page1.pdf,
MBIST\_Supported\_Multi\_Step\_Trim\_for\_Reliable\_eMRAM\_Sensing-page1.pdf,
Memory\_repair\_logic\_sharing\_techniques\_and\_their\_impact\_on\_yield-page1.pdf,
OCI\_Open\_Compression\_Interface-page1.pdf,
Power-Aware\_At-Speed\_Scan\_Test\_Methodology\_for\_Circuits\_with\_Synchronous\_Clocks-page1.pdf,
Power\_Aware\_Embedded\_Test-page1.pdf,
Reducing\_Test\_Point\_Area\_for\_BIST\_through\_Greater\_Use\_of\_Functional\_Flip-Flops\_to\_Drive\_Control\_Points-page1.pdf,
ScanBist\_A\_Multi-frequency\_Scan-Based\_BIST\_Method-page1.pdf,
ScanBist\_a\_multifrequency\_scan-based\_BIST\_method-page1.pdf,
Scan\_testing\_of\_latch\_arrays-page1.pdf,
Serial\_interfacing\_for\_embedded-memory\_testing-page1.pdf,
Structural\_test\_with\_functional\_characteristics-page1.pdf,
Test\_Point\_Insertion\_with\_Control\_Points\_Driven\_by\_Existing\_Functional\_Flip-Flops-page1.pdf,
Test\_generator\_with\_preselected\_toggling\_for\_low\_power\_built-in\_self-test-page1.pdf,
Test\_point\_insertion\_using\_functional\_flip-flops\_to\_drive\_control\_points-page1.pdf,
Testability\_analysis\_and\_test-point\_insertion\_in\_RTL\_VHDL\_specifications\_for\_scan-based\_BIST-page1.pdf,
Transitioning\_eMRAM\_from\_Pilot\_Project\_to\_Volume\_Production-page1.pdf,
}
