//
// File created by:  xrun
// Do not modify this file
//
-XLMODE
./xcelium.d/run.lnx86.18.09.d
-RUNMODE
/home/xchen/projects/cpu/361/submission/fp/adder_1bit.v
/home/xchen/projects/cpu/361/submission/fp/adder_32bit.v
/home/xchen/projects/cpu/361/submission/fp/alu_control.v
/home/xchen/projects/cpu/361/submission/fp/extender.v
/home/xchen/projects/cpu/361/submission/fp/forwarding.v
/home/xchen/projects/cpu/361/submission/fp/half_adder.v
/home/xchen/projects/cpu/361/submission/fp/hazard_dect.v
/home/xchen/projects/cpu/361/submission/fp/main_control.v
/home/xchen/projects/cpu/361/submission/fp/mux_3_to_1.v
/home/xchen/projects/cpu/361/submission/fp/mux_nbit.v
/home/xchen/projects/cpu/361/submission/fp/or32_to_1.v
/home/xchen/projects/cpu/361/submission/fp/pp_ctrl.v
/home/xchen/projects/cpu/361/submission/fp/pp_top.v
/home/xchen/projects/cpu/361/submission/fp/register.v
/home/xchen/projects/cpu/361/submission/fp/register_file.v
/home/xchen/projects/cpu/361/submission/fp/sram_fix.v
/home/xchen/projects/cpu/361/submission/fp/stage1_if.v
/home/xchen/projects/cpu/361/submission/fp/stage2_id.v
/home/xchen/projects/cpu/361/submission/fp/stage3_ex.v
/home/xchen/projects/cpu/361/submission/fp/stage4_mem.v
/home/xchen/projects/cpu/361/submission/fp/stage5_wb.v
/home/xchen/projects/cpu/361/submission/fp/syncram_fix.v
/home/xchen/projects/cpu/361/submission/fp/xor_gate_nbit.v
/home/xchen/projects/cpu/361/submission/lib/or_gate.v
/home/xchen/projects/cpu/361/submission/lib/and_gate.v
/home/xchen/projects/cpu/361/submission/lib/not_gate.v
/home/xchen/projects/cpu/361/submission/lib/xor_gate.v
/home/xchen/projects/cpu/361/submission/lib/mux_32.v
/home/xchen/projects/cpu/361/submission/lib/nor_gate.v
/home/xchen/projects/cpu/361/submission/alu/ALU.v
/home/xchen/projects/cpu/361/submission/alu/mux8_1_1bit.v
/home/xchen/projects/cpu/361/submission/alu/mux.v
/home/xchen/projects/cpu/361/submission/alu/nor_32bit.v
/home/xchen/projects/cpu/361/submission/alu/SLT_signed.v
/home/xchen/projects/cpu/361/submission/alu/sll_32bit.v
/home/xchen/projects/cpu/361/submission/alu/SLT.v
/home/xchen/projects/cpu/361/submission/alu/or_gate_32.v
/home/xchen/projects/cpu/361/submission/alu/SUB_32bit.v
/home/xchen/projects/cpu/361/submission/alu/and_gate_32.v
/home/xchen/projects/cpu/361/submission/alu/full_adder_32bit.v
/home/xchen/projects/cpu/361/submission/alu/full_adder_1bit.v
pp_top_tb.sv
-CDSLIB
./xcelium.d/run.lnx86.18.09.d/cdsrun.lib
-HDLVAR
./xcelium.d/run.lnx86.18.09.d/hdlrun.var
-MESSAGES
-UPDATE
-XLLIBSTORE
./xcelium.d/run.lnx86.18.09.d/xllibs
-ALLOWUNBOUND
