<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › msm › mdp_hw.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mdp_hw.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* drivers/video/msm_fb/mdp_hw.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 QUALCOMM Incorporated</span>
<span class="cm"> * Copyright (C) 2007 Google Incorporated</span>
<span class="cm"> *</span>
<span class="cm"> * This software is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2, as published by the Free Software Foundation, and</span>
<span class="cm"> * may be copied, distributed, and modified under those terms.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _MDP_HW_H_</span>
<span class="cp">#define _MDP_HW_H_</span>

<span class="cp">#include &lt;mach/msm_iomap.h&gt;</span>
<span class="cp">#include &lt;mach/msm_fb.h&gt;</span>

<span class="k">struct</span> <span class="n">mdp_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mdp_device</span> <span class="n">mdp_dev</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span> <span class="n">__iomem</span> <span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
<span class="p">};</span>
<span class="k">struct</span> <span class="n">mdp_blit_req</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">mdp_device</span><span class="p">;</span>
<span class="kt">int</span> <span class="n">mdp_ppp_blit</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">mdp_info</span> <span class="o">*</span><span class="n">mdp</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mdp_blit_req</span> <span class="o">*</span><span class="n">req</span><span class="p">,</span>
		 <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">src_file</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">src_start</span><span class="p">,</span>
		 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">src_len</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">dst_file</span><span class="p">,</span>
		 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dst_start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dst_len</span><span class="p">);</span>
<span class="cp">#define mdp_writel(mdp, value, offset) writel(value, mdp-&gt;base + offset)</span>
<span class="cp">#define mdp_readl(mdp, offset) readl(mdp-&gt;base + offset)</span>

<span class="cp">#define MDP_SYNC_CONFIG_0                (0x00000)</span>
<span class="cp">#define MDP_SYNC_CONFIG_1                (0x00004)</span>
<span class="cp">#define MDP_SYNC_CONFIG_2                (0x00008)</span>
<span class="cp">#define MDP_SYNC_STATUS_0                (0x0000c)</span>
<span class="cp">#define MDP_SYNC_STATUS_1                (0x00010)</span>
<span class="cp">#define MDP_SYNC_STATUS_2                (0x00014)</span>
<span class="cp">#define MDP_SYNC_THRESH_0                (0x00018)</span>
<span class="cp">#define MDP_SYNC_THRESH_1                (0x0001c)</span>
<span class="cp">#define MDP_INTR_ENABLE                  (0x00020)</span>
<span class="cp">#define MDP_INTR_STATUS                  (0x00024)</span>
<span class="cp">#define MDP_INTR_CLEAR                   (0x00028)</span>
<span class="cp">#define MDP_DISPLAY0_START               (0x00030)</span>
<span class="cp">#define MDP_DISPLAY1_START               (0x00034)</span>
<span class="cp">#define MDP_DISPLAY_STATUS               (0x00038)</span>
<span class="cp">#define MDP_EBI2_LCD0                    (0x0003c)</span>
<span class="cp">#define MDP_EBI2_LCD1                    (0x00040)</span>
<span class="cp">#define MDP_DISPLAY0_ADDR                (0x00054)</span>
<span class="cp">#define MDP_DISPLAY1_ADDR                (0x00058)</span>
<span class="cp">#define MDP_EBI2_PORTMAP_MODE            (0x0005c)</span>
<span class="cp">#define MDP_MODE                         (0x00060)</span>
<span class="cp">#define MDP_TV_OUT_STATUS                (0x00064)</span>
<span class="cp">#define MDP_HW_VERSION                   (0x00070)</span>
<span class="cp">#define MDP_SW_RESET                     (0x00074)</span>
<span class="cp">#define MDP_AXI_ERROR_MASTER_STOP        (0x00078)</span>
<span class="cp">#define MDP_SEL_CLK_OR_HCLK_TEST_BUS     (0x0007c)</span>
<span class="cp">#define MDP_PRIMARY_VSYNC_OUT_CTRL       (0x00080)</span>
<span class="cp">#define MDP_SECONDARY_VSYNC_OUT_CTRL     (0x00084)</span>
<span class="cp">#define MDP_EXTERNAL_VSYNC_OUT_CTRL      (0x00088)</span>
<span class="cp">#define MDP_VSYNC_CTRL                   (0x0008c)</span>
<span class="cp">#define MDP_CGC_EN                       (0x00100)</span>
<span class="cp">#define MDP_CMD_STATUS                   (0x10008)</span>
<span class="cp">#define MDP_PROFILE_EN                   (0x10010)</span>
<span class="cp">#define MDP_PROFILE_COUNT                (0x10014)</span>
<span class="cp">#define MDP_DMA_START                    (0x10044)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD0            (0x10100)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD1            (0x10104)</span>
<span class="cp">#define MDP_COMMAND_CONFIG               (0x10104)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD2            (0x10108)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD3            (0x1010c)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD4            (0x10110)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD6            (0x10118)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD7            (0x1011c)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD8            (0x10120)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD9            (0x10124)</span>
<span class="cp">#define MDP_PPP_SOURCE_CONFIG            (0x10124)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD10           (0x10128)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD11           (0x1012c)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD12           (0x10130)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD13           (0x10134)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD14           (0x10138)</span>
<span class="cp">#define MDP_PPP_OPERATION_CONFIG         (0x10138)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD15           (0x1013c)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD16           (0x10140)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD17           (0x10144)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD18           (0x10148)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD19           (0x1014c)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD20           (0x10150)</span>
<span class="cp">#define MDP_PPP_DESTINATION_CONFIG       (0x10150)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD21           (0x10154)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD22           (0x10158)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD23           (0x1015c)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD24           (0x10160)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD25           (0x10164)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD26           (0x10168)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD27           (0x1016c)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD29           (0x10174)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD30           (0x10178)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD31           (0x1017c)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD32           (0x10180)</span>
<span class="cp">#define MDP_DMA_CONFIG                   (0x10180)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD33           (0x10184)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD34           (0x10188)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD35           (0x1018c)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD37           (0x10194)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD39           (0x1019c)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD40           (0x101a0)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD41           (0x101a4)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD43           (0x101ac)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD46           (0x101b8)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD47           (0x101bc)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD48           (0x101c0)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD49           (0x101c4)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD50           (0x101c8)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD51           (0x101cc)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD52           (0x101d0)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD53           (0x101d4)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD54           (0x101d8)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD55           (0x101dc)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD56           (0x101e0)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD57           (0x101e4)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD58           (0x101e8)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD59           (0x101ec)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD60           (0x101f0)</span>
<span class="cp">#define MDP_VSYNC_THRESHOLD              (0x101f0)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD61           (0x101f4)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD62           (0x101f8)</span>
<span class="cp">#define MDP_FULL_BYPASS_WORD63           (0x101fc)</span>
<span class="cp">#define MDP_TFETCH_TEST_MODE             (0x20004)</span>
<span class="cp">#define MDP_TFETCH_STATUS                (0x20008)</span>
<span class="cp">#define MDP_TFETCH_TILE_COUNT            (0x20010)</span>
<span class="cp">#define MDP_TFETCH_FETCH_COUNT           (0x20014)</span>
<span class="cp">#define MDP_TFETCH_CONSTANT_COLOR        (0x20040)</span>
<span class="cp">#define MDP_CSC_BYPASS                   (0x40004)</span>
<span class="cp">#define MDP_SCALE_COEFF_LSB              (0x5fffc)</span>
<span class="cp">#define MDP_TV_OUT_CTL                   (0xc0000)</span>
<span class="cp">#define MDP_TV_OUT_FIR_COEFF             (0xc0004)</span>
<span class="cp">#define MDP_TV_OUT_BUF_ADDR              (0xc0008)</span>
<span class="cp">#define MDP_TV_OUT_CC_DATA               (0xc000c)</span>
<span class="cp">#define MDP_TV_OUT_SOBEL                 (0xc0010)</span>
<span class="cp">#define MDP_TV_OUT_Y_CLAMP               (0xc0018)</span>
<span class="cp">#define MDP_TV_OUT_CB_CLAMP              (0xc001c)</span>
<span class="cp">#define MDP_TV_OUT_CR_CLAMP              (0xc0020)</span>
<span class="cp">#define MDP_TEST_MODE_CLK                (0xd0000)</span>
<span class="cp">#define MDP_TEST_MISR_RESET_CLK          (0xd0004)</span>
<span class="cp">#define MDP_TEST_EXPORT_MISR_CLK         (0xd0008)</span>
<span class="cp">#define MDP_TEST_MISR_CURR_VAL_CLK       (0xd000c)</span>
<span class="cp">#define MDP_TEST_MODE_HCLK               (0xd0100)</span>
<span class="cp">#define MDP_TEST_MISR_RESET_HCLK         (0xd0104)</span>
<span class="cp">#define MDP_TEST_EXPORT_MISR_HCLK        (0xd0108)</span>
<span class="cp">#define MDP_TEST_MISR_CURR_VAL_HCLK      (0xd010c)</span>
<span class="cp">#define MDP_TEST_MODE_DCLK               (0xd0200)</span>
<span class="cp">#define MDP_TEST_MISR_RESET_DCLK         (0xd0204)</span>
<span class="cp">#define MDP_TEST_EXPORT_MISR_DCLK        (0xd0208)</span>
<span class="cp">#define MDP_TEST_MISR_CURR_VAL_DCLK      (0xd020c)</span>
<span class="cp">#define MDP_TEST_CAPTURED_DCLK           (0xd0210)</span>
<span class="cp">#define MDP_TEST_MISR_CAPT_VAL_DCLK      (0xd0214)</span>
<span class="cp">#define MDP_LCDC_CTL                     (0xe0000)</span>
<span class="cp">#define MDP_LCDC_HSYNC_CTL               (0xe0004)</span>
<span class="cp">#define MDP_LCDC_VSYNC_CTL               (0xe0008)</span>
<span class="cp">#define MDP_LCDC_ACTIVE_HCTL             (0xe000c)</span>
<span class="cp">#define MDP_LCDC_ACTIVE_VCTL             (0xe0010)</span>
<span class="cp">#define MDP_LCDC_BORDER_CLR              (0xe0014)</span>
<span class="cp">#define MDP_LCDC_H_BLANK                 (0xe0018)</span>
<span class="cp">#define MDP_LCDC_V_BLANK                 (0xe001c)</span>
<span class="cp">#define MDP_LCDC_UNDERFLOW_CLR           (0xe0020)</span>
<span class="cp">#define MDP_LCDC_HSYNC_SKEW              (0xe0024)</span>
<span class="cp">#define MDP_LCDC_TEST_CTL                (0xe0028)</span>
<span class="cp">#define MDP_LCDC_LINE_IRQ                (0xe002c)</span>
<span class="cp">#define MDP_LCDC_CTL_POLARITY            (0xe0030)</span>
<span class="cp">#define MDP_LCDC_DMA_CONFIG              (0xe1000)</span>
<span class="cp">#define MDP_LCDC_DMA_SIZE                (0xe1004)</span>
<span class="cp">#define MDP_LCDC_DMA_IBUF_ADDR           (0xe1008)</span>
<span class="cp">#define MDP_LCDC_DMA_IBUF_Y_STRIDE       (0xe100c)</span>


<span class="cp">#define MDP_DMA2_TERM 0x1</span>
<span class="cp">#define MDP_DMA3_TERM 0x2</span>
<span class="cp">#define MDP_PPP_TERM 0x3</span>

<span class="cm">/* MDP_INTR_ENABLE */</span>
<span class="cp">#define DL0_ROI_DONE           (1&lt;&lt;0)</span>
<span class="cp">#define DL1_ROI_DONE           (1&lt;&lt;1)</span>
<span class="cp">#define DL0_DMA2_TERM_DONE     (1&lt;&lt;2)</span>
<span class="cp">#define DL1_DMA2_TERM_DONE     (1&lt;&lt;3)</span>
<span class="cp">#define DL0_PPP_TERM_DONE      (1&lt;&lt;4)</span>
<span class="cp">#define DL1_PPP_TERM_DONE      (1&lt;&lt;5)</span>
<span class="cp">#define TV_OUT_DMA3_DONE       (1&lt;&lt;6)</span>
<span class="cp">#define TV_ENC_UNDERRUN        (1&lt;&lt;7)</span>
<span class="cp">#define DL0_FETCH_DONE         (1&lt;&lt;11)</span>
<span class="cp">#define DL1_FETCH_DONE         (1&lt;&lt;12)</span>

<span class="cp">#define MDP_PPP_BUSY_STATUS (DL0_ROI_DONE| \</span>
<span class="cp">			   DL1_ROI_DONE| \</span>
<span class="cp">			   DL0_PPP_TERM_DONE| \</span>
<span class="cp">			   DL1_PPP_TERM_DONE)</span>

<span class="cp">#define MDP_ANY_INTR_MASK (DL0_ROI_DONE| \</span>
<span class="cp">			   DL1_ROI_DONE| \</span>
<span class="cp">			   DL0_DMA2_TERM_DONE| \</span>
<span class="cp">			   DL1_DMA2_TERM_DONE| \</span>
<span class="cp">			   DL0_PPP_TERM_DONE| \</span>
<span class="cp">			   DL1_PPP_TERM_DONE| \</span>
<span class="cp">			   DL0_FETCH_DONE| \</span>
<span class="cp">			   DL1_FETCH_DONE| \</span>
<span class="cp">			   TV_ENC_UNDERRUN)</span>

<span class="cp">#define MDP_TOP_LUMA       16</span>
<span class="cp">#define MDP_TOP_CHROMA     0</span>
<span class="cp">#define MDP_BOTTOM_LUMA    19</span>
<span class="cp">#define MDP_BOTTOM_CHROMA  3</span>
<span class="cp">#define MDP_LEFT_LUMA      22</span>
<span class="cp">#define MDP_LEFT_CHROMA    6</span>
<span class="cp">#define MDP_RIGHT_LUMA     25</span>
<span class="cp">#define MDP_RIGHT_CHROMA   9</span>

<span class="cp">#define CLR_G 0x0</span>
<span class="cp">#define CLR_B 0x1</span>
<span class="cp">#define CLR_R 0x2</span>
<span class="cp">#define CLR_ALPHA 0x3</span>

<span class="cp">#define CLR_Y  CLR_G</span>
<span class="cp">#define CLR_CB CLR_B</span>
<span class="cp">#define CLR_CR CLR_R</span>

<span class="cm">/* from lsb to msb */</span>
<span class="cp">#define MDP_GET_PACK_PATTERN(a, x, y, z, bit) \</span>
<span class="cp">	(((a)&lt;&lt;(bit*3))|((x)&lt;&lt;(bit*2))|((y)&lt;&lt;bit)|(z))</span>

<span class="cm">/* MDP_SYNC_CONFIG_0/1/2 */</span>
<span class="cp">#define MDP_SYNCFG_HGT_LOC 22</span>
<span class="cp">#define MDP_SYNCFG_VSYNC_EXT_EN (1&lt;&lt;21)</span>
<span class="cp">#define MDP_SYNCFG_VSYNC_INT_EN (1&lt;&lt;20)</span>

<span class="cm">/* MDP_SYNC_THRESH_0 */</span>
<span class="cp">#define MDP_PRIM_BELOW_LOC 0</span>
<span class="cp">#define MDP_PRIM_ABOVE_LOC 8</span>

<span class="cm">/* MDP_{PRIMARY,SECONDARY,EXTERNAL}_VSYNC_OUT_CRL */</span>
<span class="cp">#define VSYNC_PULSE_EN (1&lt;&lt;31)</span>
<span class="cp">#define VSYNC_PULSE_INV (1&lt;&lt;30)</span>

<span class="cm">/* MDP_VSYNC_CTRL */</span>
<span class="cp">#define DISP0_VSYNC_MAP_VSYNC0 0</span>
<span class="cp">#define DISP0_VSYNC_MAP_VSYNC1 (1&lt;&lt;0)</span>
<span class="cp">#define DISP0_VSYNC_MAP_VSYNC2 ((1&lt;&lt;0)|(1&lt;&lt;1))</span>

<span class="cp">#define DISP1_VSYNC_MAP_VSYNC0 0</span>
<span class="cp">#define DISP1_VSYNC_MAP_VSYNC1 (1&lt;&lt;2)</span>
<span class="cp">#define DISP1_VSYNC_MAP_VSYNC2 ((1&lt;&lt;2)|(1&lt;&lt;3))</span>

<span class="cp">#define PRIMARY_LCD_SYNC_EN (1&lt;&lt;4)</span>
<span class="cp">#define PRIMARY_LCD_SYNC_DISABLE 0</span>

<span class="cp">#define SECONDARY_LCD_SYNC_EN (1&lt;&lt;5)</span>
<span class="cp">#define SECONDARY_LCD_SYNC_DISABLE 0</span>

<span class="cp">#define EXTERNAL_LCD_SYNC_EN (1&lt;&lt;6)</span>
<span class="cp">#define EXTERNAL_LCD_SYNC_DISABLE 0</span>

<span class="cm">/* MDP_VSYNC_THRESHOLD / MDP_FULL_BYPASS_WORD60 */</span>
<span class="cp">#define VSYNC_THRESHOLD_ABOVE_LOC 0</span>
<span class="cp">#define VSYNC_THRESHOLD_BELOW_LOC 16</span>
<span class="cp">#define VSYNC_ANTI_TEAR_EN (1&lt;&lt;31)</span>

<span class="cm">/* MDP_COMMAND_CONFIG / MDP_FULL_BYPASS_WORD1 */</span>
<span class="cp">#define MDP_CMD_DBGBUS_EN (1&lt;&lt;0)</span>

<span class="cm">/* MDP_PPP_SOURCE_CONFIG / MDP_FULL_BYPASS_WORD9&amp;53 */</span>
<span class="cp">#define PPP_SRC_C0G_8BIT ((1&lt;&lt;1)|(1&lt;&lt;0))</span>
<span class="cp">#define PPP_SRC_C1B_8BIT ((1&lt;&lt;3)|(1&lt;&lt;2))</span>
<span class="cp">#define PPP_SRC_C2R_8BIT ((1&lt;&lt;5)|(1&lt;&lt;4))</span>
<span class="cp">#define PPP_SRC_C3A_8BIT ((1&lt;&lt;7)|(1&lt;&lt;6))</span>

<span class="cp">#define PPP_SRC_C0G_6BIT (1&lt;&lt;1)</span>
<span class="cp">#define PPP_SRC_C1B_6BIT (1&lt;&lt;3)</span>
<span class="cp">#define PPP_SRC_C2R_6BIT (1&lt;&lt;5)</span>

<span class="cp">#define PPP_SRC_C0G_5BIT (1&lt;&lt;0)</span>
<span class="cp">#define PPP_SRC_C1B_5BIT (1&lt;&lt;2)</span>
<span class="cp">#define PPP_SRC_C2R_5BIT (1&lt;&lt;4)</span>

<span class="cp">#define PPP_SRC_C3ALPHA_EN (1&lt;&lt;8)</span>

<span class="cp">#define PPP_SRC_BPP_1BYTES 0</span>
<span class="cp">#define PPP_SRC_BPP_2BYTES (1&lt;&lt;9)</span>
<span class="cp">#define PPP_SRC_BPP_3BYTES (1&lt;&lt;10)</span>
<span class="cp">#define PPP_SRC_BPP_4BYTES ((1&lt;&lt;10)|(1&lt;&lt;9))</span>

<span class="cp">#define PPP_SRC_BPP_ROI_ODD_X (1&lt;&lt;11)</span>
<span class="cp">#define PPP_SRC_BPP_ROI_ODD_Y (1&lt;&lt;12)</span>
<span class="cp">#define PPP_SRC_INTERLVD_2COMPONENTS (1&lt;&lt;13)</span>
<span class="cp">#define PPP_SRC_INTERLVD_3COMPONENTS (1&lt;&lt;14)</span>
<span class="cp">#define PPP_SRC_INTERLVD_4COMPONENTS ((1&lt;&lt;14)|(1&lt;&lt;13))</span>


<span class="cm">/* RGB666 unpack format</span>
<span class="cm">** TIGHT means R6+G6+B6 together</span>
<span class="cm">** LOOSE means R6+2 +G6+2+ B6+2 (with MSB)</span>
<span class="cm">**          or 2+R6 +2+G6 +2+B6 (with LSB)</span>
<span class="cm">*/</span>
<span class="cp">#define PPP_SRC_PACK_TIGHT (1&lt;&lt;17)</span>
<span class="cp">#define PPP_SRC_PACK_LOOSE 0</span>
<span class="cp">#define PPP_SRC_PACK_ALIGN_LSB 0</span>
<span class="cp">#define PPP_SRC_PACK_ALIGN_MSB (1&lt;&lt;18)</span>

<span class="cp">#define PPP_SRC_PLANE_INTERLVD 0</span>
<span class="cp">#define PPP_SRC_PLANE_PSEUDOPLNR (1&lt;&lt;20)</span>

<span class="cp">#define PPP_SRC_WMV9_MODE (1&lt;&lt;21)</span>

<span class="cm">/* MDP_PPP_OPERATION_CONFIG / MDP_FULL_BYPASS_WORD14 */</span>
<span class="cp">#define PPP_OP_SCALE_X_ON (1&lt;&lt;0)</span>
<span class="cp">#define PPP_OP_SCALE_Y_ON (1&lt;&lt;1)</span>

<span class="cp">#define PPP_OP_CONVERT_RGB2YCBCR 0</span>
<span class="cp">#define PPP_OP_CONVERT_YCBCR2RGB (1&lt;&lt;2)</span>
<span class="cp">#define PPP_OP_CONVERT_ON (1&lt;&lt;3)</span>

<span class="cp">#define PPP_OP_CONVERT_MATRIX_PRIMARY 0</span>
<span class="cp">#define PPP_OP_CONVERT_MATRIX_SECONDARY (1&lt;&lt;4)</span>

<span class="cp">#define PPP_OP_LUT_C0_ON (1&lt;&lt;5)</span>
<span class="cp">#define PPP_OP_LUT_C1_ON (1&lt;&lt;6)</span>
<span class="cp">#define PPP_OP_LUT_C2_ON (1&lt;&lt;7)</span>

<span class="cm">/* rotate or blend enable */</span>
<span class="cp">#define PPP_OP_ROT_ON (1&lt;&lt;8)</span>

<span class="cp">#define PPP_OP_ROT_90 (1&lt;&lt;9)</span>
<span class="cp">#define PPP_OP_FLIP_LR (1&lt;&lt;10)</span>
<span class="cp">#define PPP_OP_FLIP_UD (1&lt;&lt;11)</span>

<span class="cp">#define PPP_OP_BLEND_ON (1&lt;&lt;12)</span>

<span class="cp">#define PPP_OP_BLEND_SRCPIXEL_ALPHA 0</span>
<span class="cp">#define PPP_OP_BLEND_DSTPIXEL_ALPHA (1&lt;&lt;13)</span>
<span class="cp">#define PPP_OP_BLEND_CONSTANT_ALPHA (1&lt;&lt;14)</span>
<span class="cp">#define PPP_OP_BLEND_SRCPIXEL_TRANSP ((1&lt;&lt;13)|(1&lt;&lt;14))</span>

<span class="cp">#define PPP_OP_BLEND_ALPHA_BLEND_NORMAL 0</span>
<span class="cp">#define PPP_OP_BLEND_ALPHA_BLEND_REVERSE (1&lt;&lt;15)</span>

<span class="cp">#define PPP_OP_DITHER_EN (1&lt;&lt;16)</span>

<span class="cp">#define PPP_OP_COLOR_SPACE_RGB 0</span>
<span class="cp">#define PPP_OP_COLOR_SPACE_YCBCR (1&lt;&lt;17)</span>

<span class="cp">#define PPP_OP_SRC_CHROMA_RGB 0</span>
<span class="cp">#define PPP_OP_SRC_CHROMA_H2V1 (1&lt;&lt;18)</span>
<span class="cp">#define PPP_OP_SRC_CHROMA_H1V2 (1&lt;&lt;19)</span>
<span class="cp">#define PPP_OP_SRC_CHROMA_420 ((1&lt;&lt;18)|(1&lt;&lt;19))</span>
<span class="cp">#define PPP_OP_SRC_CHROMA_COSITE 0</span>
<span class="cp">#define PPP_OP_SRC_CHROMA_OFFSITE (1&lt;&lt;20)</span>

<span class="cp">#define PPP_OP_DST_CHROMA_RGB 0</span>
<span class="cp">#define PPP_OP_DST_CHROMA_H2V1 (1&lt;&lt;21)</span>
<span class="cp">#define PPP_OP_DST_CHROMA_H1V2 (1&lt;&lt;22)</span>
<span class="cp">#define PPP_OP_DST_CHROMA_420 ((1&lt;&lt;21)|(1&lt;&lt;22))</span>
<span class="cp">#define PPP_OP_DST_CHROMA_COSITE 0</span>
<span class="cp">#define PPP_OP_DST_CHROMA_OFFSITE (1&lt;&lt;23)</span>

<span class="cp">#define PPP_BLEND_ALPHA_TRANSP (1&lt;&lt;24)</span>

<span class="cp">#define PPP_OP_BG_CHROMA_RGB 0</span>
<span class="cp">#define PPP_OP_BG_CHROMA_H2V1 (1&lt;&lt;25)</span>
<span class="cp">#define PPP_OP_BG_CHROMA_H1V2 (1&lt;&lt;26)</span>
<span class="cp">#define PPP_OP_BG_CHROMA_420 ((1&lt;&lt;25)|(1&lt;&lt;26))</span>
<span class="cp">#define PPP_OP_BG_CHROMA_SITE_COSITE 0</span>
<span class="cp">#define PPP_OP_BG_CHROMA_SITE_OFFSITE (1&lt;&lt;27)</span>

<span class="cm">/* MDP_PPP_DESTINATION_CONFIG / MDP_FULL_BYPASS_WORD20 */</span>
<span class="cp">#define PPP_DST_C0G_8BIT ((1&lt;&lt;0)|(1&lt;&lt;1))</span>
<span class="cp">#define PPP_DST_C1B_8BIT ((1&lt;&lt;3)|(1&lt;&lt;2))</span>
<span class="cp">#define PPP_DST_C2R_8BIT ((1&lt;&lt;5)|(1&lt;&lt;4))</span>
<span class="cp">#define PPP_DST_C3A_8BIT ((1&lt;&lt;7)|(1&lt;&lt;6))</span>

<span class="cp">#define PPP_DST_C0G_6BIT (1&lt;&lt;1)</span>
<span class="cp">#define PPP_DST_C1B_6BIT (1&lt;&lt;3)</span>
<span class="cp">#define PPP_DST_C2R_6BIT (1&lt;&lt;5)</span>

<span class="cp">#define PPP_DST_C0G_5BIT (1&lt;&lt;0)</span>
<span class="cp">#define PPP_DST_C1B_5BIT (1&lt;&lt;2)</span>
<span class="cp">#define PPP_DST_C2R_5BIT (1&lt;&lt;4)</span>

<span class="cp">#define PPP_DST_C3A_8BIT ((1&lt;&lt;7)|(1&lt;&lt;6))</span>
<span class="cp">#define PPP_DST_C3ALPHA_EN (1&lt;&lt;8)</span>

<span class="cp">#define PPP_DST_INTERLVD_2COMPONENTS (1&lt;&lt;9)</span>
<span class="cp">#define PPP_DST_INTERLVD_3COMPONENTS (1&lt;&lt;10)</span>
<span class="cp">#define PPP_DST_INTERLVD_4COMPONENTS ((1&lt;&lt;10)|(1&lt;&lt;9))</span>
<span class="cp">#define PPP_DST_INTERLVD_6COMPONENTS ((1&lt;&lt;11)|(1&lt;&lt;9))</span>

<span class="cp">#define PPP_DST_PACK_LOOSE 0</span>
<span class="cp">#define PPP_DST_PACK_TIGHT (1&lt;&lt;13)</span>
<span class="cp">#define PPP_DST_PACK_ALIGN_LSB 0</span>
<span class="cp">#define PPP_DST_PACK_ALIGN_MSB (1&lt;&lt;14)</span>

<span class="cp">#define PPP_DST_OUT_SEL_AXI 0</span>
<span class="cp">#define PPP_DST_OUT_SEL_MDDI (1&lt;&lt;15)</span>

<span class="cp">#define PPP_DST_BPP_2BYTES (1&lt;&lt;16)</span>
<span class="cp">#define PPP_DST_BPP_3BYTES (1&lt;&lt;17)</span>
<span class="cp">#define PPP_DST_BPP_4BYTES ((1&lt;&lt;17)|(1&lt;&lt;16))</span>

<span class="cp">#define PPP_DST_PLANE_INTERLVD 0</span>
<span class="cp">#define PPP_DST_PLANE_PLANAR (1&lt;&lt;18)</span>
<span class="cp">#define PPP_DST_PLANE_PSEUDOPLNR (1&lt;&lt;19)</span>

<span class="cp">#define PPP_DST_TO_TV (1&lt;&lt;20)</span>

<span class="cp">#define PPP_DST_MDDI_PRIMARY 0</span>
<span class="cp">#define PPP_DST_MDDI_SECONDARY (1&lt;&lt;21)</span>
<span class="cp">#define PPP_DST_MDDI_EXTERNAL (1&lt;&lt;22)</span>

<span class="cm">/* image configurations by image type */</span>
<span class="cp">#define PPP_CFG_MDP_RGB_565(dir)       (PPP_##dir##_C2R_5BIT | \</span>
<span class="cp">					PPP_##dir##_C0G_6BIT | \</span>
<span class="cp">					PPP_##dir##_C1B_5BIT | \</span>
<span class="cp">					PPP_##dir##_BPP_2BYTES | \</span>
<span class="cp">					PPP_##dir##_INTERLVD_3COMPONENTS | \</span>
<span class="cp">					PPP_##dir##_PACK_TIGHT | \</span>
<span class="cp">					PPP_##dir##_PACK_ALIGN_LSB | \</span>
<span class="cp">					PPP_##dir##_PLANE_INTERLVD)</span>

<span class="cp">#define PPP_CFG_MDP_RGB_888(dir)       (PPP_##dir##_C2R_8BIT | \</span>
<span class="cp">					PPP_##dir##_C0G_8BIT | \</span>
<span class="cp">					PPP_##dir##_C1B_8BIT | \</span>
<span class="cp">					PPP_##dir##_BPP_3BYTES | \</span>
<span class="cp">					PPP_##dir##_INTERLVD_3COMPONENTS | \</span>
<span class="cp">					PPP_##dir##_PACK_TIGHT | \</span>
<span class="cp">					PPP_##dir##_PACK_ALIGN_LSB | \</span>
<span class="cp">					PPP_##dir##_PLANE_INTERLVD)</span>

<span class="cp">#define PPP_CFG_MDP_ARGB_8888(dir)     (PPP_##dir##_C2R_8BIT | \</span>
<span class="cp">					PPP_##dir##_C0G_8BIT | \</span>
<span class="cp">					PPP_##dir##_C1B_8BIT | \</span>
<span class="cp">					PPP_##dir##_C3A_8BIT | \</span>
<span class="cp">					PPP_##dir##_C3ALPHA_EN | \</span>
<span class="cp">					PPP_##dir##_BPP_4BYTES | \</span>
<span class="cp">					PPP_##dir##_INTERLVD_4COMPONENTS | \</span>
<span class="cp">					PPP_##dir##_PACK_TIGHT | \</span>
<span class="cp">					PPP_##dir##_PACK_ALIGN_LSB | \</span>
<span class="cp">					PPP_##dir##_PLANE_INTERLVD)</span>

<span class="cp">#define PPP_CFG_MDP_XRGB_8888(dir) PPP_CFG_MDP_ARGB_8888(dir)</span>
<span class="cp">#define PPP_CFG_MDP_RGBA_8888(dir) PPP_CFG_MDP_ARGB_8888(dir)</span>
<span class="cp">#define PPP_CFG_MDP_BGRA_8888(dir) PPP_CFG_MDP_ARGB_8888(dir)</span>
<span class="cp">#define PPP_CFG_MDP_RGBX_8888(dir) PPP_CFG_MDP_ARGB_8888(dir)</span>

<span class="cp">#define PPP_CFG_MDP_Y_CBCR_H2V2(dir)   (PPP_##dir##_C2R_8BIT | \</span>
<span class="cp">					PPP_##dir##_C0G_8BIT | \</span>
<span class="cp">					PPP_##dir##_C1B_8BIT | \</span>
<span class="cp">					PPP_##dir##_C3A_8BIT | \</span>
<span class="cp">					PPP_##dir##_BPP_2BYTES | \</span>
<span class="cp">					PPP_##dir##_INTERLVD_2COMPONENTS | \</span>
<span class="cp">					PPP_##dir##_PACK_TIGHT | \</span>
<span class="cp">					PPP_##dir##_PACK_ALIGN_LSB | \</span>
<span class="cp">					PPP_##dir##_PLANE_PSEUDOPLNR)</span>

<span class="cp">#define PPP_CFG_MDP_Y_CRCB_H2V2(dir)	PPP_CFG_MDP_Y_CBCR_H2V2(dir)</span>

<span class="cp">#define PPP_CFG_MDP_YCRYCB_H2V1(dir)   (PPP_##dir##_C2R_8BIT | \</span>
<span class="cp">					PPP_##dir##_C0G_8BIT | \</span>
<span class="cp">					PPP_##dir##_C1B_8BIT | \</span>
<span class="cp">					PPP_##dir##_C3A_8BIT | \</span>
<span class="cp">					PPP_##dir##_BPP_2BYTES | \</span>
<span class="cp">					PPP_##dir##_INTERLVD_4COMPONENTS | \</span>
<span class="cp">					PPP_##dir##_PACK_TIGHT | \</span>
<span class="cp">					PPP_##dir##_PACK_ALIGN_LSB |\</span>
<span class="cp">					PPP_##dir##_PLANE_INTERLVD)</span>

<span class="cp">#define PPP_CFG_MDP_Y_CBCR_H2V1(dir)   (PPP_##dir##_C2R_8BIT | \</span>
<span class="cp">					PPP_##dir##_C0G_8BIT | \</span>
<span class="cp">					PPP_##dir##_C1B_8BIT | \</span>
<span class="cp">					PPP_##dir##_C3A_8BIT | \</span>
<span class="cp">					PPP_##dir##_BPP_2BYTES |   \</span>
<span class="cp">					PPP_##dir##_INTERLVD_2COMPONENTS |  \</span>
<span class="cp">					PPP_##dir##_PACK_TIGHT | \</span>
<span class="cp">					PPP_##dir##_PACK_ALIGN_LSB | \</span>
<span class="cp">					PPP_##dir##_PLANE_PSEUDOPLNR)</span>

<span class="cp">#define PPP_CFG_MDP_Y_CRCB_H2V1(dir)	PPP_CFG_MDP_Y_CBCR_H2V1(dir)</span>

<span class="cp">#define PPP_PACK_PATTERN_MDP_RGB_565 \</span>
<span class="cp">	MDP_GET_PACK_PATTERN(0, CLR_R, CLR_G, CLR_B, 8)</span>
<span class="cp">#define PPP_PACK_PATTERN_MDP_RGB_888 PPP_PACK_PATTERN_MDP_RGB_565</span>
<span class="cp">#define PPP_PACK_PATTERN_MDP_XRGB_8888 \</span>
<span class="cp">	MDP_GET_PACK_PATTERN(CLR_B, CLR_G, CLR_R, CLR_ALPHA, 8)</span>
<span class="cp">#define PPP_PACK_PATTERN_MDP_ARGB_8888 PPP_PACK_PATTERN_MDP_XRGB_8888</span>
<span class="cp">#define PPP_PACK_PATTERN_MDP_RGBA_8888 \</span>
<span class="cp">	MDP_GET_PACK_PATTERN(CLR_ALPHA, CLR_B, CLR_G, CLR_R, 8)</span>
<span class="cp">#define PPP_PACK_PATTERN_MDP_BGRA_8888 \</span>
<span class="cp">	MDP_GET_PACK_PATTERN(CLR_ALPHA, CLR_R, CLR_G, CLR_B, 8)</span>
<span class="cp">#define PPP_PACK_PATTERN_MDP_RGBX_8888 \</span>
<span class="cp">	MDP_GET_PACK_PATTERN(CLR_ALPHA, CLR_B, CLR_G, CLR_R, 8)</span>
<span class="cp">#define PPP_PACK_PATTERN_MDP_Y_CBCR_H2V1 \</span>
<span class="cp">	MDP_GET_PACK_PATTERN(0, 0, CLR_CB, CLR_CR, 8)</span>
<span class="cp">#define PPP_PACK_PATTERN_MDP_Y_CBCR_H2V2 PPP_PACK_PATTERN_MDP_Y_CBCR_H2V1</span>
<span class="cp">#define PPP_PACK_PATTERN_MDP_Y_CRCB_H2V1 \</span>
<span class="cp">	MDP_GET_PACK_PATTERN(0, 0, CLR_CR, CLR_CB, 8)</span>
<span class="cp">#define PPP_PACK_PATTERN_MDP_Y_CRCB_H2V2 PPP_PACK_PATTERN_MDP_Y_CRCB_H2V1</span>
<span class="cp">#define PPP_PACK_PATTERN_MDP_YCRYCB_H2V1 \</span>
<span class="cp">	MDP_GET_PACK_PATTERN(CLR_Y, CLR_R, CLR_Y, CLR_B, 8)</span>

<span class="cp">#define PPP_CHROMA_SAMP_MDP_RGB_565(dir) PPP_OP_##dir##_CHROMA_RGB</span>
<span class="cp">#define PPP_CHROMA_SAMP_MDP_RGB_888(dir) PPP_OP_##dir##_CHROMA_RGB</span>
<span class="cp">#define PPP_CHROMA_SAMP_MDP_XRGB_8888(dir) PPP_OP_##dir##_CHROMA_RGB</span>
<span class="cp">#define PPP_CHROMA_SAMP_MDP_ARGB_8888(dir) PPP_OP_##dir##_CHROMA_RGB</span>
<span class="cp">#define PPP_CHROMA_SAMP_MDP_RGBA_8888(dir) PPP_OP_##dir##_CHROMA_RGB</span>
<span class="cp">#define PPP_CHROMA_SAMP_MDP_BGRA_8888(dir) PPP_OP_##dir##_CHROMA_RGB</span>
<span class="cp">#define PPP_CHROMA_SAMP_MDP_RGBX_8888(dir) PPP_OP_##dir##_CHROMA_RGB</span>
<span class="cp">#define PPP_CHROMA_SAMP_MDP_Y_CBCR_H2V1(dir) PPP_OP_##dir##_CHROMA_H2V1</span>
<span class="cp">#define PPP_CHROMA_SAMP_MDP_Y_CBCR_H2V2(dir) PPP_OP_##dir##_CHROMA_420</span>
<span class="cp">#define PPP_CHROMA_SAMP_MDP_Y_CRCB_H2V1(dir) PPP_OP_##dir##_CHROMA_H2V1</span>
<span class="cp">#define PPP_CHROMA_SAMP_MDP_Y_CRCB_H2V2(dir) PPP_OP_##dir##_CHROMA_420</span>
<span class="cp">#define PPP_CHROMA_SAMP_MDP_YCRYCB_H2V1(dir) PPP_OP_##dir##_CHROMA_H2V1</span>

<span class="cm">/* Helpful array generation macros */</span>
<span class="cp">#define PPP_ARRAY0(name) \</span>
<span class="cp">	[MDP_RGB_565] = PPP_##name##_MDP_RGB_565,\</span>
<span class="cp">	[MDP_RGB_888] = PPP_##name##_MDP_RGB_888,\</span>
<span class="cp">	[MDP_XRGB_8888] = PPP_##name##_MDP_XRGB_8888,\</span>
<span class="cp">	[MDP_ARGB_8888] = PPP_##name##_MDP_ARGB_8888,\</span>
<span class="cp">	[MDP_RGBA_8888] = PPP_##name##_MDP_RGBA_8888,\</span>
<span class="cp">	[MDP_BGRA_8888] = PPP_##name##_MDP_BGRA_8888,\</span>
<span class="cp">	[MDP_RGBX_8888] = PPP_##name##_MDP_RGBX_8888,\</span>
<span class="cp">	[MDP_Y_CBCR_H2V1] = PPP_##name##_MDP_Y_CBCR_H2V1,\</span>
<span class="cp">	[MDP_Y_CBCR_H2V2] = PPP_##name##_MDP_Y_CBCR_H2V2,\</span>
<span class="cp">	[MDP_Y_CRCB_H2V1] = PPP_##name##_MDP_Y_CRCB_H2V1,\</span>
<span class="cp">	[MDP_Y_CRCB_H2V2] = PPP_##name##_MDP_Y_CRCB_H2V2,\</span>
<span class="cp">	[MDP_YCRYCB_H2V1] = PPP_##name##_MDP_YCRYCB_H2V1</span>

<span class="cp">#define PPP_ARRAY1(name, dir) \</span>
<span class="cp">	[MDP_RGB_565] = PPP_##name##_MDP_RGB_565(dir),\</span>
<span class="cp">	[MDP_RGB_888] = PPP_##name##_MDP_RGB_888(dir),\</span>
<span class="cp">	[MDP_XRGB_8888] = PPP_##name##_MDP_XRGB_8888(dir),\</span>
<span class="cp">	[MDP_ARGB_8888] = PPP_##name##_MDP_ARGB_8888(dir),\</span>
<span class="cp">	[MDP_RGBA_8888] = PPP_##name##_MDP_RGBA_8888(dir),\</span>
<span class="cp">	[MDP_BGRA_8888] = PPP_##name##_MDP_BGRA_8888(dir),\</span>
<span class="cp">	[MDP_RGBX_8888] = PPP_##name##_MDP_RGBX_8888(dir),\</span>
<span class="cp">	[MDP_Y_CBCR_H2V1] = PPP_##name##_MDP_Y_CBCR_H2V1(dir),\</span>
<span class="cp">	[MDP_Y_CBCR_H2V2] = PPP_##name##_MDP_Y_CBCR_H2V2(dir),\</span>
<span class="cp">	[MDP_Y_CRCB_H2V1] = PPP_##name##_MDP_Y_CRCB_H2V1(dir),\</span>
<span class="cp">	[MDP_Y_CRCB_H2V2] = PPP_##name##_MDP_Y_CRCB_H2V2(dir),\</span>
<span class="cp">	[MDP_YCRYCB_H2V1] = PPP_##name##_MDP_YCRYCB_H2V1(dir)</span>

<span class="cp">#define IS_YCRCB(img) ((img == MDP_Y_CRCB_H2V2) | (img == MDP_Y_CBCR_H2V2) | \</span>
<span class="cp">		       (img == MDP_Y_CRCB_H2V1) | (img == MDP_Y_CBCR_H2V1) | \</span>
<span class="cp">		       (img == MDP_YCRYCB_H2V1))</span>
<span class="cp">#define IS_RGB(img) ((img == MDP_RGB_565) | (img == MDP_RGB_888) | \</span>
<span class="cp">		     (img == MDP_ARGB_8888) | (img == MDP_RGBA_8888) | \</span>
<span class="cp">		     (img == MDP_XRGB_8888) | (img == MDP_BGRA_8888) | \</span>
<span class="cp">		     (img == MDP_RGBX_8888))</span>
<span class="cp">#define HAS_ALPHA(img) ((img == MDP_ARGB_8888) | (img == MDP_RGBA_8888) | \</span>
<span class="cp">			(img == MDP_BGRA_8888))</span>

<span class="cp">#define IS_PSEUDOPLNR(img) ((img == MDP_Y_CRCB_H2V2) | \</span>
<span class="cp">			    (img == MDP_Y_CBCR_H2V2) | \</span>
<span class="cp">			    (img == MDP_Y_CRCB_H2V1) | \</span>
<span class="cp">			    (img == MDP_Y_CBCR_H2V1))</span>

<span class="cm">/* Mappings from addr to purpose */</span>
<span class="cp">#define PPP_ADDR_SRC_ROI		MDP_FULL_BYPASS_WORD2</span>
<span class="cp">#define PPP_ADDR_SRC0			MDP_FULL_BYPASS_WORD3</span>
<span class="cp">#define PPP_ADDR_SRC1			MDP_FULL_BYPASS_WORD4</span>
<span class="cp">#define PPP_ADDR_SRC_YSTRIDE		MDP_FULL_BYPASS_WORD7</span>
<span class="cp">#define PPP_ADDR_SRC_CFG		MDP_FULL_BYPASS_WORD9</span>
<span class="cp">#define PPP_ADDR_SRC_PACK_PATTERN	MDP_FULL_BYPASS_WORD10</span>
<span class="cp">#define PPP_ADDR_OPERATION		MDP_FULL_BYPASS_WORD14</span>
<span class="cp">#define PPP_ADDR_PHASEX_INIT		MDP_FULL_BYPASS_WORD15</span>
<span class="cp">#define PPP_ADDR_PHASEY_INIT		MDP_FULL_BYPASS_WORD16</span>
<span class="cp">#define PPP_ADDR_PHASEX_STEP		MDP_FULL_BYPASS_WORD17</span>
<span class="cp">#define PPP_ADDR_PHASEY_STEP		MDP_FULL_BYPASS_WORD18</span>
<span class="cp">#define PPP_ADDR_ALPHA_TRANSP		MDP_FULL_BYPASS_WORD19</span>
<span class="cp">#define PPP_ADDR_DST_CFG		MDP_FULL_BYPASS_WORD20</span>
<span class="cp">#define PPP_ADDR_DST_PACK_PATTERN	MDP_FULL_BYPASS_WORD21</span>
<span class="cp">#define PPP_ADDR_DST_ROI		MDP_FULL_BYPASS_WORD25</span>
<span class="cp">#define PPP_ADDR_DST0			MDP_FULL_BYPASS_WORD26</span>
<span class="cp">#define PPP_ADDR_DST1			MDP_FULL_BYPASS_WORD27</span>
<span class="cp">#define PPP_ADDR_DST_YSTRIDE		MDP_FULL_BYPASS_WORD30</span>
<span class="cp">#define PPP_ADDR_EDGE			MDP_FULL_BYPASS_WORD46</span>
<span class="cp">#define PPP_ADDR_BG0			MDP_FULL_BYPASS_WORD48</span>
<span class="cp">#define PPP_ADDR_BG1			MDP_FULL_BYPASS_WORD49</span>
<span class="cp">#define PPP_ADDR_BG_YSTRIDE		MDP_FULL_BYPASS_WORD51</span>
<span class="cp">#define PPP_ADDR_BG_CFG			MDP_FULL_BYPASS_WORD53</span>
<span class="cp">#define PPP_ADDR_BG_PACK_PATTERN	MDP_FULL_BYPASS_WORD54</span>

<span class="cm">/* MDP_DMA_CONFIG / MDP_FULL_BYPASS_WORD32 */</span>
<span class="cp">#define DMA_DSTC0G_6BITS (1&lt;&lt;1)</span>
<span class="cp">#define DMA_DSTC1B_6BITS (1&lt;&lt;3)</span>
<span class="cp">#define DMA_DSTC2R_6BITS (1&lt;&lt;5)</span>
<span class="cp">#define DMA_DSTC0G_5BITS (1&lt;&lt;0)</span>
<span class="cp">#define DMA_DSTC1B_5BITS (1&lt;&lt;2)</span>
<span class="cp">#define DMA_DSTC2R_5BITS (1&lt;&lt;4)</span>

<span class="cp">#define DMA_PACK_TIGHT (1&lt;&lt;6)</span>
<span class="cp">#define DMA_PACK_LOOSE 0</span>
<span class="cp">#define DMA_PACK_ALIGN_LSB 0</span>
<span class="cp">#define DMA_PACK_ALIGN_MSB (1&lt;&lt;7)</span>
<span class="cp">#define DMA_PACK_PATTERN_RGB \</span>
<span class="cp">	(MDP_GET_PACK_PATTERN(0, CLR_R, CLR_G, CLR_B, 2)&lt;&lt;8)</span>

<span class="cp">#define DMA_OUT_SEL_AHB  0</span>
<span class="cp">#define DMA_OUT_SEL_MDDI (1&lt;&lt;14)</span>
<span class="cp">#define DMA_AHBM_LCD_SEL_PRIMARY 0</span>
<span class="cp">#define DMA_AHBM_LCD_SEL_SECONDARY (1&lt;&lt;15)</span>
<span class="cp">#define DMA_IBUF_C3ALPHA_EN (1&lt;&lt;16)</span>
<span class="cp">#define DMA_DITHER_EN (1&lt;&lt;17)</span>

<span class="cp">#define DMA_MDDI_DMAOUT_LCD_SEL_PRIMARY 0</span>
<span class="cp">#define DMA_MDDI_DMAOUT_LCD_SEL_SECONDARY (1&lt;&lt;18)</span>
<span class="cp">#define DMA_MDDI_DMAOUT_LCD_SEL_EXTERNAL (1&lt;&lt;19)</span>

<span class="cp">#define DMA_IBUF_FORMAT_RGB565 (1&lt;&lt;20)</span>
<span class="cp">#define DMA_IBUF_FORMAT_RGB888_OR_ARGB8888 0</span>

<span class="cp">#define DMA_IBUF_NONCONTIGUOUS (1&lt;&lt;21)</span>

<span class="cm">/* MDDI REGISTER ? */</span>
<span class="cp">#define MDDI_VDO_PACKET_DESC  0x5666</span>
<span class="cp">#define MDDI_VDO_PACKET_PRIM  0xC3</span>
<span class="cp">#define MDDI_VDO_PACKET_SECD  0xC0</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
