# compile vhdl design source files
vhdl xil_defaultlib  "../../../Wallace_Tree_16.srcs/sources_1/new/full_adder.vhd"
vhdl xil_defaultlib  "../../../Wallace_Tree_16.srcs/sources_1/new/wallace16.vhd"
vhdl xil_defaultlib  "../../../Wallace_Tree_16.srcs/sources_1/new/wallace16_tb.vhd"

# Do not sort compile order
nosort
