

================================================================
== Vitis HLS Report for 'merge_matches_Pipeline_VITIS_LOOP_146_1'
================================================================
* Date:           Sat Jan 17 14:12:47 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_proj_split
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.100 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_146_1  |        ?|        ?|         5|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_count = alloca i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:141->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 11 'alloca' 'out_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_keep = alloca i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:140->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 12 'alloca' 'out_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_data = alloca i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:139->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 13 'alloca' 'out_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, void @empty_11"   --->   Operation 14 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %short_matches, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %long_matches, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 18 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln139 = store i512 0, i512 %out_data" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:139->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 19 'store' 'store_ln139' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln140 = store i64 0, i64 %out_keep" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:140->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 20 'store' 'store_ln140' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln141 = store i32 0, i32 %out_count" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:141->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 21 'store' 'store_ln141' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln0 = br void %while.cond.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%done_short = phi i1 0, void %newFuncRoot, i1 %done_short_1, void %cleanup.i"   --->   Operation 23 'phi' 'done_short' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%done_long = phi i1 0, void %newFuncRoot, i1 %done_long_1, void %cleanup.i"   --->   Operation 24 'phi' 'done_long' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.12ns)   --->   "%and_ln146 = and i1 %done_short, i1 %done_long" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:146->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 25 'and' 'and_ln146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %and_ln146, void %while.body.i, void %while.end.i.exitStub" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:146->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 26 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %short_matches, i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:148->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 27 'nbreadreq' 'tmp_i' <Predicate = (!and_ln146 & !done_short)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>
ST_2 : Operation 28 [1/1] (1.13ns)   --->   "%short_matches_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %short_matches" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:149->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 28 'read' 'short_matches_read' <Predicate = (!and_ln146 & !done_short & tmp_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%hit_id = trunc i33 %short_matches_read" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:149->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 29 'trunc' 'hit_id' <Predicate = (!and_ln146 & !done_short & tmp_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%hit_last = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %short_matches_read, i32 32" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:149->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 30 'bitselect' 'hit_last' <Predicate = (!and_ln146 & !done_short & tmp_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %long_matches, i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:160->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 31 'nbreadreq' 'tmp_4_i' <Predicate = (!and_ln146 & !done_long)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_count_6 = load i32 %out_count" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 32 'load' 'out_count_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%out_keep_2 = load i64 %out_keep"   --->   Operation 33 'load' 'out_keep_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%out_data_2 = load i512 %out_data"   --->   Operation 34 'load' 'out_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln148 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:148->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 35 'specpipeline' 'specpipeline_ln148' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:146->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 36 'specloopname' 'specloopname_ln146' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln148 = br i1 %done_short, void %land.lhs.true.i, void %if.end10.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:148->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 37 'br' 'br_ln148' <Predicate = (!and_ln146)> <Delay = 0.38>
ST_3 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln148 = br i1 %tmp_i, void %if.end10.i, void %if.then.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:148->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 38 'br' 'br_ln148' <Predicate = (!and_ln146 & !done_short)> <Delay = 0.38>
ST_3 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln151 = br i1 %hit_last, void %if.else.i, void %if.end10.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:151->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 39 'br' 'br_ln151' <Predicate = (!and_ln146 & !done_short & tmp_i)> <Delay = 0.38>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i32 %out_count_6" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 40 'trunc' 'trunc_ln154' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln154, i5 0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i9 %tmp" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 42 'zext' 'zext_ln154' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.16ns)   --->   "%shl_ln154 = shl i512 4294967295, i512 %zext_ln154" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 43 'shl' 'shl_ln154' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node out_data_3)   --->   "%xor_ln154 = xor i512 %shl_ln154, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 44 'xor' 'xor_ln154' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node out_data_3)   --->   "%and_ln154 = and i512 %out_data_2, i512 %xor_ln154" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 45 'and' 'and_ln154' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i32 %hit_id" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 46 'zext' 'zext_ln154_1' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.05ns)   --->   "%shl_ln154_1 = shl i512 %zext_ln154_1, i512 %zext_ln154" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 47 'shl' 'shl_ln154_1' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.29ns) (out node of the LUT)   --->   "%out_data_3 = or i512 %and_ln154, i512 %shl_ln154_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 48 'or' 'out_data_3' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln154, i2 0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:155->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 49 'bitconcatenate' 'tmp_1' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i6 %tmp_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:155->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 50 'zext' 'zext_ln155' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.62ns)   --->   "%shl_ln155 = shl i64 15, i64 %zext_ln155" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:155->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 51 'shl' 'shl_ln155' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node out_keep_3)   --->   "%xor_ln155 = xor i64 %shl_ln155, i64 18446744073709551615" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:155->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 52 'xor' 'xor_ln155' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node out_keep_3)   --->   "%and_ln155 = and i64 %out_keep_2, i64 %xor_ln155" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:155->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 53 'and' 'and_ln155' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_keep_3 = or i64 %and_ln155, i64 %shl_ln155" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:155->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 54 'or' 'out_keep_3' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.88ns)   --->   "%out_count_7 = add i32 %out_count_6, i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:156->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 55 'add' 'out_count_7' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end10.i"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.38>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%done_short_1 = phi i1 0, void %if.else.i, i1 1, void %while.body.i, i1 0, void %land.lhs.true.i, i1 1, void %if.then.i"   --->   Operation 57 'phi' 'done_short_1' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.13ns)   --->   "%long_matches_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %long_matches" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:161->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 58 'read' 'long_matches_read' <Predicate = (!and_ln146 & !done_long & tmp_4_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%hit_id_1 = trunc i33 %long_matches_read" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:161->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 59 'trunc' 'hit_id_1' <Predicate = (!and_ln146 & !done_long & tmp_4_i)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%hit_last_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %long_matches_read, i32 32" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:161->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 60 'bitselect' 'hit_last_1' <Predicate = (!and_ln146 & !done_long & tmp_4_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.10>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%out_data_1 = phi i512 %out_data_3, void %if.else.i, i512 %out_data_2, void %while.body.i, i512 %out_data_2, void %land.lhs.true.i, i512 %out_data_2, void %if.then.i"   --->   Operation 61 'phi' 'out_data_1' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%out_keep_1 = phi i64 %out_keep_3, void %if.else.i, i64 %out_keep_2, void %while.body.i, i64 %out_keep_2, void %land.lhs.true.i, i64 %out_keep_2, void %if.then.i"   --->   Operation 62 'phi' 'out_keep_1' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%out_count_2 = phi i32 %out_count_7, void %if.else.i, i32 %out_count_6, void %while.body.i, i32 %out_count_6, void %land.lhs.true.i, i32 %out_count_6, void %if.then.i"   --->   Operation 63 'phi' 'out_count_2' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.38ns)   --->   "%br_ln160 = br i1 %done_long, void %land.lhs.true11.i, void %if.end33.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:160->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 64 'br' 'br_ln160' <Predicate = (!and_ln146)> <Delay = 0.38>
ST_4 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln160 = br i1 %tmp_4_i, void %if.end33.i, void %if.then13.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:160->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 65 'br' 'br_ln160' <Predicate = (!and_ln146 & !done_long)> <Delay = 0.38>
ST_4 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln163 = br i1 %hit_last_1, void %if.else19.i, void %if.end33.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:163->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 66 'br' 'br_ln163' <Predicate = (!and_ln146 & !done_long & tmp_4_i)> <Delay = 0.38>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i32 %out_count_2" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 67 'trunc' 'trunc_ln166' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln166, i5 0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 68 'bitconcatenate' 'tmp_3' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i9 %tmp_3" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 69 'zext' 'zext_ln166' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.16ns)   --->   "%shl_ln166 = shl i512 4294967295, i512 %zext_ln166" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 70 'shl' 'shl_ln166' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%xor_ln166 = xor i512 %shl_ln166, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 71 'xor' 'xor_ln166' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%and_ln166 = and i512 %out_data_1, i512 %xor_ln166" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 72 'and' 'and_ln166' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i32 %hit_id_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 73 'zext' 'zext_ln166_1' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.05ns)   --->   "%shl_ln166_1 = shl i512 %zext_ln166_1, i512 %zext_ln166" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 74 'shl' 'shl_ln166_1' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.29ns) (out node of the LUT)   --->   "%out_data_5 = or i512 %and_ln166, i512 %shl_ln166_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 75 'or' 'out_data_5' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln166, i2 0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:167->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 76 'bitconcatenate' 'tmp_4' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i6 %tmp_4" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:167->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 77 'zext' 'zext_ln167' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.62ns)   --->   "%shl_ln167 = shl i64 15, i64 %zext_ln167" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:167->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 78 'shl' 'shl_ln167' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node out_keep_5)   --->   "%xor_ln167 = xor i64 %shl_ln167, i64 18446744073709551615" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:167->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 79 'xor' 'xor_ln167' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node out_keep_5)   --->   "%and_ln167 = and i64 %out_keep_1, i64 %xor_ln167" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:167->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 80 'and' 'and_ln167' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_keep_5 = or i64 %and_ln167, i64 %shl_ln167" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:167->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 81 'or' 'out_keep_5' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.88ns)   --->   "%out_count_8 = add i32 %out_count_2, i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:168->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 82 'add' 'out_count_8' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end33.i"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.38>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%done_long_1 = phi i1 0, void %if.else19.i, i1 1, void %if.end10.i, i1 0, void %land.lhs.true11.i, i1 1, void %if.then13.i"   --->   Operation 84 'phi' 'done_long_1' <Predicate = (!and_ln146)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.65>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%out_data_7 = phi i512 %out_data_5, void %if.else19.i, i512 %out_data_1, void %if.end10.i, i512 %out_data_1, void %land.lhs.true11.i, i512 %out_data_1, void %if.then13.i"   --->   Operation 85 'phi' 'out_data_7' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%out_keep_7 = phi i64 %out_keep_5, void %if.else19.i, i64 %out_keep_1, void %if.end10.i, i64 %out_keep_1, void %land.lhs.true11.i, i64 %out_keep_1, void %if.then13.i"   --->   Operation 86 'phi' 'out_keep_7' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%out_count_4 = phi i32 %out_count_8, void %if.else19.i, i32 %out_count_2, void %if.end10.i, i32 %out_count_2, void %land.lhs.true11.i, i32 %out_count_2, void %if.then13.i"   --->   Operation 87 'phi' 'out_count_4' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.88ns)   --->   "%icmp_ln172 = icmp_eq  i32 %out_count_4, i32 16" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:172->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 88 'icmp' 'icmp_ln172' <Predicate = (!and_ln146)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.38ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %cleanup.i, void %if.then34.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:172->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 89 'br' 'br_ln172' <Predicate = (!and_ln146)> <Delay = 0.38>
ST_5 : Operation 90 [1/1] (0.38ns)   --->   "%br_ln177 = br void %cleanup.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:177->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 90 'br' 'br_ln177' <Predicate = (!and_ln146 & icmp_ln172)> <Delay = 0.38>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%out_data_4 = phi i512 0, void %if.then34.i, i512 %out_data_7, void %if.end33.i"   --->   Operation 91 'phi' 'out_data_4' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%out_keep_4 = phi i64 0, void %if.then34.i, i64 %out_keep_7, void %if.end33.i"   --->   Operation 92 'phi' 'out_keep_4' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%out_count_5 = phi i32 0, void %if.then34.i, i32 %out_count_4, void %if.end33.i"   --->   Operation 93 'phi' 'out_count_5' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln139 = store i512 %out_data_4, i512 %out_data" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:139->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 94 'store' 'store_ln139' <Predicate = (!and_ln146)> <Delay = 0.38>
ST_5 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln140 = store i64 %out_keep_4, i64 %out_keep" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:140->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 95 'store' 'store_ln140' <Predicate = (!and_ln146)> <Delay = 0.38>
ST_5 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln141 = store i32 %out_count_5, i32 %out_count" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:141->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 96 'store' 'store_ln141' <Predicate = (!and_ln146)> <Delay = 0.38>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln140 = br void %while.cond.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:140->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 97 'br' 'br_ln140' <Predicate = (!and_ln146)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.00>
ST_6 : Operation 98 [1/1] (1.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, i512 %out_data_7, i64 %out_keep_7, i64 0, i1 0, i1 0, i1 0, i16 %p_read_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:26->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:173->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 98 'write' 'write_ln26' <Predicate = (!and_ln146 & icmp_ln172)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %out_data_6_out, i512 %out_data_2"   --->   Operation 99 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %out_keep_6_out, i64 %out_keep_2"   --->   Operation 100 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln154 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_count_out, i32 %out_count_6" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 101 'write' 'write_ln154' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 512 bit ('out_data', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:139->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [16]  (0.000 ns)
	'store' operation 0 bit ('store_ln139', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:139->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) of constant 0 on local variable 'out_data', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:139->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220 [22]  (0.387 ns)

 <State 2>: 1.374ns
The critical path consists of the following:
	'phi' operation 1 bit ('done_short') [27]  (0.000 ns)
	'and' operation 1 bit ('and_ln146', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:146->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [32]  (0.122 ns)
	fifo read operation ('short_matches_read', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:149->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) on port 'short_matches' (/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:149->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [42]  (1.130 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 1.848ns
The critical path consists of the following:
	'load' operation 32 bit ('out_count', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) on local variable 'out_count', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:141->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220 [29]  (0.000 ns)
	'shl' operation 512 bit ('shl_ln154', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [50]  (1.168 ns)
	'xor' operation 512 bit ('xor_ln154', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [51]  (0.000 ns)
	'and' operation 512 bit ('and_ln154', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [52]  (0.000 ns)
	'or' operation 512 bit ('out_data', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [55]  (0.293 ns)
	blocking operation 0.387 ns on control path)

 <State 4>: 3.100ns
The critical path consists of the following:
	'phi' operation 32 bit ('out_count') with incoming values : ('out_count', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) ('out_count', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:156->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [68]  (0.000 ns)
	'shl' operation 512 bit ('shl_ln166', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [82]  (1.168 ns)
	'xor' operation 512 bit ('xor_ln166', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [83]  (0.000 ns)
	'and' operation 512 bit ('and_ln166', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [84]  (0.000 ns)
	'or' operation 512 bit ('out_data', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [87]  (0.293 ns)
	multiplexor before 'phi' operation 1 bit ('done_long') [100]  (0.387 ns)
	'phi' operation 1 bit ('done_long') [100]  (0.000 ns)
	'phi' operation 1 bit ('done_long') [28]  (0.000 ns)
	'and' operation 1 bit ('and_ln146', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:146->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [32]  (0.122 ns)
	fifo read operation ('short_matches_read', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:149->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) on port 'short_matches' (/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:149->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [42]  (1.130 ns)

 <State 5>: 1.654ns
The critical path consists of the following:
	'phi' operation 32 bit ('out_count') with incoming values : ('out_count', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) ('out_count', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:156->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) ('out_count', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:168->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [99]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln172', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:172->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [101]  (0.880 ns)
	multiplexor before 'phi' operation 512 bit ('out_data') with incoming values : ('out_data') ('out_data', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) ('out_data', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [107]  (0.387 ns)
	'phi' operation 512 bit ('out_data') with incoming values : ('out_data') ('out_data', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) ('out_data', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [107]  (0.000 ns)
	'store' operation 0 bit ('store_ln139', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:139->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) of variable 'out_data' on local variable 'out_data', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:139->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220 [110]  (0.387 ns)

 <State 6>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln26', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:26->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:173->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) on port 'output_stream_V_data_V' (/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:26->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:173->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220) [104]  (1.000 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
