<profile>

<section name = "Vivado HLS Report for 'memAccess'" level="0">
<item name = "Date">Wed Oct 14 13:04:51 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">dramModel_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku040-ffva1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40, 3.183, 0.80</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 87</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">114, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 123</column>
<column name="Register">-, -, 1061, -</column>
<specialColumn name="Available">1200, 1920, 484800, 242400</specialColumn>
<specialColumn name="Utilization (%)">9, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="memArray_V_U">memAccess_memArray_V, 114, 0, 0, 4096, 512, 1, 2097152</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_133_p2">+, 0, 0, 15, 8, 2</column>
<column name="grp_fu_144_p2">+, 0, 0, 19, 12, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_401">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state1_pp0_iter0_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op11_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op22_load_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op33_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op43_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op45_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op53_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="rdDataOut_V_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="rdDataOut_V_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_128_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="rdDataOut_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="aggregateMemCmd_V_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_iter1_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter2_fsm">15, 3, 2, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="inputWord_address_V">9, 2, 12, 24</column>
<column name="inputWord_count_V">9, 2, 8, 16</column>
<column name="memArray_V_address0">15, 3, 12, 36</column>
<column name="rdDataOut_V_V_1_data_out">9, 2, 512, 1024</column>
<column name="rdDataOut_V_V_1_state">15, 3, 2, 6</column>
<column name="rdDataOut_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="wrDataIn_V_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">1, 0, 1, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter2_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">0, 0, 1, 1</column>
<column name="ap_enable_reg_pp0_iter2">0, 0, 1, 1</column>
<column name="inputWord_address_V">12, 0, 12, 0</column>
<column name="inputWord_count_V">8, 0, 8, 0</column>
<column name="inputWord_rdOrWr_V">1, 0, 1, 0</column>
<column name="inputWord_rdOrWr_V_l_reg_240">1, 0, 1, 0</column>
<column name="inputWord_rdOrWr_V_l_reg_240_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="memState">1, 0, 1, 0</column>
<column name="memState_load_reg_236">1, 0, 1, 0</column>
<column name="memState_load_reg_236_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="rdDataOut_V_V_1_payload_A">512, 0, 512, 0</column>
<column name="rdDataOut_V_V_1_payload_B">512, 0, 512, 0</column>
<column name="rdDataOut_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="rdDataOut_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="rdDataOut_V_V_1_state">2, 0, 2, 0</column>
<column name="tmp_1_reg_257">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, memAccess, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, memAccess, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, memAccess, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, memAccess, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, memAccess, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, memAccess, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, memAccess, return value</column>
<column name="aggregateMemCmd_V_dout">in, 21, ap_fifo, aggregateMemCmd_V, pointer</column>
<column name="aggregateMemCmd_V_empty_n">in, 1, ap_fifo, aggregateMemCmd_V, pointer</column>
<column name="aggregateMemCmd_V_read">out, 1, ap_fifo, aggregateMemCmd_V, pointer</column>
<column name="wrDataIn_V_V_TVALID">in, 1, axis, wrDataIn_V_V, pointer</column>
<column name="wrDataIn_V_V_TDATA">in, 512, axis, wrDataIn_V_V, pointer</column>
<column name="wrDataIn_V_V_TREADY">out, 1, axis, wrDataIn_V_V, pointer</column>
<column name="rdDataOut_V_V_TREADY">in, 1, axis, rdDataOut_V_V, pointer</column>
<column name="rdDataOut_V_V_TDATA">out, 512, axis, rdDataOut_V_V, pointer</column>
<column name="rdDataOut_V_V_TVALID">out, 1, axis, rdDataOut_V_V, pointer</column>
</table>
</item>
</section>
</profile>
