

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Tue Apr 13 14:13:49 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      118|      118|  1.180 us|  1.180 us|  119|  119|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 119
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_15" [dfg_199.c:7]   --->   Operation 120 'read' 'p_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p" [dfg_199.c:7]   --->   Operation 121 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i8 %p_read" [dfg_199.c:10]   --->   Operation 122 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i16 %p_15_read" [dfg_199.c:18]   --->   Operation 123 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (2.07ns)   --->   "%sub_ln18 = sub i17 %sext_ln18, i17 %zext_ln10_1" [dfg_199.c:18]   --->   Operation 124 'sub' 'sub_ln18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i17 %sub_ln18" [dfg_199.c:18]   --->   Operation 125 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [6/6] (6.28ns)   --->   "%conv3 = uitodp i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 126 'uitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 127 [5/6] (6.28ns)   --->   "%conv3 = uitodp i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 127 'uitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 128 [4/6] (6.28ns)   --->   "%conv3 = uitodp i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 128 'uitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 129 [3/6] (6.28ns)   --->   "%conv3 = uitodp i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 129 'uitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 130 [2/6] (6.28ns)   --->   "%conv3 = uitodp i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 130 'uitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 131 [1/6] (6.28ns)   --->   "%conv3 = uitodp i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 131 'uitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 132 [7/7] (7.29ns)   --->   "%sub4 = dsub i64 8.54332e+09, i64 %conv3" [dfg_199.c:18]   --->   Operation 132 'dsub' 'sub4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 133 [6/7] (7.29ns)   --->   "%sub4 = dsub i64 8.54332e+09, i64 %conv3" [dfg_199.c:18]   --->   Operation 133 'dsub' 'sub4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 134 [5/7] (7.29ns)   --->   "%sub4 = dsub i64 8.54332e+09, i64 %conv3" [dfg_199.c:18]   --->   Operation 134 'dsub' 'sub4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 135 [4/7] (7.29ns)   --->   "%sub4 = dsub i64 8.54332e+09, i64 %conv3" [dfg_199.c:18]   --->   Operation 135 'dsub' 'sub4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 136 [3/7] (7.29ns)   --->   "%sub4 = dsub i64 8.54332e+09, i64 %conv3" [dfg_199.c:18]   --->   Operation 136 'dsub' 'sub4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 137 [2/7] (7.29ns)   --->   "%sub4 = dsub i64 8.54332e+09, i64 %conv3" [dfg_199.c:18]   --->   Operation 137 'dsub' 'sub4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 138 [1/7] (7.29ns)   --->   "%sub4 = dsub i64 8.54332e+09, i64 %conv3" [dfg_199.c:18]   --->   Operation 138 'dsub' 'sub4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.32>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i64 %sub4" [dfg_199.c:18]   --->   Operation 139 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.99ns)   --->   "%data_V = xor i64 %bitcast_ln18, i64 9223372036854775808" [dfg_199.c:18]   --->   Operation 140 'xor' 'data_V' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 141 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i64 %data_V"   --->   Operation 142 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 143 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 144 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 145 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_2"   --->   Operation 146 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 147 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 148 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.52>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_3, i1 0"   --->   Operation 149 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 150 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 151 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 152 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 153 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_1 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 154 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 155 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 156 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i169.i32.i32, i169 %r_V_1, i32 53, i32 60" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 157 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln1312 = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_1"   --->   Operation 158 'select' 'select_ln1312' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (1.91ns)   --->   "%sub_ln59 = sub i8 0, i8 %select_ln1312" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 159 'sub' 'sub_ln59' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.98>
ST_17 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%zext_ln10 = zext i8 %p_read" [dfg_199.c:10]   --->   Operation 160 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 161 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%select_ln59 = select i1 %p_Result_s, i8 %sub_ln59, i8 %select_ln1312" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 162 'select' 'select_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%p_19_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_19" [dfg_199.c:18]   --->   Operation 163 'read' 'p_19_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%trunc_ln18 = trunc i64 %p_19_read" [dfg_199.c:18]   --->   Operation 164 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%v_5 = or i8 %trunc_ln18, i8 %select_ln59" [dfg_199.c:19]   --->   Operation 165 'or' 'v_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%zext_ln20 = zext i8 %v_5" [dfg_199.c:20]   --->   Operation 166 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln20 = sub i9 %zext_ln10, i9 %zext_ln20" [dfg_199.c:20]   --->   Operation 167 'sub' 'sub_ln20' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i9 %sub_ln20" [dfg_199.c:20]   --->   Operation 168 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [68/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 169 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (1.55ns)   --->   "%icmp_ln21 = icmp_eq  i8 %p_read, i8 0" [dfg_199.c:21]   --->   Operation 170 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 171 [67/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 171 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 172 [66/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 172 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 173 [65/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 173 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 174 [64/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 174 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 175 [63/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 175 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 176 [62/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 176 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 177 [61/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 177 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 178 [60/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 178 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 179 [59/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 179 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 180 [58/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 180 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 181 [57/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 181 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 182 [56/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 182 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 183 [55/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 183 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 184 [54/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 184 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 185 [53/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 185 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 186 [52/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 186 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 187 [51/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 187 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 188 [50/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 188 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 189 [49/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 189 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 190 [48/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 190 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 191 [47/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 191 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 192 [46/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 192 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 193 [45/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 193 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 194 [44/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 194 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 195 [43/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 195 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 196 [42/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 196 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 197 [41/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 197 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 198 [40/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 198 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 199 [39/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 199 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 200 [1/1] (0.00ns)   --->   "%p_9_addr = getelementptr i32 %p_9, i64 0, i64 2" [dfg_199.c:23]   --->   Operation 200 'getelementptr' 'p_9_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 201 [2/2] (2.32ns)   --->   "%p_9_load = load i3 %p_9_addr" [dfg_199.c:23]   --->   Operation 201 'load' 'p_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 202 [38/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 202 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 203 [1/2] (2.32ns)   --->   "%p_9_load = load i3 %p_9_addr" [dfg_199.c:23]   --->   Operation 203 'load' 'p_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 48 <SV = 47> <Delay = 6.91>
ST_48 : Operation 204 [37/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 204 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i32 %p_9_load" [dfg_199.c:23]   --->   Operation 205 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 206 [2/2] (6.91ns)   --->   "%mul_ln23 = mul i65 %zext_ln23, i65 5832469472" [dfg_199.c:23]   --->   Operation 206 'mul' 'mul_ln23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.91>
ST_49 : Operation 207 [36/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 207 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 208 [1/2] (6.91ns)   --->   "%mul_ln23 = mul i65 %zext_ln23, i65 5832469472" [dfg_199.c:23]   --->   Operation 208 'mul' 'mul_ln23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %mul_ln23, i32 48, i32 64" [dfg_199.c:23]   --->   Operation 209 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 6.24>
ST_50 : Operation 210 [1/1] (0.00ns)   --->   "%p_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_7" [dfg_199.c:7]   --->   Operation 210 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 211 [35/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 211 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i8 %p_7_read" [dfg_199.c:22]   --->   Operation 212 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 213 [1/1] (2.10ns)   --->   "%add_ln23 = add i17 %trunc_ln2, i17 826" [dfg_199.c:23]   --->   Operation 213 'add' 'add_ln23' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i17 %add_ln23" [dfg_199.c:22]   --->   Operation 214 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 215 [36/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 215 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 216 [34/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 216 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 217 [35/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 217 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 218 [33/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 218 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 219 [34/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 219 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 220 [32/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 220 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 221 [33/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 221 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 222 [31/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 222 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 223 [32/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 223 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 224 [30/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 224 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 225 [31/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 225 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 226 [29/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 226 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 227 [30/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 227 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 228 [28/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 228 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 229 [29/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 229 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 230 [27/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 230 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 231 [28/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 231 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 232 [26/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 232 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 233 [27/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 233 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 234 [25/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 234 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 235 [26/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 235 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 236 [24/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 236 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 237 [25/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 237 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 238 [23/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 238 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 239 [24/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 239 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 240 [22/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 240 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 241 [23/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 241 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 242 [21/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 242 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 243 [22/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 243 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 244 [20/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 244 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 245 [21/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 245 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 246 [19/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 246 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 247 [20/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 247 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 248 [18/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 248 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 249 [19/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 249 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 250 [17/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 250 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 251 [18/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 251 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 252 [16/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 252 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 253 [17/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 253 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 254 [15/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 254 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 255 [16/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 255 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 256 [14/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 256 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 257 [15/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 257 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 258 [13/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 258 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 259 [14/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 259 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 260 [12/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 260 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 261 [13/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 261 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 262 [11/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 262 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 263 [12/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 263 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 264 [10/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 264 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 265 [11/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 265 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 266 [9/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 266 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 267 [10/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 267 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 268 [8/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 268 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 269 [9/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 269 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 270 [7/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 270 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 271 [8/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 271 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 272 [6/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 272 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 273 [7/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 273 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 274 [5/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 274 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 275 [6/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 275 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 276 [4/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 276 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 277 [5/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 277 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 278 [3/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 278 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 279 [4/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 279 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 280 [2/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 280 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 281 [3/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 281 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 282 [1/68] (5.07ns)   --->   "%urem_ln20 = urem i64 %sext_ln20, i64 395523444" [dfg_199.c:20]   --->   Operation 282 'urem' 'urem_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 29> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 283 [2/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 283 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.33>
ST_85 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i29 %urem_ln20" [dfg_199.c:21]   --->   Operation 284 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i29 %trunc_ln21" [dfg_199.c:21]   --->   Operation 285 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i1 %icmp_ln21" [dfg_199.c:20]   --->   Operation 286 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 287 [1/1] (4.33ns)   --->   "%shl_ln20 = shl i30 %zext_ln21, i30 %zext_ln20_1" [dfg_199.c:20]   --->   Operation 287 'shl' 'shl_ln20' <Predicate = true> <Delay = 4.33> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 288 [1/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %sext_ln22, i32 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 288 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 31> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.63>
ST_86 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i30 %shl_ln20" [dfg_199.c:22]   --->   Operation 289 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i31 %udiv_ln22" [dfg_199.c:23]   --->   Operation 290 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 291 [1/1] (2.52ns)   --->   "%sub_ln23 = sub i31 1103974341, i31 %trunc_ln23" [dfg_199.c:23]   --->   Operation 291 'sub' 'sub_ln23' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 292 [34/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 292 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 4.11>
ST_87 : Operation 293 [33/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 293 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 4.11>
ST_88 : Operation 294 [32/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 294 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.11>
ST_89 : Operation 295 [31/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 295 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 4.11>
ST_90 : Operation 296 [30/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 296 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 4.11>
ST_91 : Operation 297 [29/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 297 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 4.11>
ST_92 : Operation 298 [28/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 298 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 4.11>
ST_93 : Operation 299 [27/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 299 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 4.11>
ST_94 : Operation 300 [26/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 300 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 4.11>
ST_95 : Operation 301 [25/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 301 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.11>
ST_96 : Operation 302 [24/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 302 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 4.11>
ST_97 : Operation 303 [23/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 303 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 4.11>
ST_98 : Operation 304 [22/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 304 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 4.11>
ST_99 : Operation 305 [21/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 305 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 4.11>
ST_100 : Operation 306 [20/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 306 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 4.11>
ST_101 : Operation 307 [19/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 307 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 4.11>
ST_102 : Operation 308 [18/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 308 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 4.11>
ST_103 : Operation 309 [17/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 309 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 4.11>
ST_104 : Operation 310 [16/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 310 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 4.11>
ST_105 : Operation 311 [15/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 311 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 4.11>
ST_106 : Operation 312 [14/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 312 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 4.11>
ST_107 : Operation 313 [13/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 313 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 4.11>
ST_108 : Operation 314 [12/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 314 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 4.11>
ST_109 : Operation 315 [11/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 315 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 4.11>
ST_110 : Operation 316 [10/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 316 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 4.11>
ST_111 : Operation 317 [9/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 317 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 4.11>
ST_112 : Operation 318 [8/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 318 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 4.11>
ST_113 : Operation 319 [7/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 319 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 4.11>
ST_114 : Operation 320 [6/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 320 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 4.11>
ST_115 : Operation 321 [5/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 321 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 4.11>
ST_116 : Operation 322 [4/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 322 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 4.11>
ST_117 : Operation 323 [3/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 323 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 4.11>
ST_118 : Operation 324 [2/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 324 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 4.11>
ST_119 : Operation 325 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 0"   --->   Operation 325 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 326 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 326 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 327 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 327 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 328 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 328 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 329 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_7"   --->   Operation 329 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 332 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_9"   --->   Operation 332 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 333 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_15"   --->   Operation 333 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 335 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_19, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 335 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 336 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_19"   --->   Operation 336 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 337 [1/34] (4.11ns)   --->   "%urem_ln21 = urem i31 %zext_ln22, i31 %sub_ln23" [dfg_199.c:21]   --->   Operation 337 'urem' 'urem_ln21' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 8> <Delay = 4.11> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 338 [1/1] (0.00ns)   --->   "%v = trunc i8 %urem_ln21" [dfg_199.c:20]   --->   Operation 338 'trunc' 'v' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i8 %v" [dfg_199.c:24]   --->   Operation 339 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 340 [1/1] (0.00ns)   --->   "%ret_ln25 = ret i16 %sext_ln24" [dfg_199.c:25]   --->   Operation 340 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_15_read                             (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read                                (read          ) [ 001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln10_1                           (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18                             (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln18                              (sub           ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18_1                           (sext          ) [ 000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv3                                 (uitodp        ) [ 000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub4                                  (dsub          ) [ 000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln18                          (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                (xor           ) [ 000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                                 (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                                 (trunc         ) [ 000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln510                            (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln510                             (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                                 (bitselect     ) [ 000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311                            (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                           (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                   (select        ) [ 000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa                              (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast      (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                   (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                                 (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                   (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662                            (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                 (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1312                         (select        ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln59                              (sub           ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln10                             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                            (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln59                           (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_19_read                             (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln18                            (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_5                                   (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln20                             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln20                              (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln20                             (sext          ) [ 000000000000000000111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000]
icmp_ln21                             (icmp          ) [ 000000000000000000111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
p_9_addr                              (getelementptr ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
p_9_load                              (load          ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln23                             (zext          ) [ 000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln23                              (mul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2                             (partselect    ) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
p_7_read                              (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln22                             (sext          ) [ 000000000000000000000000000000000000000000000000000111111111111111111111111111111111110000000000000000000000000000000000]
add_ln23                              (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln22_1                           (zext          ) [ 000000000000000000000000000000000000000000000000000111111111111111111111111111111111110000000000000000000000000000000000]
urem_ln20                             (urem          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
trunc_ln21                            (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21                             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln20_1                           (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln20                              (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
udiv_ln22                             (udiv          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
zext_ln22                             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111]
trunc_ln23                            (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln23                              (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111]
specbitsmap_ln0                       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                     (spectopmodule ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln21                             (urem          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v                                     (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24                             (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln25                              (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_19">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_19"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="p_15_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_15_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_19_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_19_read/17 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_7_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_7_read/50 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_9_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_9_addr/46 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_9_load/46 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="1"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub4/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="17" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="conv3/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln10_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln18_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sub_ln18_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln18_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="17" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="bitcast_ln18_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/15 "/>
</bind>
</comp>

<comp id="159" class="1004" name="data_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="data_V/15 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="0" index="3" bw="7" slack="0"/>
<pin id="170" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_3_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/15 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln510_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/15 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln510_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="11" slack="0"/>
<pin id="186" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/15 "/>
</bind>
</comp>

<comp id="189" class="1004" name="isNeg_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="12" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/15 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sub_ln1311_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="11" slack="0"/>
<pin id="200" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/15 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln1311_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/15 "/>
</bind>
</comp>

<comp id="207" class="1004" name="ush_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="0"/>
<pin id="210" dir="0" index="2" bw="12" slack="0"/>
<pin id="211" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/15 "/>
</bind>
</comp>

<comp id="215" class="1004" name="mantissa_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="54" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="52" slack="1"/>
<pin id="219" dir="0" index="3" bw="1" slack="0"/>
<pin id="220" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/16 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln15_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="54" slack="0"/>
<pin id="226" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/16 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/16 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/16 "/>
</bind>
</comp>

<comp id="235" class="1004" name="r_V_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="54" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/16 "/>
</bind>
</comp>

<comp id="241" class="1004" name="r_V_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="54" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/16 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="169" slack="0"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln662_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/16 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="169" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="0" index="3" bw="7" slack="0"/>
<pin id="264" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/16 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln1312_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1312/16 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sub_ln59_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/16 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln10_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="16"/>
<pin id="284" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/17 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Result_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="2"/>
<pin id="288" dir="0" index="2" bw="7" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/17 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln59_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="1"/>
<pin id="295" dir="0" index="2" bw="8" slack="1"/>
<pin id="296" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/17 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln18_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/17 "/>
</bind>
</comp>

<comp id="302" class="1004" name="v_5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="v_5/17 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln20_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/17 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln20_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln20/17 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sext_ln20_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/17 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="30" slack="0"/>
<pin id="325" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln20/17 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln21_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="16"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="68"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/17 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln23_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/48 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="34" slack="0"/>
<pin id="339" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/48 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="17" slack="0"/>
<pin id="344" dir="0" index="1" bw="65" slack="0"/>
<pin id="345" dir="0" index="2" bw="7" slack="0"/>
<pin id="346" dir="0" index="3" bw="8" slack="0"/>
<pin id="347" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/49 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln22_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/50 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln23_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="17" slack="1"/>
<pin id="358" dir="0" index="1" bw="11" slack="0"/>
<pin id="359" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/50 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln22_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="17" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/50 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="17" slack="0"/>
<pin id="368" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln22/50 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln21_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="29" slack="1"/>
<pin id="373" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/85 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln21_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="29" slack="0"/>
<pin id="376" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/85 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln20_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="68"/>
<pin id="380" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/85 "/>
</bind>
</comp>

<comp id="381" class="1004" name="shl_ln20_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="29" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln20/85 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln22_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="30" slack="1"/>
<pin id="389" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/86 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln23_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="17" slack="1"/>
<pin id="392" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/86 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sub_ln23_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="0"/>
<pin id="395" dir="0" index="1" bw="31" slack="0"/>
<pin id="396" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/86 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="30" slack="0"/>
<pin id="401" dir="0" index="1" bw="31" slack="0"/>
<pin id="402" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln21/86 "/>
</bind>
</comp>

<comp id="405" class="1004" name="v_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v/119 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln24_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/119 "/>
</bind>
</comp>

<comp id="413" class="1005" name="p_read_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="16"/>
<pin id="415" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="sub_ln18_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="17" slack="1"/>
<pin id="421" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln18 "/>
</bind>
</comp>

<comp id="424" class="1005" name="sext_ln18_1_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18_1 "/>
</bind>
</comp>

<comp id="429" class="1005" name="conv3_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="sub4_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub4 "/>
</bind>
</comp>

<comp id="439" class="1005" name="data_V_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="2"/>
<pin id="441" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_3_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="52" slack="1"/>
<pin id="446" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="449" class="1005" name="isNeg_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="454" class="1005" name="ush_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="12" slack="1"/>
<pin id="456" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="459" class="1005" name="select_ln1312_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="1"/>
<pin id="461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1312 "/>
</bind>
</comp>

<comp id="464" class="1005" name="sub_ln59_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="1"/>
<pin id="466" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln59 "/>
</bind>
</comp>

<comp id="469" class="1005" name="sext_ln20_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="1"/>
<pin id="471" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln20 "/>
</bind>
</comp>

<comp id="474" class="1005" name="icmp_ln21_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="68"/>
<pin id="476" dir="1" index="1" bw="1" slack="68"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="479" class="1005" name="p_9_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="1"/>
<pin id="481" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_9_addr "/>
</bind>
</comp>

<comp id="484" class="1005" name="p_9_load_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_9_load "/>
</bind>
</comp>

<comp id="489" class="1005" name="zext_ln23_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="65" slack="1"/>
<pin id="491" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="494" class="1005" name="trunc_ln2_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="17" slack="1"/>
<pin id="496" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="499" class="1005" name="sext_ln22_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22 "/>
</bind>
</comp>

<comp id="504" class="1005" name="zext_ln22_1_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22_1 "/>
</bind>
</comp>

<comp id="509" class="1005" name="urem_ln20_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="29" slack="1"/>
<pin id="511" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln20 "/>
</bind>
</comp>

<comp id="514" class="1005" name="shl_ln20_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="30" slack="1"/>
<pin id="516" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln20 "/>
</bind>
</comp>

<comp id="519" class="1005" name="udiv_ln22_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="31" slack="1"/>
<pin id="521" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln22 "/>
</bind>
</comp>

<comp id="524" class="1005" name="zext_ln22_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="31" slack="1"/>
<pin id="526" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="529" class="1005" name="sub_ln23_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="31" slack="1"/>
<pin id="531" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="56" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="98" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="92" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="178"><net_src comp="159" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="165" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="183" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="165" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="189" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="183" pin="2"/><net_sink comp="207" pin=2"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="227"><net_src comp="215" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="224" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="224" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="231" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="235" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="241" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="274"><net_src comp="255" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="259" pin="4"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="269" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="104" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="292" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="282" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="62" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="336" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="66" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="355"><net_src comp="110" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="68" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="356" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="352" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="374" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="387" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="98" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="422"><net_src comp="146" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="427"><net_src comp="152" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="432"><net_src comp="135" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="437"><net_src comp="130" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="442"><net_src comp="159" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="447"><net_src comp="175" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="452"><net_src comp="189" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="457"><net_src comp="207" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="462"><net_src comp="269" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="467"><net_src comp="276" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="472"><net_src comp="318" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="477"><net_src comp="328" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="482"><net_src comp="116" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="487"><net_src comp="124" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="492"><net_src comp="333" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="497"><net_src comp="342" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="502"><net_src comp="352" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="507"><net_src comp="361" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="512"><net_src comp="322" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="517"><net_src comp="381" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="522"><net_src comp="365" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="527"><net_src comp="387" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="532"><net_src comp="393" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="399" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {1 }
	Port: fn1 : p_7 | {50 }
	Port: fn1 : p_9 | {46 47 }
	Port: fn1 : p_15 | {1 }
	Port: fn1 : p_19 | {17 }
  - Chain level:
	State 1
		sub_ln18 : 1
	State 2
		conv3 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		data_V : 1
		tmp_2 : 1
		tmp_3 : 1
		zext_ln510 : 2
		add_ln510 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
	State 16
		zext_ln15 : 1
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 1
		r_V : 2
		r_V_1 : 2
		tmp : 3
		zext_ln662 : 4
		tmp_1 : 3
		select_ln1312 : 5
		sub_ln59 : 6
	State 17
		select_ln59 : 1
		v_5 : 1
		zext_ln20 : 1
		sub_ln20 : 2
		sext_ln20 : 3
		urem_ln20 : 4
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
		p_9_load : 1
	State 47
	State 48
		mul_ln23 : 1
	State 49
		trunc_ln2 : 1
	State 50
		zext_ln22_1 : 1
		udiv_ln22 : 2
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
		zext_ln21 : 1
		shl_ln20 : 2
	State 86
		sub_ln23 : 1
		urem_ln21 : 2
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
		v : 1
		sext_ln24 : 2
		ret_ln25 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   urem   |                  grp_fu_322                  |    0    |   779   |   469   |
|          |                  grp_fu_399                  |    0    |   382   |   230   |
|----------|----------------------------------------------|---------|---------|---------|
|   dadd   |                  grp_fu_130                  |    3    |   630   |   1141  |
|----------|----------------------------------------------|---------|---------|---------|
|   udiv   |                  grp_fu_365                  |    0    |   394   |   238   |
|----------|----------------------------------------------|---------|---------|---------|
|    shl   |                 r_V_1_fu_241                 |    0    |    0    |   161   |
|          |                shl_ln20_fu_381               |    0    |    0    |    88   |
|----------|----------------------------------------------|---------|---------|---------|
|    mul   |                  grp_fu_336                  |    0    |   173   |    54   |
|----------|----------------------------------------------|---------|---------|---------|
|   lshr   |                  r_V_fu_235                  |    0    |    0    |   161   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                sub_ln18_fu_146               |    0    |    0    |    23   |
|          |               sub_ln1311_fu_197              |    0    |    0    |    12   |
|    sub   |                sub_ln59_fu_276               |    0    |    0    |    15   |
|          |                sub_ln20_fu_312               |    0    |    0    |    15   |
|          |                sub_ln23_fu_393               |    0    |    0    |    38   |
|----------|----------------------------------------------|---------|---------|---------|
|    xor   |                 data_V_fu_159                |    0    |    0    |    64   |
|----------|----------------------------------------------|---------|---------|---------|
|    add   |               add_ln510_fu_183               |    0    |    0    |    12   |
|          |                add_ln23_fu_356               |    0    |    0    |    24   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  ush_fu_207                  |    0    |    0    |    12   |
|  select  |             select_ln1312_fu_269             |    0    |    0    |    8    |
|          |              select_ln59_fu_292              |    0    |    0    |    8    |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln21_fu_328               |    0    |    0    |    11   |
|----------|----------------------------------------------|---------|---------|---------|
|    or    |                  v_5_fu_302                  |    0    |    0    |    8    |
|----------|----------------------------------------------|---------|---------|---------|
|          |             p_15_read_read_fu_92             |    0    |    0    |    0    |
|   read   |               p_read_read_fu_98              |    0    |    0    |    0    |
|          |             p_19_read_read_fu_104            |    0    |    0    |    0    |
|          |             p_7_read_read_fu_110             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  uitodp  |                  grp_fu_135                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |              zext_ln10_1_fu_138              |    0    |    0    |    0    |
|          |               zext_ln510_fu_179              |    0    |    0    |    0    |
|          |               zext_ln15_fu_224               |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_231 |    0    |    0    |    0    |
|          |               zext_ln662_fu_255              |    0    |    0    |    0    |
|   zext   |               zext_ln10_fu_282               |    0    |    0    |    0    |
|          |               zext_ln20_fu_308               |    0    |    0    |    0    |
|          |               zext_ln23_fu_333               |    0    |    0    |    0    |
|          |              zext_ln22_1_fu_361              |    0    |    0    |    0    |
|          |               zext_ln21_fu_374               |    0    |    0    |    0    |
|          |              zext_ln20_1_fu_378              |    0    |    0    |    0    |
|          |               zext_ln22_fu_387               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               sext_ln18_fu_142               |    0    |    0    |    0    |
|          |              sext_ln18_1_fu_152              |    0    |    0    |    0    |
|          |              sext_ln1311_fu_203              |    0    |    0    |    0    |
|   sext   |    sh_prom_i_i_i_i_i_cast_cast_cast_fu_228   |    0    |    0    |    0    |
|          |               sext_ln20_fu_318               |    0    |    0    |    0    |
|          |               sext_ln22_fu_352               |    0    |    0    |    0    |
|          |               sext_ln24_fu_409               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 tmp_2_fu_165                 |    0    |    0    |    0    |
|partselect|                 tmp_1_fu_259                 |    0    |    0    |    0    |
|          |               trunc_ln2_fu_342               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 tmp_3_fu_175                 |    0    |    0    |    0    |
|          |               trunc_ln18_fu_298              |    0    |    0    |    0    |
|   trunc  |               trunc_ln21_fu_371              |    0    |    0    |    0    |
|          |               trunc_ln23_fu_390              |    0    |    0    |    0    |
|          |                   v_fu_405                   |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 isNeg_fu_189                 |    0    |    0    |    0    |
| bitselect|                  tmp_fu_247                  |    0    |    0    |    0    |
|          |               p_Result_s_fu_285              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                mantissa_fu_215               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    3    |   2358  |   2792  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    conv3_reg_429    |   64   |
|    data_V_reg_439   |   64   |
|  icmp_ln21_reg_474  |    1   |
|    isNeg_reg_449    |    1   |
|   p_9_addr_reg_479  |    3   |
|   p_9_load_reg_484  |   32   |
|    p_read_reg_413   |    8   |
|select_ln1312_reg_459|    8   |
| sext_ln18_1_reg_424 |   32   |
|  sext_ln20_reg_469  |   64   |
|  sext_ln22_reg_499  |   32   |
|   shl_ln20_reg_514  |   30   |
|     sub4_reg_434    |   64   |
|   sub_ln18_reg_419  |   17   |
|   sub_ln23_reg_529  |   31   |
|   sub_ln59_reg_464  |    8   |
|    tmp_3_reg_444    |   52   |
|  trunc_ln2_reg_494  |   17   |
|  udiv_ln22_reg_519  |   31   |
|  urem_ln20_reg_509  |   29   |
|     ush_reg_454     |   12   |
| zext_ln22_1_reg_504 |   32   |
|  zext_ln22_reg_524  |   31   |
|  zext_ln23_reg_489  |   65   |
+---------------------+--------+
|        Total        |   728  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_135    |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_322    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_336    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_365    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_365    |  p1  |   2  |  17  |   34   ||    9    |
|     grp_fu_399    |  p0  |   2  |  30  |   60   ||    9    |
|     grp_fu_399    |  p1  |   2  |  31  |   62   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   452  ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |  2358  |  2792  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   728  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   12   |  3086  |  2864  |
+-----------+--------+--------+--------+--------+
