#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027ddcc8d6f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027ddcc2b670 .scope module, "cpu_tb" "cpu_tb" 3 3;
 .timescale -9 -12;
v0000027ddccfd7c0_0 .var "clk", 0 0;
v0000027ddccfc6e0_0 .net "halt", 0 0, v0000027ddccfd720_0;  1 drivers
v0000027ddccfc820_0 .var "reset", 0 0;
S_0000027ddcc2b800 .scope module, "DUT" "cpu" 3 10, 4 3 0, S_0000027ddcc2b670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halt";
L_0000027ddcc12440 .functor BUFZ 32, v0000027ddcc7fa00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027ddcc12590 .functor AND 1, L_0000027ddcd48090, L_0000027ddcd46970, C4<1>, C4<1>;
L_0000027ddccfec78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000027ddcc12830 .functor XNOR 1, L_0000027ddcd470f0, L_0000027ddccfec78, C4<0>, C4<0>;
L_0000027ddcc129f0 .functor BUFZ 32, L_0000027ddcd5c270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027ddccf8da0_0 .net *"_ivl_1", 30 0, L_0000027ddccfc8c0;  1 drivers
v0000027ddccf8580_0 .net *"_ivl_10", 11 0, L_0000027ddcd46ab0;  1 drivers
v0000027ddccf81c0_0 .net *"_ivl_100", 7 0, L_0000027ddcd46fb0;  1 drivers
v0000027ddccf9020_0 .net *"_ivl_105", 0 0, L_0000027ddcd470f0;  1 drivers
v0000027ddccf9e80_0 .net/2u *"_ivl_106", 0 0, L_0000027ddccfec78;  1 drivers
v0000027ddccf9d40_0 .net *"_ivl_108", 0 0, L_0000027ddcc12830;  1 drivers
v0000027ddccf98e0_0 .net *"_ivl_111", 15 0, L_0000027ddcd47f50;  1 drivers
v0000027ddccf8800_0 .net *"_ivl_113", 15 0, L_0000027ddcd47050;  1 drivers
v0000027ddccf9ca0_0 .net *"_ivl_117", 0 0, L_0000027ddcd47230;  1 drivers
v0000027ddccf92a0_0 .net *"_ivl_118", 23 0, L_0000027ddcd48310;  1 drivers
v0000027ddccf9c00_0 .net *"_ivl_123", 0 0, L_0000027ddcd474b0;  1 drivers
v0000027ddccf88a0_0 .net *"_ivl_124", 15 0, L_0000027ddcd484f0;  1 drivers
v0000027ddccf9f20_0 .net *"_ivl_13", 7 0, L_0000027ddcd48590;  1 drivers
L_0000027ddccfecc0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ddccf8f80_0 .net/2u *"_ivl_130", 23 0, L_0000027ddccfecc0;  1 drivers
L_0000027ddccfed08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ddccf9de0_0 .net/2u *"_ivl_134", 15 0, L_0000027ddccfed08;  1 drivers
L_0000027ddccfed50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027ddccf9520_0 .net/2u *"_ivl_138", 2 0, L_0000027ddccfed50;  1 drivers
v0000027ddccf84e0_0 .net *"_ivl_140", 0 0, L_0000027ddcd47cd0;  1 drivers
L_0000027ddccfed98 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000027ddccf9fc0_0 .net/2u *"_ivl_142", 2 0, L_0000027ddccfed98;  1 drivers
v0000027ddccf97a0_0 .net *"_ivl_144", 0 0, L_0000027ddcd48450;  1 drivers
L_0000027ddccfede0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000027ddccf90c0_0 .net/2u *"_ivl_146", 2 0, L_0000027ddccfede0;  1 drivers
v0000027ddccf9480_0 .net *"_ivl_148", 0 0, L_0000027ddcd47550;  1 drivers
v0000027ddccf8300_0 .net *"_ivl_15", 0 0, L_0000027ddcd48270;  1 drivers
L_0000027ddccfee28 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000027ddccf8440_0 .net/2u *"_ivl_150", 2 0, L_0000027ddccfee28;  1 drivers
v0000027ddccf8940_0 .net *"_ivl_152", 0 0, L_0000027ddcd48630;  1 drivers
L_0000027ddccfee70 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000027ddccf83a0_0 .net/2u *"_ivl_154", 2 0, L_0000027ddccfee70;  1 drivers
v0000027ddccf8e40_0 .net *"_ivl_156", 0 0, L_0000027ddcd5d170;  1 drivers
v0000027ddccf8620_0 .net *"_ivl_158", 31 0, L_0000027ddcd5be10;  1 drivers
v0000027ddccf86c0_0 .net *"_ivl_160", 31 0, L_0000027ddcd5bff0;  1 drivers
v0000027ddccf8760_0 .net *"_ivl_162", 31 0, L_0000027ddcd5beb0;  1 drivers
v0000027ddccf9200_0 .net *"_ivl_164", 31 0, L_0000027ddcd5b9b0;  1 drivers
L_0000027ddccfeeb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027ddccf9700_0 .net/2u *"_ivl_168", 1 0, L_0000027ddccfeeb8;  1 drivers
v0000027ddccf89e0_0 .net *"_ivl_17", 9 0, L_0000027ddcd47730;  1 drivers
v0000027ddccf9840_0 .net *"_ivl_170", 0 0, L_0000027ddcd5c450;  1 drivers
L_0000027ddccfef00 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027ddccf8b20_0 .net/2u *"_ivl_172", 1 0, L_0000027ddccfef00;  1 drivers
v0000027ddccf8bc0_0 .net *"_ivl_174", 0 0, L_0000027ddcd5d210;  1 drivers
L_0000027ddccfef48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027ddccf8c60_0 .net/2u *"_ivl_176", 1 0, L_0000027ddccfef48;  1 drivers
v0000027ddccf8ee0_0 .net *"_ivl_178", 0 0, L_0000027ddcd5c9f0;  1 drivers
L_0000027ddccfe960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027ddccf9340_0 .net/2u *"_ivl_18", 0 0, L_0000027ddccfe960;  1 drivers
L_0000027ddccfef90 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027ddccfa810_0 .net/2u *"_ivl_180", 31 0, L_0000027ddccfef90;  1 drivers
v0000027ddccfaef0_0 .net *"_ivl_182", 31 0, L_0000027ddcd5baf0;  1 drivers
v0000027ddccfa130_0 .net *"_ivl_184", 31 0, L_0000027ddcd5ba50;  1 drivers
v0000027ddccfb990_0 .net *"_ivl_186", 31 0, L_0000027ddcd5bb90;  1 drivers
v0000027ddccfba30_0 .net *"_ivl_191", 0 0, L_0000027ddcd5d490;  1 drivers
v0000027ddccfaf90_0 .net *"_ivl_192", 19 0, L_0000027ddcd5bc30;  1 drivers
v0000027ddccfbad0_0 .net *"_ivl_195", 11 0, L_0000027ddcd5cd10;  1 drivers
v0000027ddccfa1d0_0 .net *"_ivl_199", 0 0, L_0000027ddcd5cf90;  1 drivers
L_0000027ddccfe918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027ddccfbd50_0 .net/2u *"_ivl_2", 0 0, L_0000027ddccfe918;  1 drivers
v0000027ddccfbb70_0 .net *"_ivl_200", 19 0, L_0000027ddcd5c590;  1 drivers
v0000027ddccfa270_0 .net *"_ivl_203", 6 0, L_0000027ddcd5cc70;  1 drivers
v0000027ddccfa630_0 .net *"_ivl_205", 4 0, L_0000027ddcd5d2b0;  1 drivers
L_0000027ddccfefd8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027ddccfab30_0 .net/2u *"_ivl_208", 1 0, L_0000027ddccfefd8;  1 drivers
v0000027ddccfb0d0_0 .net *"_ivl_210", 0 0, L_0000027ddcd5d350;  1 drivers
L_0000027ddccff020 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027ddccfa3b0_0 .net/2u *"_ivl_212", 1 0, L_0000027ddccff020;  1 drivers
v0000027ddccfb490_0 .net *"_ivl_214", 0 0, L_0000027ddcd5c630;  1 drivers
L_0000027ddccff068 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027ddccfa310_0 .net/2u *"_ivl_216", 31 0, L_0000027ddccff068;  1 drivers
v0000027ddccfa450_0 .net *"_ivl_218", 31 0, L_0000027ddcd5d530;  1 drivers
v0000027ddccfbf30_0 .net *"_ivl_220", 31 0, L_0000027ddcd5ca90;  1 drivers
L_0000027ddccff0b0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000027ddccfbfd0_0 .net/2u *"_ivl_224", 6 0, L_0000027ddccff0b0;  1 drivers
v0000027ddccfa8b0_0 .net *"_ivl_226", 0 0, L_0000027ddcd5d710;  1 drivers
v0000027ddccfa9f0_0 .net *"_ivl_228", 31 0, L_0000027ddcd5c090;  1 drivers
L_0000027ddccfe9a8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000027ddccfbe90_0 .net/2u *"_ivl_36", 6 0, L_0000027ddccfe9a8;  1 drivers
v0000027ddccfb030_0 .net *"_ivl_38", 0 0, L_0000027ddcd48090;  1 drivers
L_0000027ddccfe9f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027ddccfa770_0 .net/2u *"_ivl_40", 2 0, L_0000027ddccfe9f0;  1 drivers
v0000027ddccfac70_0 .net *"_ivl_42", 0 0, L_0000027ddcd46970;  1 drivers
v0000027ddccfaa90_0 .net *"_ivl_45", 0 0, L_0000027ddcc12590;  1 drivers
L_0000027ddccfea38 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000027ddccfa950_0 .net/2u *"_ivl_46", 3 0, L_0000027ddccfea38;  1 drivers
v0000027ddccfbcb0_0 .net *"_ivl_49", 1 0, L_0000027ddcd46dd0;  1 drivers
v0000027ddccfb7b0_0 .net *"_ivl_50", 3 0, L_0000027ddcd46a10;  1 drivers
L_0000027ddccfea80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000027ddccfb170_0 .net/2u *"_ivl_52", 3 0, L_0000027ddccfea80;  1 drivers
v0000027ddccfbc10_0 .net *"_ivl_56", 31 0, L_0000027ddcd46bf0;  1 drivers
L_0000027ddccfeac8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ddccfb210_0 .net *"_ivl_59", 26 0, L_0000027ddccfeac8;  1 drivers
v0000027ddccfb5d0_0 .net *"_ivl_61", 1 0, L_0000027ddcd47af0;  1 drivers
v0000027ddccfb2b0_0 .net *"_ivl_62", 31 0, L_0000027ddcd46f10;  1 drivers
L_0000027ddccfeb10 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ddccfb670_0 .net *"_ivl_65", 29 0, L_0000027ddccfeb10;  1 drivers
L_0000027ddccfeb58 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0000027ddccfabd0_0 .net/2u *"_ivl_66", 31 0, L_0000027ddccfeb58;  1 drivers
v0000027ddccfb350_0 .net *"_ivl_69", 31 0, L_0000027ddcd47870;  1 drivers
v0000027ddccfad10_0 .net *"_ivl_73", 1 0, L_0000027ddcd46d30;  1 drivers
L_0000027ddccfeba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027ddccfbdf0_0 .net/2u *"_ivl_74", 1 0, L_0000027ddccfeba0;  1 drivers
v0000027ddccfa4f0_0 .net *"_ivl_76", 0 0, L_0000027ddcd48810;  1 drivers
v0000027ddccfb710_0 .net *"_ivl_79", 7 0, L_0000027ddcd47b90;  1 drivers
v0000027ddccfb3f0_0 .net *"_ivl_81", 1 0, L_0000027ddcd47eb0;  1 drivers
L_0000027ddccfebe8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027ddccfb530_0 .net/2u *"_ivl_82", 1 0, L_0000027ddccfebe8;  1 drivers
v0000027ddccfb850_0 .net *"_ivl_84", 0 0, L_0000027ddcd47c30;  1 drivers
v0000027ddccfa590_0 .net *"_ivl_87", 7 0, L_0000027ddcd46b50;  1 drivers
v0000027ddccfa6d0_0 .net *"_ivl_89", 1 0, L_0000027ddcd47910;  1 drivers
v0000027ddccfb8f0_0 .net *"_ivl_9", 0 0, L_0000027ddccfd900;  1 drivers
L_0000027ddccfec30 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027ddccfadb0_0 .net/2u *"_ivl_90", 1 0, L_0000027ddccfec30;  1 drivers
v0000027ddccfae50_0 .net *"_ivl_92", 0 0, L_0000027ddcd46c90;  1 drivers
v0000027ddccfcdc0_0 .net *"_ivl_95", 7 0, L_0000027ddcd46e70;  1 drivers
v0000027ddccfdb80_0 .net *"_ivl_97", 7 0, L_0000027ddcd47ff0;  1 drivers
v0000027ddccfdea0_0 .net *"_ivl_98", 7 0, L_0000027ddcd48770;  1 drivers
v0000027ddccfcf00_0 .net "address", 31 0, L_0000027ddcc12440;  1 drivers
v0000027ddccfc140_0 .net "alu_input_b", 31 0, L_0000027ddcd5d5d0;  1 drivers
v0000027ddccfd9a0_0 .var "alu_op", 3 0;
v0000027ddccfda40_0 .net "alu_out", 31 0, v0000027ddcc7fa00_0;  1 drivers
v0000027ddccfcfa0_0 .var "alu_src", 0 0;
v0000027ddccfdd60_0 .net "clk", 0 0, v0000027ddccfd7c0_0;  1 drivers
v0000027ddccfc3c0_0 .net "funct3", 2 0, L_0000027ddcd47e10;  1 drivers
v0000027ddccfcc80_0 .net "funct7", 6 0, L_0000027ddcd475f0;  1 drivers
v0000027ddccfd720_0 .var "halt", 0 0;
v0000027ddccfdae0_0 .net "imm_ext", 31 0, L_0000027ddcd5c4f0;  1 drivers
v0000027ddccfc1e0_0 .net "imm_j", 31 0, L_0000027ddcd486d0;  1 drivers
v0000027ddccfc5a0_0 .net "imm_s", 31 0, L_0000027ddcd5d670;  1 drivers
v0000027ddccfcaa0_0 .net "instr", 31 0, L_0000027ddcc12a60;  1 drivers
v0000027ddccfd040_0 .net "jal_target", 31 0, L_0000027ddccfd860;  1 drivers
v0000027ddccfdcc0_0 .net "jalr_target", 31 0, L_0000027ddccfca00;  1 drivers
v0000027ddccfdc20_0 .net "lb_data", 31 0, L_0000027ddcd47d70;  1 drivers
v0000027ddccfde00_0 .net "lbu_data", 31 0, L_0000027ddcd472d0;  1 drivers
v0000027ddccfc280_0 .net "lh_data", 31 0, L_0000027ddcd483b0;  1 drivers
v0000027ddccfdf40_0 .net "lhu_data", 31 0, L_0000027ddcd48130;  1 drivers
v0000027ddccfd2c0_0 .net "load_data", 31 0, L_0000027ddcd5c310;  1 drivers
v0000027ddccfd0e0_0 .net "mem_byte_en", 3 0, L_0000027ddcd47370;  1 drivers
v0000027ddccfc460_0 .net "mem_data", 31 0, L_0000027ddcd5c270;  1 drivers
v0000027ddccfc320_0 .var "mem_read", 0 0;
v0000027ddccfcd20_0 .var "mem_to_reg", 1 0;
v0000027ddccfd4a0_0 .net "mem_write_data", 31 0, L_0000027ddcd47190;  1 drivers
v0000027ddccfcbe0_0 .net "opcode", 6 0, L_0000027ddcd481d0;  1 drivers
v0000027ddccfcb40_0 .net "pc_next", 31 0, L_0000027ddcd5cb30;  1 drivers
v0000027ddccfc640_0 .var "pc_sel", 1 0;
v0000027ddccfd180_0 .net "pc_val", 31 0, v0000027ddcc7fb40_0;  1 drivers
v0000027ddccfc780_0 .net "rd", 4 0, L_0000027ddcd477d0;  1 drivers
v0000027ddccfc960_0 .net "rd1", 31 0, L_0000027ddcd5c770;  1 drivers
v0000027ddccfd220_0 .net "rd2", 31 0, L_0000027ddcd5cef0;  1 drivers
v0000027ddccfd360_0 .var "reg_write", 0 0;
v0000027ddccfd540_0 .net "reset", 0 0, v0000027ddccfc820_0;  1 drivers
v0000027ddccfdfe0_0 .net "rs1", 4 0, L_0000027ddcd47410;  1 drivers
v0000027ddccfd400_0 .net "rs2", 4 0, L_0000027ddcd47690;  1 drivers
v0000027ddccfc500_0 .net "selected_byte", 7 0, L_0000027ddcd479b0;  1 drivers
v0000027ddccfd5e0_0 .net "selected_half", 15 0, L_0000027ddcd47a50;  1 drivers
v0000027ddccfce60_0 .net "w_data", 31 0, L_0000027ddcc129f0;  1 drivers
v0000027ddccfd680_0 .net "write_data", 31 0, L_0000027ddcd5d030;  1 drivers
E_0000027ddcc89e00/0 .event anyedge, v0000027ddccfcbe0_0, v0000027ddccfcc80_0, v0000027ddccfc3c0_0, v0000027ddcc80fe0_0;
E_0000027ddcc89e00/1 .event anyedge, v0000027ddcc80d60_0;
E_0000027ddcc89e00 .event/or E_0000027ddcc89e00/0, E_0000027ddcc89e00/1;
L_0000027ddccfc8c0 .part v0000027ddcc7fa00_0, 1, 31;
L_0000027ddccfca00 .concat [ 1 31 0 0], L_0000027ddccfe918, L_0000027ddccfc8c0;
L_0000027ddccfd860 .arith/sum 32, v0000027ddcc7fb40_0, L_0000027ddcd486d0;
L_0000027ddccfd900 .part L_0000027ddcc12a60, 31, 1;
LS_0000027ddcd46ab0_0_0 .concat [ 1 1 1 1], L_0000027ddccfd900, L_0000027ddccfd900, L_0000027ddccfd900, L_0000027ddccfd900;
LS_0000027ddcd46ab0_0_4 .concat [ 1 1 1 1], L_0000027ddccfd900, L_0000027ddccfd900, L_0000027ddccfd900, L_0000027ddccfd900;
LS_0000027ddcd46ab0_0_8 .concat [ 1 1 1 1], L_0000027ddccfd900, L_0000027ddccfd900, L_0000027ddccfd900, L_0000027ddccfd900;
L_0000027ddcd46ab0 .concat [ 4 4 4 0], LS_0000027ddcd46ab0_0_0, LS_0000027ddcd46ab0_0_4, LS_0000027ddcd46ab0_0_8;
L_0000027ddcd48590 .part L_0000027ddcc12a60, 12, 8;
L_0000027ddcd48270 .part L_0000027ddcc12a60, 20, 1;
L_0000027ddcd47730 .part L_0000027ddcc12a60, 21, 10;
LS_0000027ddcd486d0_0_0 .concat [ 1 10 1 8], L_0000027ddccfe960, L_0000027ddcd47730, L_0000027ddcd48270, L_0000027ddcd48590;
LS_0000027ddcd486d0_0_4 .concat [ 12 0 0 0], L_0000027ddcd46ab0;
L_0000027ddcd486d0 .concat [ 20 12 0 0], LS_0000027ddcd486d0_0_0, LS_0000027ddcd486d0_0_4;
L_0000027ddcd481d0 .part L_0000027ddcc12a60, 0, 7;
L_0000027ddcd47e10 .part L_0000027ddcc12a60, 12, 3;
L_0000027ddcd475f0 .part L_0000027ddcc12a60, 25, 7;
L_0000027ddcd47410 .part L_0000027ddcc12a60, 15, 5;
L_0000027ddcd47690 .part L_0000027ddcc12a60, 20, 5;
L_0000027ddcd477d0 .part L_0000027ddcc12a60, 7, 5;
L_0000027ddcd48090 .cmp/eq 7, L_0000027ddcd481d0, L_0000027ddccfe9a8;
L_0000027ddcd46970 .cmp/eq 3, L_0000027ddcd47e10, L_0000027ddccfe9f0;
L_0000027ddcd46dd0 .part L_0000027ddcc12440, 0, 2;
L_0000027ddcd46a10 .shift/l 4, L_0000027ddccfea38, L_0000027ddcd46dd0;
L_0000027ddcd47370 .functor MUXZ 4, L_0000027ddccfea80, L_0000027ddcd46a10, L_0000027ddcc12590, C4<>;
L_0000027ddcd46bf0 .concat [ 5 27 0 0], L_0000027ddcd47690, L_0000027ddccfeac8;
L_0000027ddcd47af0 .part L_0000027ddcc12440, 0, 2;
L_0000027ddcd46f10 .concat [ 2 30 0 0], L_0000027ddcd47af0, L_0000027ddccfeb10;
L_0000027ddcd47870 .arith/mult 32, L_0000027ddcd46f10, L_0000027ddccfeb58;
L_0000027ddcd47190 .shift/l 32, L_0000027ddcd46bf0, L_0000027ddcd47870;
L_0000027ddcd46d30 .part L_0000027ddcc12440, 0, 2;
L_0000027ddcd48810 .cmp/eq 2, L_0000027ddcd46d30, L_0000027ddccfeba0;
L_0000027ddcd47b90 .part L_0000027ddcd5c270, 0, 8;
L_0000027ddcd47eb0 .part L_0000027ddcc12440, 0, 2;
L_0000027ddcd47c30 .cmp/eq 2, L_0000027ddcd47eb0, L_0000027ddccfebe8;
L_0000027ddcd46b50 .part L_0000027ddcd5c270, 8, 8;
L_0000027ddcd47910 .part L_0000027ddcc12440, 0, 2;
L_0000027ddcd46c90 .cmp/eq 2, L_0000027ddcd47910, L_0000027ddccfec30;
L_0000027ddcd46e70 .part L_0000027ddcd5c270, 16, 8;
L_0000027ddcd47ff0 .part L_0000027ddcd5c270, 24, 8;
L_0000027ddcd48770 .functor MUXZ 8, L_0000027ddcd47ff0, L_0000027ddcd46e70, L_0000027ddcd46c90, C4<>;
L_0000027ddcd46fb0 .functor MUXZ 8, L_0000027ddcd48770, L_0000027ddcd46b50, L_0000027ddcd47c30, C4<>;
L_0000027ddcd479b0 .functor MUXZ 8, L_0000027ddcd46fb0, L_0000027ddcd47b90, L_0000027ddcd48810, C4<>;
L_0000027ddcd470f0 .part L_0000027ddcc12440, 1, 1;
L_0000027ddcd47f50 .part L_0000027ddcd5c270, 0, 16;
L_0000027ddcd47050 .part L_0000027ddcd5c270, 16, 16;
L_0000027ddcd47a50 .functor MUXZ 16, L_0000027ddcd47050, L_0000027ddcd47f50, L_0000027ddcc12830, C4<>;
L_0000027ddcd47230 .part L_0000027ddcd479b0, 7, 1;
LS_0000027ddcd48310_0_0 .concat [ 1 1 1 1], L_0000027ddcd47230, L_0000027ddcd47230, L_0000027ddcd47230, L_0000027ddcd47230;
LS_0000027ddcd48310_0_4 .concat [ 1 1 1 1], L_0000027ddcd47230, L_0000027ddcd47230, L_0000027ddcd47230, L_0000027ddcd47230;
LS_0000027ddcd48310_0_8 .concat [ 1 1 1 1], L_0000027ddcd47230, L_0000027ddcd47230, L_0000027ddcd47230, L_0000027ddcd47230;
LS_0000027ddcd48310_0_12 .concat [ 1 1 1 1], L_0000027ddcd47230, L_0000027ddcd47230, L_0000027ddcd47230, L_0000027ddcd47230;
LS_0000027ddcd48310_0_16 .concat [ 1 1 1 1], L_0000027ddcd47230, L_0000027ddcd47230, L_0000027ddcd47230, L_0000027ddcd47230;
LS_0000027ddcd48310_0_20 .concat [ 1 1 1 1], L_0000027ddcd47230, L_0000027ddcd47230, L_0000027ddcd47230, L_0000027ddcd47230;
LS_0000027ddcd48310_1_0 .concat [ 4 4 4 4], LS_0000027ddcd48310_0_0, LS_0000027ddcd48310_0_4, LS_0000027ddcd48310_0_8, LS_0000027ddcd48310_0_12;
LS_0000027ddcd48310_1_4 .concat [ 4 4 0 0], LS_0000027ddcd48310_0_16, LS_0000027ddcd48310_0_20;
L_0000027ddcd48310 .concat [ 16 8 0 0], LS_0000027ddcd48310_1_0, LS_0000027ddcd48310_1_4;
L_0000027ddcd47d70 .concat [ 8 24 0 0], L_0000027ddcd479b0, L_0000027ddcd48310;
L_0000027ddcd474b0 .part L_0000027ddcd47a50, 15, 1;
LS_0000027ddcd484f0_0_0 .concat [ 1 1 1 1], L_0000027ddcd474b0, L_0000027ddcd474b0, L_0000027ddcd474b0, L_0000027ddcd474b0;
LS_0000027ddcd484f0_0_4 .concat [ 1 1 1 1], L_0000027ddcd474b0, L_0000027ddcd474b0, L_0000027ddcd474b0, L_0000027ddcd474b0;
LS_0000027ddcd484f0_0_8 .concat [ 1 1 1 1], L_0000027ddcd474b0, L_0000027ddcd474b0, L_0000027ddcd474b0, L_0000027ddcd474b0;
LS_0000027ddcd484f0_0_12 .concat [ 1 1 1 1], L_0000027ddcd474b0, L_0000027ddcd474b0, L_0000027ddcd474b0, L_0000027ddcd474b0;
L_0000027ddcd484f0 .concat [ 4 4 4 4], LS_0000027ddcd484f0_0_0, LS_0000027ddcd484f0_0_4, LS_0000027ddcd484f0_0_8, LS_0000027ddcd484f0_0_12;
L_0000027ddcd483b0 .concat [ 16 16 0 0], L_0000027ddcd47a50, L_0000027ddcd484f0;
L_0000027ddcd472d0 .concat [ 8 24 0 0], L_0000027ddcd479b0, L_0000027ddccfecc0;
L_0000027ddcd48130 .concat [ 16 16 0 0], L_0000027ddcd47a50, L_0000027ddccfed08;
L_0000027ddcd47cd0 .cmp/eq 3, L_0000027ddcd47e10, L_0000027ddccfed50;
L_0000027ddcd48450 .cmp/eq 3, L_0000027ddcd47e10, L_0000027ddccfed98;
L_0000027ddcd47550 .cmp/eq 3, L_0000027ddcd47e10, L_0000027ddccfede0;
L_0000027ddcd48630 .cmp/eq 3, L_0000027ddcd47e10, L_0000027ddccfee28;
L_0000027ddcd5d170 .cmp/eq 3, L_0000027ddcd47e10, L_0000027ddccfee70;
L_0000027ddcd5be10 .functor MUXZ 32, L_0000027ddcd5c270, L_0000027ddcd48130, L_0000027ddcd5d170, C4<>;
L_0000027ddcd5bff0 .functor MUXZ 32, L_0000027ddcd5be10, L_0000027ddcd472d0, L_0000027ddcd48630, C4<>;
L_0000027ddcd5beb0 .functor MUXZ 32, L_0000027ddcd5bff0, L_0000027ddcc129f0, L_0000027ddcd47550, C4<>;
L_0000027ddcd5b9b0 .functor MUXZ 32, L_0000027ddcd5beb0, L_0000027ddcd483b0, L_0000027ddcd48450, C4<>;
L_0000027ddcd5c310 .functor MUXZ 32, L_0000027ddcd5b9b0, L_0000027ddcd47d70, L_0000027ddcd47cd0, C4<>;
L_0000027ddcd5c450 .cmp/eq 2, v0000027ddccfcd20_0, L_0000027ddccfeeb8;
L_0000027ddcd5d210 .cmp/eq 2, v0000027ddccfcd20_0, L_0000027ddccfef00;
L_0000027ddcd5c9f0 .cmp/eq 2, v0000027ddccfcd20_0, L_0000027ddccfef48;
L_0000027ddcd5baf0 .arith/sum 32, v0000027ddcc7fb40_0, L_0000027ddccfef90;
L_0000027ddcd5ba50 .functor MUXZ 32, v0000027ddcc7fa00_0, L_0000027ddcd5baf0, L_0000027ddcd5c9f0, C4<>;
L_0000027ddcd5bb90 .functor MUXZ 32, L_0000027ddcd5ba50, L_0000027ddcd5c310, L_0000027ddcd5d210, C4<>;
L_0000027ddcd5d030 .functor MUXZ 32, L_0000027ddcd5bb90, v0000027ddcc7fa00_0, L_0000027ddcd5c450, C4<>;
L_0000027ddcd5d490 .part L_0000027ddcc12a60, 31, 1;
LS_0000027ddcd5bc30_0_0 .concat [ 1 1 1 1], L_0000027ddcd5d490, L_0000027ddcd5d490, L_0000027ddcd5d490, L_0000027ddcd5d490;
LS_0000027ddcd5bc30_0_4 .concat [ 1 1 1 1], L_0000027ddcd5d490, L_0000027ddcd5d490, L_0000027ddcd5d490, L_0000027ddcd5d490;
LS_0000027ddcd5bc30_0_8 .concat [ 1 1 1 1], L_0000027ddcd5d490, L_0000027ddcd5d490, L_0000027ddcd5d490, L_0000027ddcd5d490;
LS_0000027ddcd5bc30_0_12 .concat [ 1 1 1 1], L_0000027ddcd5d490, L_0000027ddcd5d490, L_0000027ddcd5d490, L_0000027ddcd5d490;
LS_0000027ddcd5bc30_0_16 .concat [ 1 1 1 1], L_0000027ddcd5d490, L_0000027ddcd5d490, L_0000027ddcd5d490, L_0000027ddcd5d490;
LS_0000027ddcd5bc30_1_0 .concat [ 4 4 4 4], LS_0000027ddcd5bc30_0_0, LS_0000027ddcd5bc30_0_4, LS_0000027ddcd5bc30_0_8, LS_0000027ddcd5bc30_0_12;
LS_0000027ddcd5bc30_1_4 .concat [ 4 0 0 0], LS_0000027ddcd5bc30_0_16;
L_0000027ddcd5bc30 .concat [ 16 4 0 0], LS_0000027ddcd5bc30_1_0, LS_0000027ddcd5bc30_1_4;
L_0000027ddcd5cd10 .part L_0000027ddcc12a60, 20, 12;
L_0000027ddcd5c4f0 .concat [ 12 20 0 0], L_0000027ddcd5cd10, L_0000027ddcd5bc30;
L_0000027ddcd5cf90 .part L_0000027ddcc12a60, 31, 1;
LS_0000027ddcd5c590_0_0 .concat [ 1 1 1 1], L_0000027ddcd5cf90, L_0000027ddcd5cf90, L_0000027ddcd5cf90, L_0000027ddcd5cf90;
LS_0000027ddcd5c590_0_4 .concat [ 1 1 1 1], L_0000027ddcd5cf90, L_0000027ddcd5cf90, L_0000027ddcd5cf90, L_0000027ddcd5cf90;
LS_0000027ddcd5c590_0_8 .concat [ 1 1 1 1], L_0000027ddcd5cf90, L_0000027ddcd5cf90, L_0000027ddcd5cf90, L_0000027ddcd5cf90;
LS_0000027ddcd5c590_0_12 .concat [ 1 1 1 1], L_0000027ddcd5cf90, L_0000027ddcd5cf90, L_0000027ddcd5cf90, L_0000027ddcd5cf90;
LS_0000027ddcd5c590_0_16 .concat [ 1 1 1 1], L_0000027ddcd5cf90, L_0000027ddcd5cf90, L_0000027ddcd5cf90, L_0000027ddcd5cf90;
LS_0000027ddcd5c590_1_0 .concat [ 4 4 4 4], LS_0000027ddcd5c590_0_0, LS_0000027ddcd5c590_0_4, LS_0000027ddcd5c590_0_8, LS_0000027ddcd5c590_0_12;
LS_0000027ddcd5c590_1_4 .concat [ 4 0 0 0], LS_0000027ddcd5c590_0_16;
L_0000027ddcd5c590 .concat [ 16 4 0 0], LS_0000027ddcd5c590_1_0, LS_0000027ddcd5c590_1_4;
L_0000027ddcd5cc70 .part L_0000027ddcc12a60, 25, 7;
L_0000027ddcd5d2b0 .part L_0000027ddcc12a60, 7, 5;
L_0000027ddcd5d670 .concat [ 5 7 20 0], L_0000027ddcd5d2b0, L_0000027ddcd5cc70, L_0000027ddcd5c590;
L_0000027ddcd5d350 .cmp/eq 2, v0000027ddccfc640_0, L_0000027ddccfefd8;
L_0000027ddcd5c630 .cmp/eq 2, v0000027ddccfc640_0, L_0000027ddccff020;
L_0000027ddcd5d530 .arith/sum 32, v0000027ddcc7fb40_0, L_0000027ddccff068;
L_0000027ddcd5ca90 .functor MUXZ 32, L_0000027ddcd5d530, L_0000027ddccfca00, L_0000027ddcd5c630, C4<>;
L_0000027ddcd5cb30 .functor MUXZ 32, L_0000027ddcd5ca90, L_0000027ddccfd860, L_0000027ddcd5d350, C4<>;
L_0000027ddcd5d710 .cmp/eq 7, L_0000027ddcd481d0, L_0000027ddccff0b0;
L_0000027ddcd5c090 .functor MUXZ 32, L_0000027ddcd5cef0, L_0000027ddcd5c4f0, v0000027ddccfcfa0_0, C4<>;
L_0000027ddcd5d5d0 .functor MUXZ 32, L_0000027ddcd5c090, L_0000027ddcd5d670, L_0000027ddcd5d710, C4<>;
S_0000027ddcc27d00 .scope module, "ALU" "alu" 4 135, 5 3 0, S_0000027ddcc2b800;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "alu_out";
v0000027ddcc804a0_0 .net "a", 31 0, L_0000027ddcd5c770;  alias, 1 drivers
v0000027ddcc7fa00_0 .var "alu_out", 31 0;
v0000027ddcc809a0_0 .net "b", 31 0, L_0000027ddcd5d5d0;  alias, 1 drivers
v0000027ddcc7faa0_0 .net "op", 3 0, v0000027ddccfd9a0_0;  1 drivers
E_0000027ddcc89900 .event anyedge, v0000027ddcc7faa0_0, v0000027ddcc804a0_0, v0000027ddcc809a0_0;
S_0000027ddcc27e90 .scope module, "IMEM" "imem" 4 119, 6 3 0, S_0000027ddcc2b800;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instr";
L_0000027ddcc12a60 .functor BUFZ 32, L_0000027ddcd5d7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027ddcc807c0_0 .net *"_ivl_0", 31 0, L_0000027ddcd5d7b0;  1 drivers
v0000027ddcc7fdc0_0 .net *"_ivl_3", 29 0, L_0000027ddcd5d850;  1 drivers
v0000027ddcc80fe0_0 .net "instr", 31 0, L_0000027ddcc12a60;  alias, 1 drivers
v0000027ddcc81620 .array "mem", 1023 0, 31 0;
v0000027ddcc80d60_0 .net "pc", 31 0, v0000027ddcc7fb40_0;  alias, 1 drivers
L_0000027ddcd5d7b0 .array/port v0000027ddcc81620, L_0000027ddcd5d850;
L_0000027ddcd5d850 .part v0000027ddcc7fb40_0, 2, 30;
S_0000027ddcc1baa0 .scope module, "PC" "pc" 4 112, 7 3 0, S_0000027ddcc2b800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc_out";
v0000027ddcc81440_0 .net "clk", 0 0, v0000027ddccfd7c0_0;  alias, 1 drivers
v0000027ddcc800e0_0 .net "pc_next", 31 0, L_0000027ddcd5cb30;  alias, 1 drivers
v0000027ddcc7fb40_0 .var "pc_out", 31 0;
v0000027ddcc80f40_0 .net "reset", 0 0, v0000027ddccfc820_0;  alias, 1 drivers
E_0000027ddcc89f40 .event posedge, v0000027ddcc81440_0;
S_0000027ddcc1bc30 .scope module, "RF" "regfile" 4 124, 8 3 0, S_0000027ddcc2b800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w_en";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000027ddcc7fbe0_0 .net *"_ivl_0", 31 0, L_0000027ddcd5d0d0;  1 drivers
v0000027ddcc81120_0 .net *"_ivl_10", 31 0, L_0000027ddcd5bcd0;  1 drivers
v0000027ddcc80e00_0 .net *"_ivl_12", 6 0, L_0000027ddcd5cdb0;  1 drivers
L_0000027ddccff1d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027ddcc7fc80_0 .net *"_ivl_15", 1 0, L_0000027ddccff1d0;  1 drivers
v0000027ddcc80b80_0 .net *"_ivl_18", 31 0, L_0000027ddcd5d3f0;  1 drivers
L_0000027ddccff218 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ddcc7fe60_0 .net *"_ivl_21", 26 0, L_0000027ddccff218;  1 drivers
L_0000027ddccff260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ddcc7ff00_0 .net/2u *"_ivl_22", 31 0, L_0000027ddccff260;  1 drivers
v0000027ddcc811c0_0 .net *"_ivl_24", 0 0, L_0000027ddcd5c950;  1 drivers
L_0000027ddccff2a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ddcc7ffa0_0 .net/2u *"_ivl_26", 31 0, L_0000027ddccff2a8;  1 drivers
v0000027ddcc81080_0 .net *"_ivl_28", 31 0, L_0000027ddcd5c6d0;  1 drivers
L_0000027ddccff0f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ddcc80ae0_0 .net *"_ivl_3", 26 0, L_0000027ddccff0f8;  1 drivers
v0000027ddcc805e0_0 .net *"_ivl_30", 6 0, L_0000027ddcd5bd70;  1 drivers
L_0000027ddccff2f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027ddcc80900_0 .net *"_ivl_33", 1 0, L_0000027ddccff2f0;  1 drivers
L_0000027ddccff140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ddcc80a40_0 .net/2u *"_ivl_4", 31 0, L_0000027ddccff140;  1 drivers
v0000027ddcc80680_0 .net *"_ivl_6", 0 0, L_0000027ddcd5bf50;  1 drivers
L_0000027ddccff188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ddcc81260_0 .net/2u *"_ivl_8", 31 0, L_0000027ddccff188;  1 drivers
v0000027ddcc81300_0 .net "clk", 0 0, v0000027ddccfd7c0_0;  alias, 1 drivers
v0000027ddcc80220_0 .net "rd", 4 0, L_0000027ddcd477d0;  alias, 1 drivers
v0000027ddcc80180_0 .net "rd1", 31 0, L_0000027ddcd5c770;  alias, 1 drivers
v0000027ddcc813a0_0 .net "rd2", 31 0, L_0000027ddcd5cef0;  alias, 1 drivers
v0000027ddcc80860 .array "regs", 31 0, 31 0;
v0000027ddcc81580_0 .net "rs1", 4 0, L_0000027ddcd47410;  alias, 1 drivers
v0000027ddcc80c20_0 .net "rs2", 4 0, L_0000027ddcd47690;  alias, 1 drivers
v0000027ddcc80cc0_0 .net "w_en", 0 0, v0000027ddccfd360_0;  1 drivers
v0000027ddccf8d00_0 .net "wd", 31 0, L_0000027ddcd5d030;  alias, 1 drivers
L_0000027ddcd5d0d0 .concat [ 5 27 0 0], L_0000027ddcd47410, L_0000027ddccff0f8;
L_0000027ddcd5bf50 .cmp/eq 32, L_0000027ddcd5d0d0, L_0000027ddccff140;
L_0000027ddcd5bcd0 .array/port v0000027ddcc80860, L_0000027ddcd5cdb0;
L_0000027ddcd5cdb0 .concat [ 5 2 0 0], L_0000027ddcd47410, L_0000027ddccff1d0;
L_0000027ddcd5c770 .functor MUXZ 32, L_0000027ddcd5bcd0, L_0000027ddccff188, L_0000027ddcd5bf50, C4<>;
L_0000027ddcd5d3f0 .concat [ 5 27 0 0], L_0000027ddcd47690, L_0000027ddccff218;
L_0000027ddcd5c950 .cmp/eq 32, L_0000027ddcd5d3f0, L_0000027ddccff260;
L_0000027ddcd5c6d0 .array/port v0000027ddcc80860, L_0000027ddcd5bd70;
L_0000027ddcd5bd70 .concat [ 5 2 0 0], L_0000027ddcd47690, L_0000027ddccff2f0;
L_0000027ddcd5cef0 .functor MUXZ 32, L_0000027ddcd5c6d0, L_0000027ddccff2a8, L_0000027ddcd5c950, C4<>;
S_0000027ddcc241b0 .scope module, "memory" "dmem" 4 142, 9 3 0, S_0000027ddcc2b800;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 4 "byte_en";
    .port_info 4 /OUTPUT 32 "data";
v0000027ddccf9980_0 .net *"_ivl_0", 31 0, L_0000027ddcd5c810;  1 drivers
v0000027ddccf9ac0_0 .net *"_ivl_3", 9 0, L_0000027ddcd5c130;  1 drivers
v0000027ddccf9160_0 .net *"_ivl_4", 11 0, L_0000027ddcd5c1d0;  1 drivers
L_0000027ddccff338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027ddccf9660_0 .net *"_ivl_7", 1 0, L_0000027ddccff338;  1 drivers
L_0000027ddccff380 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ddccf93e0_0 .net/2u *"_ivl_8", 31 0, L_0000027ddccff380;  1 drivers
v0000027ddccf9a20_0 .net "address", 31 0, L_0000027ddcc12440;  alias, 1 drivers
v0000027ddccf9b60_0 .net "byte_en", 3 0, L_0000027ddcd47370;  alias, 1 drivers
v0000027ddccf95c0_0 .net "data", 31 0, L_0000027ddcd5c270;  alias, 1 drivers
v0000027ddccf8120 .array "mem", 1023 0, 31 0;
v0000027ddccf8a80_0 .net "mem_read", 0 0, v0000027ddccfc320_0;  1 drivers
v0000027ddccf8260_0 .net "write_data", 31 0, L_0000027ddcd47190;  alias, 1 drivers
E_0000027ddcc89980 .event anyedge, v0000027ddccf9b60_0, v0000027ddccf8260_0, v0000027ddccf9a20_0;
L_0000027ddcd5c810 .array/port v0000027ddccf8120, L_0000027ddcd5c1d0;
L_0000027ddcd5c130 .part L_0000027ddcc12440, 2, 10;
L_0000027ddcd5c1d0 .concat [ 10 2 0 0], L_0000027ddcd5c130, L_0000027ddccff338;
L_0000027ddcd5c270 .functor MUXZ 32, L_0000027ddccff380, L_0000027ddcd5c810, v0000027ddccfc320_0, C4<>;
    .scope S_0000027ddcc1baa0;
T_0 ;
    %wait E_0000027ddcc89f40;
    %load/vec4 v0000027ddcc80f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027ddcc7fb40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027ddcc800e0_0;
    %assign/vec4 v0000027ddcc7fb40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027ddcc27e90;
T_1 ;
    %vpi_call/w 6 15 "$readmemh", "imem.hex", v0000027ddcc81620 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000027ddcc1bc30;
T_2 ;
    %wait E_0000027ddcc89f40;
    %load/vec4 v0000027ddcc80cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000027ddcc80220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000027ddccf8d00_0;
    %load/vec4 v0000027ddcc80220_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ddcc80860, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027ddcc27d00;
T_3 ;
Ewait_0 .event/or E_0000027ddcc89900, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000027ddcc7faa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ddcc7fa00_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0000027ddcc804a0_0;
    %load/vec4 v0000027ddcc809a0_0;
    %add;
    %store/vec4 v0000027ddcc7fa00_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v0000027ddcc804a0_0;
    %load/vec4 v0000027ddcc809a0_0;
    %sub;
    %store/vec4 v0000027ddcc7fa00_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0000027ddcc804a0_0;
    %ix/getv 4, v0000027ddcc809a0_0;
    %shiftl 4;
    %store/vec4 v0000027ddcc7fa00_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0000027ddcc804a0_0;
    %load/vec4 v0000027ddcc809a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0000027ddcc7fa00_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0000027ddcc804a0_0;
    %load/vec4 v0000027ddcc809a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0000027ddcc7fa00_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0000027ddcc804a0_0;
    %load/vec4 v0000027ddcc809a0_0;
    %xor;
    %store/vec4 v0000027ddcc7fa00_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0000027ddcc804a0_0;
    %ix/getv 4, v0000027ddcc809a0_0;
    %shiftr 4;
    %store/vec4 v0000027ddcc7fa00_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0000027ddcc804a0_0;
    %ix/getv 4, v0000027ddcc809a0_0;
    %shiftr/s 4;
    %store/vec4 v0000027ddcc7fa00_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0000027ddcc804a0_0;
    %load/vec4 v0000027ddcc809a0_0;
    %or;
    %store/vec4 v0000027ddcc7fa00_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0000027ddcc804a0_0;
    %load/vec4 v0000027ddcc809a0_0;
    %and;
    %store/vec4 v0000027ddcc7fa00_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027ddcc241b0;
T_4 ;
    %wait E_0000027ddcc89980;
    %load/vec4 v0000027ddccf9b60_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000027ddccf8260_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000027ddccf9a20_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ddccf8120, 0, 4;
T_4.0 ;
    %load/vec4 v0000027ddccf9b60_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027ddccf8260_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000027ddccf9a20_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ddccf8120, 4, 5;
T_4.2 ;
    %load/vec4 v0000027ddccf9b60_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000027ddccf8260_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000027ddccf9a20_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ddccf8120, 4, 5;
T_4.4 ;
    %load/vec4 v0000027ddccf9b60_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0000027ddccf8260_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000027ddccf9a20_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ddccf8120, 4, 5;
T_4.6 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027ddcc241b0;
T_5 ;
    %vpi_call/w 9 25 "$readmemh", "dmem.hex", v0000027ddccf8120 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000027ddcc2b800;
T_6 ;
    %wait E_0000027ddcc89e00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ddccfd360_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ddccfcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ddccfc320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027ddccfcd20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027ddccfc640_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ddccfd720_0, 0, 1;
    %load/vec4 v0000027ddccfcbe0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ddccfd360_0, 0, 1;
    %load/vec4 v0000027ddccfcc80_0;
    %load/vec4 v0000027ddccfc3c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %jmp T_6.19;
T_6.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.19;
T_6.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.19;
T_6.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.19;
T_6.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.19;
T_6.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.19;
T_6.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.19;
T_6.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.19;
T_6.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.19;
T_6.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.19;
T_6.19 ;
    %pop/vec4 1;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ddccfd360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ddccfcfa0_0, 0, 1;
    %load/vec4 v0000027ddccfcaa0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0000027ddccfc3c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %jmp T_6.29;
T_6.20 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.29;
T_6.21 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.29;
T_6.22 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.29;
T_6.23 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.29;
T_6.24 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.29;
T_6.25 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.29;
T_6.26 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.29;
T_6.27 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.29;
T_6.28 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.29;
T_6.29 ;
    %pop/vec4 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ddccfd360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ddccfcfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ddccfc320_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027ddccfcd20_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v0000027ddccfc3c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.30, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ddccfd360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ddccfcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ddccfc320_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027ddccfc640_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027ddccfcd20_0, 0, 2;
T_6.30 ;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ddccfc320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027ddccfcd20_0, 0, 2;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ddccfd720_0, 0, 1;
    %load/vec4 v0000027ddccfcaa0_0;
    %parti/s 1, 20, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.32, 4;
    %vpi_call/w 4 235 "$display", "BREAKPOINT: EBREAK executed at PC=0x%h", v0000027ddccfd180_0 {0 0 0};
    %jmp T_6.33;
T_6.32 ;
    %vpi_call/w 4 237 "$display", "SYSTEM CALL: ECALL executed at PC=0x%h", v0000027ddccfd180_0 {0 0 0};
T_6.33 ;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ddccfcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ddccfd360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ddccfc320_0, 0, 1;
    %load/vec4 v0000027ddccfc3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %jmp T_6.35;
T_6.34 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027ddccfd9a0_0, 0, 4;
    %jmp T_6.35;
T_6.35 ;
    %pop/vec4 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027ddcc2b670;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0000027ddccfd7c0_0;
    %inv;
    %store/vec4 v0000027ddccfd7c0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027ddcc2b670;
T_8 ;
    %wait E_0000027ddcc89f40;
    %load/vec4 v0000027ddccfc6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call/w 3 19 "$finish" {0 0 0};
T_8.0 ;
    %vpi_call/w 3 20 "$display", "t=%0t | PC=%0d | x1=%0d | x5=%0d | x6=%0d | x7=%0d", $time, v0000027ddccfd180_0, &A<v0000027ddcc80860, 1>, &A<v0000027ddcc80860, 5>, &A<v0000027ddcc80860, 6>, &A<v0000027ddcc80860, 7> {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0000027ddcc2b670;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ddccfd7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ddccfc820_0, 0, 1;
    %pushi/vec4 16777875, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ddcc81620, 4, 0;
    %pushi/vec4 164071, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ddcc81620, 4, 0;
    %pushi/vec4 103809939, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ddcc81620, 4, 0;
    %pushi/vec4 1048691, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ddcc81620, 4, 0;
    %pushi/vec4 44040979, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ddcc81620, 4, 0;
    %pushi/vec4 32871, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ddcc81620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ddcc80860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ddcc80860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ddcc80860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ddcc80860, 4, 0;
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ddccfc820_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 64 "$display", "\012FINAL STATE:" {0 0 0};
    %vpi_call/w 3 65 "$display", "x1 (return addr) = %0d (expect 8)", &A<v0000027ddcc80860, 1> {0 0 0};
    %vpi_call/w 3 66 "$display", "x6 (function val) = %0d (expect 42)", &A<v0000027ddcc80860, 6> {0 0 0};
    %vpi_call/w 3 67 "$display", "x7 (after return) = %0d (expect 99)", &A<v0000027ddcc80860, 7> {0 0 0};
    %vpi_call/w 3 69 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "cpu_tb.sv";
    "cpu.sv";
    "modules/alu.sv";
    "modules/imem.sv";
    "modules/pc.sv";
    "modules/regfile.sv";
    "modules/dmem.sv";
