# LNS_MAC_unit_design

This is a logarithmic number system multiply accumulate ALU designed in SystemVerilog.
It is based on the paper by J. Johnson 2020 (https://arxiv.org/abs/2004.09313).
To simulate and measure its performance, a design compiler such as Synopsys DC is required.
