0.6
2018.2
Jun 14 2018
20:41:02
E:/GIT/coa-design/poc-revise/poc-revise.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/GIT/coa-design/poc-revise/poc-revise.srcs/sim_1/new/printer_sim.v,1583654340,verilog,,,,printer_sim,,,,,,,,
E:/GIT/coa-design/poc-revise/poc-revise.srcs/sim_1/new/testPrinterPOC.v,1583737857,verilog,,,,testPrinterPOC,,,,,,,,
E:/GIT/coa-design/poc-revise/poc-revise.srcs/sources_1/new/poc.v,1583736849,verilog,,E:/GIT/coa-design/poc-revise/poc-revise.srcs/sources_1/new/printer.v,,poc,,,,,,,,
E:/GIT/coa-design/poc-revise/poc-revise.srcs/sources_1/new/printer.v,1583738020,verilog,,E:/GIT/coa-design/poc-revise/poc-revise.srcs/sim_1/new/testPrinterPOC.v,,printer,,,,,,,,
E:/verilog/poc-revise/poc-revise.srcs/sim_1/new/poc_sim.v,1583650889,verilog,,,,poc_sim,,,,,,,,
