/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;

#include "imx6dl.dtsi"
#include "imx6qdl-advantech.dtsi"

/ {
	model = "Freescale i.MX6 Solo EBCGF06 A1";
	compatible = "fsl,imx6dl-sabresd", "fsl,imx6dl";

	aliases {
		i2c3; /* Disabled i2c3 in imx6dl.dtsi */
	};

	board {
		compatible = "proc-board";
		board-type = "EBC-GF06 A1";
		board-cpu = "DualLiteSolo";
	};

	gpio-ctrl-adv {
		compatible = "gpio-ctrl-adv";
		minipcie-reset-gpio = <&gpio7 12 1>;
		timing-interval = <10>;
		mcu-pwm-gpio = <&gpio7 4 1>;
		status = "okay";
	};

	gpio-keys {
		compatible = "gpio-keys";
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_power_1>;
		power@1 {
			label = "Power button";
			gpios = <&gpio1 1 1>; /* GPIO_ACTIVE_LOW:1 */
			linux,input-type = <1>;	/* EV_PWR */
			linux,code = <116>;		/* KEY_POWER */
			debounce_interval = <1>;
        };
	};
};

&audio_sgtl5000 {
	audio-codec = <&codec>;
	status = "okay";
};

&bkl {
	lvds-bkl-enable = <&gpio6 9 0>;
	lvds-vcc-enable = <&gpio6 7 0>;

	bklt-en-delay-time = <2000>;
	pwms = <&pwm1 0 5000000>;
	status = "okay";
};

&ecspi1 {
	cs-gpios = <&gpio3 19 0>;
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1_1>;
	status = "disabled";
};

&i2c1 {
	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_3p3v>;
		VDDIO-supply = <&reg_3p3v>;
		mclk = <16000000>;
		mclk_source = <0>;
		volume-limite = <0x58>;
	};

	s35390a@30 {
		compatible = "fsl,s35390a";
		reg = <0x30>;
	};
};

&i2c2 {
	status = "disabled";
};

&i2c3 {
	ch7055@76 {
		compatible = "fsl,ch7055";
		reg = <0x76>;
	};

	mxc_vga_i2c@50 {
		compatible = "fsl,mxc_vga_i2c";
		reg = <0x50>;
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1 &pinctrl_hog_2 &pinctrl_minipcie_1>;

	gpio-keys {
		pinctrl_gpio_power_1: gpio_power1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__GPIO1_IO01          0x80000000      /* Power Button */
			>;
		};
	};

	pcie {
		pinctrl_minipcie_1: minipcie1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__GPIO4_IO14		0x0001B0B0	/* PCIE_DIS_B */
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	0x0001B0B0	/* PCIE_WAKE */
				MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x80000000	/* PCIE_RST */
			>;
		};
	};
	
	hog {
		/* special GPIO */
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT0__GPIO7_IO04	0x80000000	/* C8051 CAN2_TX*/
				MX6QDL_PAD_SD3_DAT1__GPIO7_IO05	0x80000000	/* C8051 CAN2_RX*/
				MX6QDL_PAD_GPIO_0__CCM_CLKO1   	0x130b0     /* AUDIO CLK */
			>;
		};
		
		/* Common GPIO */
		pinctrl_hog_2: hoggrp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10		0x80000000	/* GPIO0 */
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11	0x80000000	/* GPIO1 */
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14	0x80000000	/* GPIO2 */
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15	0x80000000	/* GPIO3 */
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	0x80000000	/* GPIO4 */
				MX6QDL_PAD_EIM_OE__GPIO2_IO25       0x80000000  /* GPIO5 */
				MX6QDL_PAD_EIM_CS0__GPIO2_IO23      0x80000000  /* GPIO6 */
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24      0x80000000  /* GPIO7 */
				MX6QDL_PAD_EIM_A25__GPIO5_IO02      0x80000000  /* GPIO8 */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x80000000	/* GPIO9 */
				MX6QDL_PAD_GPIO_9__GPIO1_IO09		0x80000000	/* GPIO10 */
				MX6QDL_PAD_GPIO_18__GPIO7_IO13		0x80000000	/* GPIO11 */
			>;
		};
	};

	lvds {
		pinctrl_lvds_bkl_1: lvds_bklgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	0x170b0		/* LCD_BKLT_EN */
			>;
		};
		pinctrl_lvds_vcc_1: lvds_vccgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07	0x170b0		/* LCD_VDD_EN */
			>;
		};
	};

	spi1 {
		pinctrl_ecspi1_cs_0: ecspi1_cs_grp-0 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x80000000	/* ECSPI1_CS1 */
			>;
		};
	};

	uart2 {
        pinctrl_uart2_3: uart2grp-3 {
	        fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA       0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA       0x1b0b1
				MX6QDL_PAD_EIM_D28__UART2_CTS_B		0x1b0b1
				MX6QDL_PAD_EIM_D29__UART2_RTS_B		0x1b0b1
				MX6QDL_PAD_EIM_D23__GPIO3_IO23		0x80000000    /* RS485 or RS232 */
	        >;
        };
    };

	uart3 {
		pinctrl_uart3_2: uart3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D31__UART3_RTS_B     0x1b0b1 
				MX6QDL_PAD_EIM_D30__UART3_CTS_B     0x1b0b1 
				MX6QDL_PAD_EIM_D20__GPIO3_IO20		0x80000000    /* RS485 or RS232 */
			>;
		};
	};

	uart4 {
        pinctrl_uart4_2: uart4grp-2 {
	        fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA    0x1b0b1
				MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA    0x1b0b1
				MX6QDL_PAD_CSI0_DAT16__UART4_RTS_B	0x1b0b1
				MX6QDL_PAD_CSI0_DAT17__UART4_CTS_B	0x1b0b1
	        >;
        };
    };

    uart5 {
        pinctrl_uart5_2: uart5grp-2 {
	        fsl,pins = <
				MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA    0x1b0b1
				MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA    0x1b0b1
				MX6QDL_PAD_CSI0_DAT18__UART5_RTS_B	0x1b0b1
				MX6QDL_PAD_CSI0_DAT19__UART5_CTS_B	0x1b0b1
	        >;
        };
    };
};

&ldb {
	status = "okay";
//	split-mode;

	lvds-channel@0 {
		crtc = "ipu1-di1";
		/*status ="disabled";*/
		display-timings {
			/*native-mode = <&timing01>;*/
			native-mode = <&timing50>;
			timing50: g215hvnnn {
				clock-frequency = <65000000>;
				hactive = <1024>; //hc 320
				hback-porch = <300>;
				hfront-porch = <15>;
				hsync-len = <5>;

				vactive = <600>; //25
				vback-porch = <15>;
				vfront-porch = <5>;
				vsync-len = <5>;
			};
		};
	};

	lvds-channel@1 {
		crtc = "ipu1-di0";
		status ="disabled";
		/*display-timings {*/
		/*native-mode = <&timing50>;*/

		/*timing60: g215hvnn {*/
			/*clock-frequency = <50400000>;*/
			/*hactive = <1024>;*/
			/*vactive = <600>;*/
			/*hback-porch = <250>;*/
			/*hfront-porch = <20>;*/
			/*vback-porch = <5>;*/
			/*vfront-porch = <15>;*/
			/*hsync-len = <5>;*/
			/*vsync-len = <5>;*/
			/*};*/
		/*};*/
	};
};

&mxcfb1{
	status = "okay";
};

&mxcfb2{
	compatible = "fsl,mxc_sdc_fb";
	disp_dev = "lcd";
	interface_pix_fmt = "RGB24";
	mode_str ="1920x1080M@60";
	default_bpp = <16>;
	int_clk = <0>;
	late_init = <0>;
	status = "okay";
};

&mxcfb3{
	compatible = "fsl,mxc_sdc_fb";
	disp_dev = "ldb";
	interface_pix_fmt = "LVDS666";
	mode_str ="1024x600M@60";
	default_bpp = <16>;
	int_clk = <0>;
	late_init = <0>;
	status = "okay";
};

&audio_hdmi {
	status = "disabled";
};

&hdmi_audio {
	status = "disabled";
};

&hdmi_cec {
	status = "disabled";
};

&hdmi_video {
	status = "disabled";
};

&hdmi_core {
	status = "disabled";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_1>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_3>;
	fsl,uart-has-rtscts;
	uart-sel-gpio = <&gpio3 23 1>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3_2>;
	fsl,uart-has-rtscts;
	uart-sel-gpio = <&gpio3 20 1>;
	status = "okay";
};

&uart4 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart4_2>;
    fsl,uart-has-rtscts;
    status = "okay";
};

&uart5 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart5_2>;
    fsl,uart-has-rtscts;
    status = "okay";
};

&usbh1 {
	status = "okay";
};

&usbotg {
	dr_mode = "host";
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_2>;
	bus-width = <4>;
	cd-gpios = <&gpio2 2 0>;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4_1>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1_1 &pinctrl_enet1_rst_1>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 25 1>; /* GPIO_ACTIVE_LOW 1 */
	status = "okay";
};

&v4l2_output {
	status = "disabled";
};

&wdog1 {
	status = "okay";
};
