{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603046872697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603046872698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 01:47:52 2020 " "Processing started: Mon Oct 19 01:47:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603046872698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603046872698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Half_precision_adder -c Half_precision_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Half_precision_adder -c Half_precision_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603046872698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603046873122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603046873123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-Gate_level " "Found design unit 1: fulladder-Gate_level" {  } { { "fulladder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3_imba/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603046894321 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3_imba/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603046894321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603046894321 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 adder_nbit.vhd(15) " "VHDL error at adder_nbit.vhd(15): block comments are not supported in VHDL_1993" {  } { { "adder_nbit.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3_imba/adder_nbit.vhd" 15 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603046894323 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement adder_nbit.vhd(49) " "VHDL syntax error at adder_nbit.vhd(49) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "adder_nbit.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3_imba/adder_nbit.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603046894323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nbit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file adder_nbit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603046894323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cases.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cases.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cases-behavior " "Found design unit 1: cases-behavior" {  } { { "cases.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3_imba/cases.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603046894326 ""} { "Info" "ISGN_ENTITY_NAME" "1 cases " "Found entity 1: cases" {  } { { "cases.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Praktikum3_imba/cases.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603046894326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603046894326 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603046894500 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 19 01:48:14 2020 " "Processing ended: Mon Oct 19 01:48:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603046894500 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603046894500 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603046894500 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603046894500 ""}
