

================================================================
== Vivado HLS Report for 'csd'
================================================================
* Date:           Tue May 19 08:16:38 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        CSD
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.121 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17 0), !map !33"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17 %inA_V), !map !39"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17 %inB_V), !map !43"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %op), !map !47"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @csd_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%op_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %op)" [csd.cpp:3]   --->   Operation 7 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inB_V_read = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %inB_V)" [csd.cpp:3]   --->   Operation 8 'read' 'inB_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inA_V_read = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %inA_V)" [csd.cpp:3]   --->   Operation 9 'read' 'inA_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.12ns)   --->   "%icmp_ln5 = icmp eq i8 %op_read, 1" [csd.cpp:5]   --->   Operation 10 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.59ns)   --->   "%sub_ln214 = sub i17 %inA_V_read, %inB_V_read" [csd.cpp:8]   --->   Operation 11 'sub' 'sub_ln214' <Predicate = (!icmp_ln5)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.59ns)   --->   "%add_ln209 = add i17 %inB_V_read, %inA_V_read" [csd.cpp:6]   --->   Operation 12 'add' 'add_ln209' <Predicate = (icmp_ln5)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.52ns)   --->   "%select_ln5 = select i1 %icmp_ln5, i17 %add_ln209, i17 %sub_ln214" [csd.cpp:5]   --->   Operation 13 'select' 'select_ln5' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "ret i17 %select_ln5" [csd.cpp:9]   --->   Operation 14 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inA_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inB_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
spectopmodule_ln0 (spectopmodule) [ 00]
op_read           (read         ) [ 00]
inB_V_read        (read         ) [ 00]
inA_V_read        (read         ) [ 00]
icmp_ln5          (icmp         ) [ 01]
sub_ln214         (sub          ) [ 00]
add_ln209         (add          ) [ 00]
select_ln5        (select       ) [ 00]
ret_ln9           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inA_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inA_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inB_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inB_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="csd_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="op_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="8" slack="0"/>
<pin id="22" dir="0" index="1" bw="8" slack="0"/>
<pin id="23" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="inB_V_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="17" slack="0"/>
<pin id="28" dir="0" index="1" bw="17" slack="0"/>
<pin id="29" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inB_V_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="inA_V_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="17" slack="0"/>
<pin id="34" dir="0" index="1" bw="17" slack="0"/>
<pin id="35" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inA_V_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="icmp_ln5_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="sub_ln214_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="17" slack="0"/>
<pin id="46" dir="0" index="1" bw="17" slack="0"/>
<pin id="47" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="add_ln209_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="17" slack="0"/>
<pin id="52" dir="0" index="1" bw="17" slack="0"/>
<pin id="53" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="select_ln5_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="17" slack="0"/>
<pin id="59" dir="0" index="2" bw="17" slack="0"/>
<pin id="60" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln5/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="14" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="4" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="16" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="16" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="20" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="18" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="32" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="26" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="26" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="32" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="38" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="50" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="44" pin="2"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: csd : inA_V | {1 }
	Port: csd : inB_V | {1 }
	Port: csd : op | {1 }
  - Chain level:
	State 1
		select_ln5 : 1
		ret_ln9 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln214_fu_44    |    0    |    24   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln209_fu_50    |    0    |    24   |
|----------|-----------------------|---------|---------|
|  select  |    select_ln5_fu_56   |    0    |    17   |
|----------|-----------------------|---------|---------|
|   icmp   |     icmp_ln5_fu_38    |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |   op_read_read_fu_20  |    0    |    0    |
|   read   | inB_V_read_read_fu_26 |    0    |    0    |
|          | inA_V_read_read_fu_32 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    76   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   76   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   76   |
+-----------+--------+--------+
