Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 14 14:32:37 2018
| Host         : DESKTOP-0KG3I12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file edge_detector_filter_timing_summary_routed.rpt -pb edge_detector_filter_timing_summary_routed.pb -rpx edge_detector_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : edge_detector_filter
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 702 register/latch pins with no clock driven by root clock pin: hdmi_rx_clk_p (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[filling][0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[filling][1]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[state][0]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[state][1]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[state][2]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[state][3]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][10]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][1]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][2]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][3]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][4]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][5]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][6]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][7]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][8]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[9]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[10]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[12]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[13]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[14]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[15]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[16]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[17]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[18]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[19]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[20]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[21]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[22]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[23]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[28]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[29]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[30]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[3]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[4]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[5]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[6]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[7]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[8]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[9]/Q (HIGH)

 There are 323 register/latch pins with no clock driven by root clock pin: hdmiin/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q (HIGH)

 There are 513 register/latch pins with no clock driven by root clock pin: hdmiin/GenerateBUFG.ResyncToBUFG_X/poVDE_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: hdmiin/GenerateBUFG.ResyncToBUFG_X/poVSync_reg/Q (HIGH)

 There are 323 register/latch pins with no clock driven by root clock pin: merger/FSM_sequential_curr_reg_reg[state][0]/Q (HIGH)

 There are 323 register/latch pins with no clock driven by root clock pin: merger/FSM_sequential_curr_reg_reg[state][1]/Q (HIGH)

 There are 278 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][0]/Q (HIGH)

 There are 278 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][1]/Q (HIGH)

 There are 278 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][2]/Q (HIGH)

 There are 278 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][3]/Q (HIGH)

 There are 278 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][4]/Q (HIGH)

 There are 278 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][5]/Q (HIGH)

 There are 278 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[loading][0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1951 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 311 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 31 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.964        0.000                      0                  438        0.042        0.000                      0                  438        0.264        0.000                       0                   320  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk_pin              {0.000 4.000}        8.000           125.000         
  MemClk_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  RefClk200_clk_wiz_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1   {0.000 4.000}        8.000           125.000         
sysclk                   {0.000 4.000}        8.000           125.000         
  MemClk_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  RefClk200_clk_wiz_0    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                2.000        0.000                       0                     1  
  MemClk_clk_wiz_0_1          12.867        0.000                      0                   76        0.122        0.000                      0                   76        9.500        0.000                       0                   141  
  RefClk200_clk_wiz_0_1        0.964        0.000                      0                  359        0.122        0.000                      0                  359        0.264        0.000                       0                   175  
  clkfbout_clk_wiz_0_1                                                                                                                                                     5.845        0.000                       0                     3  
sysclk                                                                                                                                                                     2.000        0.000                       0                     1  
  MemClk_clk_wiz_0            12.866        0.000                      0                   76        0.122        0.000                      0                   76        9.500        0.000                       0                   141  
  RefClk200_clk_wiz_0          0.964        0.000                      0                  359        0.122        0.000                      0                  359        0.264        0.000                       0                   175  
  clkfbout_clk_wiz_0                                                                                                                                                       5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MemClk_clk_wiz_0       MemClk_clk_wiz_0_1          12.866        0.000                      0                   76        0.042        0.000                      0                   76  
RefClk200_clk_wiz_0    RefClk200_clk_wiz_0_1        0.964        0.000                      0                  359        0.057        0.000                      0                  359  
MemClk_clk_wiz_0_1     MemClk_clk_wiz_0            12.866        0.000                      0                   76        0.042        0.000                      0                   76  
RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0          0.964        0.000                      0                  359        0.057        0.000                      0                  359  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      RefClk200_clk_wiz_0    RefClk200_clk_wiz_0          3.416        0.000                      0                    3        0.434        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0          3.416        0.000                      0                    3        0.369        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0    RefClk200_clk_wiz_0_1        3.416        0.000                      0                    3        0.369        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0_1        3.416        0.000                      0                    3        0.434        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  MemClk_clk_wiz_0_1
  To Clock:  MemClk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.867ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 0.642ns (9.574%)  route 6.064ns (90.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 17.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -2.559    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -2.041 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          5.528     3.487    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/pwropt
    SLICE_X98Y7          LUT4 (Prop_lut4_I3_O)        0.124     3.611 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_122/O
                         net (fo=1, routed)           0.536     4.147    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_88
    RAMB36_X5Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    17.976    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.452    
                         clock uncertainty           -0.079    17.373    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.013    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                          -4.147    
  -------------------------------------------------------------------
                         slack                                 12.867    

Slack (MET) :             12.886ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.642ns (9.603%)  route 6.043ns (90.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -2.559    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -2.041 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          5.387     3.345    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt
    SLICE_X98Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.469 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_158/O
                         net (fo=1, routed)           0.657     4.126    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_106
    RAMB36_X5Y2          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.661    17.974    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.450    
                         clock uncertainty           -0.079    17.371    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.011    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.011    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                 12.886    

Slack (MET) :             12.999ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.877%)  route 5.954ns (91.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 17.948 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          4.738     2.633    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.757 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_144/O
                         net (fo=1, routed)           1.216     3.973    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_99
    RAMB36_X4Y13         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.635    17.948    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.411    
                         clock uncertainty           -0.079    17.332    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.972    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.972    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                 12.999    

Slack (MET) :             13.001ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 0.580ns (8.885%)  route 5.948ns (91.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 17.943 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          5.019     2.914    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y54         LUT4 (Prop_lut4_I2_O)        0.124     3.038 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_126/O
                         net (fo=1, routed)           0.929     3.966    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_90
    RAMB36_X4Y14         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.630    17.943    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.406    
                         clock uncertainty           -0.079    17.327    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.967    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                 13.001    

Slack (MET) :             13.080ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 0.580ns (8.934%)  route 5.912ns (91.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          5.168     3.062    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y7          LUT4 (Prop_lut4_I2_O)        0.124     3.186 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_86/O
                         net (fo=1, routed)           0.744     3.930    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_70
    RAMB36_X4Y0          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    17.973    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.449    
                         clock uncertainty           -0.079    17.370    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.010    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                 13.080    

Slack (MET) :             13.236ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.580ns (9.201%)  route 5.723ns (90.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          5.222     3.117    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y54         LUT4 (Prop_lut4_I2_O)        0.124     3.241 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_138/O
                         net (fo=1, routed)           0.502     3.742    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_96
    RAMB36_X4Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.641    17.954    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.417    
                         clock uncertainty           -0.079    17.338    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.978    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                 13.236    

Slack (MET) :             13.275ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.642ns (10.201%)  route 5.652ns (89.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -2.559    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -2.041 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          5.101     3.060    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X90Y7          LUT4 (Prop_lut4_I3_O)        0.124     3.184 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_80/O
                         net (fo=1, routed)           0.551     3.734    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_67
    RAMB36_X4Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.659    17.972    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.448    
                         clock uncertainty           -0.079    17.369    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.009    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                 13.275    

Slack (MET) :             13.312ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.580ns (9.270%)  route 5.677ns (90.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=49, routed)          5.141     3.036    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X98Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.160 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_140/O
                         net (fo=1, routed)           0.536     3.696    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_97
    RAMB36_X5Y3          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.657    17.970    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.446    
                         clock uncertainty           -0.079    17.367    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.007    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.007    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 13.312    

Slack (MET) :             13.326ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.580ns (9.339%)  route 5.631ns (90.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 17.952 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          4.799     2.694    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X91Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.818 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_150/O
                         net (fo=1, routed)           0.832     3.649    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_102
    RAMB36_X4Y12         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.639    17.952    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.415    
                         clock uncertainty           -0.079    17.336    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.976    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                 13.326    

Slack (MET) :             13.378ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.580ns (9.408%)  route 5.585ns (90.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=49, routed)          4.745     2.640    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X98Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.764 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_162/O
                         net (fo=1, routed)           0.840     3.604    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_108
    RAMB36_X5Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    17.958    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.421    
                         clock uncertainty           -0.079    17.342    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.982    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.982    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                 13.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg2[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.128    cw_ref/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.128    -1.075 r  cw_ref/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -1.019    cw_ref/inst/seq_reg2[6]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)        -0.006    -1.209    cw_ref/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.209    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.128    -1.075 r  cw_ref/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.955    cw_ref/inst/seq_reg2[1]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.017    -1.186    cw_ref/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.186    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.474%)  route 0.207ns (59.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.560    -0.620    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y39         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=59, routed)          0.207    -0.271    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X39Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.827    -0.392    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X39Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.194    -0.586    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.070    -0.516    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.230    -0.832    cw_ref/inst/seq_reg2[5]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.078    -1.125    cw_ref/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.125    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.403%)  route 0.236ns (62.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.826    cw_ref/inst/seq_reg2[3]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.076    -1.127    cw_ref/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.268%)  route 0.227ns (61.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          0.227    -0.253    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X46Y28         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.817    -0.402    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y28         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/C
                         clock pessimism             -0.212    -0.614    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.059    -0.555    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.644%)  route 0.291ns (67.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          0.291    -0.190    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.818    -0.401    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism             -0.194    -0.595    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.070    -0.525    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.842%)  route 0.276ns (66.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=49, routed)          0.276    -0.205    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X44Y31         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.820    -0.399    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y31         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.212    -0.611    
    SLICE_X44Y31         FDRE (Hold_fdre_C_D)         0.070    -0.541    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.006%)  route 0.291ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.560    -0.620    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          0.291    -0.164    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.818    -0.401    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism             -0.194    -0.595    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.070    -0.525    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MemClk_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y4     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y4     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y7     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y7     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y38    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y38    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y39    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y27    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y27    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/C



---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.448ns (35.938%)  route 2.581ns (64.062%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 2.906 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.419    -2.037 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           0.835    -1.203    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_3_[2]
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.325    -0.878 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.470    -0.407    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_3
    SLICE_X100Y76        LUT6 (Prop_lut6_I5_O)        0.332    -0.075 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.340     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.433     0.822    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.124     0.946 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.503     1.449    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_3
    SLICE_X100Y76        LUT5 (Prop_lut5_I3_O)        0.124     1.573 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.573    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_3
    SLICE_X100Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.593     2.906    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X100Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.385     2.521    
                         clock uncertainty           -0.065     2.456    
    SLICE_X100Y76        FDRE (Setup_fdre_C_D)        0.081     2.537    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.537    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.448ns (36.753%)  route 2.492ns (63.247%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 2.907 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.419    -2.037 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           0.835    -1.203    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_3_[2]
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.325    -0.878 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.470    -0.407    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_3
    SLICE_X100Y76        LUT6 (Prop_lut6_I5_O)        0.332    -0.075 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.340     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.433     0.822    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.124     0.946 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.414     1.359    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_3
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.124     1.483 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.483    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_3
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.594     2.907    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.363     2.544    
                         clock uncertainty           -0.065     2.479    
    SLICE_X101Y77        FDRE (Setup_fdre_C_D)        0.029     2.508    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.508    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.442ns (36.657%)  route 2.492ns (63.343%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 2.907 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.419    -2.037 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           0.835    -1.203    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_3_[2]
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.325    -0.878 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.470    -0.407    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_3
    SLICE_X100Y76        LUT6 (Prop_lut6_I5_O)        0.332    -0.075 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.340     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.433     0.822    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.124     0.946 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.414     1.359    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_3
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.118     1.477 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.477    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_3
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.594     2.907    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.363     2.544    
                         clock uncertainty           -0.065     2.479    
    SLICE_X101Y77        FDRE (Setup_fdre_C_D)        0.075     2.554    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.554    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.021ns (29.156%)  route 2.481ns (70.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 2.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X104Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDRE (Prop_fdre_C_Q)         0.478    -1.978 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          0.950    -1.028    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X100Y76        LUT3 (Prop_lut3_I0_O)        0.295    -0.733 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=3, routed)           0.731    -0.003    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X100Y78        LUT5 (Prop_lut5_I1_O)        0.124     0.121 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.468     0.589    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     0.713 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.332     1.045    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_3
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.597     2.910    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.423     2.487    
                         clock uncertainty           -0.065     2.422    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205     2.217    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.217    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.021ns (29.156%)  route 2.481ns (70.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 2.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X104Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDRE (Prop_fdre_C_Q)         0.478    -1.978 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          0.950    -1.028    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X100Y76        LUT3 (Prop_lut3_I0_O)        0.295    -0.733 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=3, routed)           0.731    -0.003    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X100Y78        LUT5 (Prop_lut5_I1_O)        0.124     0.121 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.468     0.589    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     0.713 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.332     1.045    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_3
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.597     2.910    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.423     2.487    
                         clock uncertainty           -0.065     2.422    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205     2.217    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.217    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.021ns (29.156%)  route 2.481ns (70.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 2.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X104Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDRE (Prop_fdre_C_Q)         0.478    -1.978 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          0.950    -1.028    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X100Y76        LUT3 (Prop_lut3_I0_O)        0.295    -0.733 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=3, routed)           0.731    -0.003    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X100Y78        LUT5 (Prop_lut5_I1_O)        0.124     0.121 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.468     0.589    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     0.713 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.332     1.045    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_3
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.597     2.910    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.423     2.487    
                         clock uncertainty           -0.065     2.422    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205     2.217    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.217    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  1.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629    -0.550    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.354    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.550    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.075    -0.475    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.603    -0.576    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X97Y65         FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.380    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X97Y65         FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.871    -0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X97Y65         FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.576    
    SLICE_X97Y65         FDPE (Hold_fdpe_C_D)         0.075    -0.501    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.602    -0.577    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.436 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.381    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.870    -0.349    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.577    
    SLICE_X103Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.502    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.996    cw_ref/inst/seq_reg1[0]
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.075    -1.128    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X110Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.347    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X110Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896    -0.323    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X110Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.553    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.075    -0.478    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.349    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X110Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.480    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X90Y71         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDPE (Prop_fdpe_C_Q)         0.164    -0.419 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.364    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X90Y71         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.864    -0.355    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X90Y71         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.583    
    SLICE_X90Y71         FDPE (Hold_fdpe_C_D)         0.060    -0.523    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.164    -0.392 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X112Y74        FDPE (Hold_fdpe_C_D)         0.060    -0.496    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.625    -0.554    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X108Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X108Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X108Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.554    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.060    -0.494    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=4, routed)           0.120    -0.322    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_End
    SLICE_X98Y76         LUT4 (Prop_lut4_I3_O)        0.045    -0.277 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_5
    SLICE_X98Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.863    -0.356    hdmiin/GenerateDDC.DDC_EEPROM/CLK
    SLICE_X98Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/C
                         clock pessimism             -0.215    -0.570    
    SLICE_X98Y76         FDRE (Hold_fdre_C_D)         0.120    -0.450    hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RefClk200_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   cw_ref/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         5.000       2.845      BUFHCE_X0Y24     cw_ref/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[5]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X90Y71     hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X90Y71     hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y68     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y68     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y68     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y68     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y59     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y59     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y59     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y59     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X97Y62     hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y62     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y62     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y62     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y62     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X98Y81     hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  cw_ref/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  MemClk_clk_wiz_0
  To Clock:  MemClk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.866ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 0.642ns (9.574%)  route 6.064ns (90.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 17.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -2.559    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -2.041 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          5.528     3.487    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/pwropt
    SLICE_X98Y7          LUT4 (Prop_lut4_I3_O)        0.124     3.611 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_122/O
                         net (fo=1, routed)           0.536     4.147    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_88
    RAMB36_X5Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    17.976    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.452    
                         clock uncertainty           -0.080    17.372    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.012    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.012    
                         arrival time                          -4.147    
  -------------------------------------------------------------------
                         slack                                 12.866    

Slack (MET) :             12.884ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.642ns (9.603%)  route 6.043ns (90.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -2.559    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -2.041 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          5.387     3.345    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt
    SLICE_X98Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.469 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_158/O
                         net (fo=1, routed)           0.657     4.126    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_106
    RAMB36_X5Y2          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.661    17.974    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.450    
                         clock uncertainty           -0.080    17.370    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.010    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                 12.884    

Slack (MET) :             12.998ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.877%)  route 5.954ns (91.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 17.948 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          4.738     2.633    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.757 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_144/O
                         net (fo=1, routed)           1.216     3.973    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_99
    RAMB36_X4Y13         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.635    17.948    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.411    
                         clock uncertainty           -0.080    17.331    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.971    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.971    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                 12.998    

Slack (MET) :             12.999ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 0.580ns (8.885%)  route 5.948ns (91.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 17.943 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          5.019     2.914    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y54         LUT4 (Prop_lut4_I2_O)        0.124     3.038 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_126/O
                         net (fo=1, routed)           0.929     3.966    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_90
    RAMB36_X4Y14         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.630    17.943    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.406    
                         clock uncertainty           -0.080    17.326    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.966    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.966    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                 12.999    

Slack (MET) :             13.079ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 0.580ns (8.934%)  route 5.912ns (91.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          5.168     3.062    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y7          LUT4 (Prop_lut4_I2_O)        0.124     3.186 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_86/O
                         net (fo=1, routed)           0.744     3.930    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_70
    RAMB36_X4Y0          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    17.973    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.449    
                         clock uncertainty           -0.080    17.369    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.009    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                 13.079    

Slack (MET) :             13.234ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.580ns (9.201%)  route 5.723ns (90.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          5.222     3.117    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y54         LUT4 (Prop_lut4_I2_O)        0.124     3.241 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_138/O
                         net (fo=1, routed)           0.502     3.742    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_96
    RAMB36_X4Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.641    17.954    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.417    
                         clock uncertainty           -0.080    17.337    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.977    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.977    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                 13.234    

Slack (MET) :             13.274ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.642ns (10.201%)  route 5.652ns (89.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -2.559    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -2.041 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          5.101     3.060    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X90Y7          LUT4 (Prop_lut4_I3_O)        0.124     3.184 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_80/O
                         net (fo=1, routed)           0.551     3.734    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_67
    RAMB36_X4Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.659    17.972    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.448    
                         clock uncertainty           -0.080    17.368    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.008    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                 13.274    

Slack (MET) :             13.311ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.580ns (9.270%)  route 5.677ns (90.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=49, routed)          5.141     3.036    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X98Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.160 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_140/O
                         net (fo=1, routed)           0.536     3.696    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_97
    RAMB36_X5Y3          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.657    17.970    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.446    
                         clock uncertainty           -0.080    17.366    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.006    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 13.311    

Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.580ns (9.339%)  route 5.631ns (90.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 17.952 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          4.799     2.694    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X91Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.818 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_150/O
                         net (fo=1, routed)           0.832     3.649    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_102
    RAMB36_X4Y12         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.639    17.952    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.415    
                         clock uncertainty           -0.080    17.335    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.975    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.975    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.377ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.580ns (9.408%)  route 5.585ns (90.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=49, routed)          4.745     2.640    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X98Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.764 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_162/O
                         net (fo=1, routed)           0.840     3.604    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_108
    RAMB36_X5Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    17.958    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.421    
                         clock uncertainty           -0.080    17.341    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.981    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.981    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                 13.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg2[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.128    cw_ref/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.128    -1.075 r  cw_ref/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -1.019    cw_ref/inst/seq_reg2[6]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)        -0.006    -1.209    cw_ref/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.209    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.128    -1.075 r  cw_ref/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.955    cw_ref/inst/seq_reg2[1]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.017    -1.186    cw_ref/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.186    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.474%)  route 0.207ns (59.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.560    -0.620    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y39         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=59, routed)          0.207    -0.271    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X39Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.827    -0.392    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X39Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.194    -0.586    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.070    -0.516    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.230    -0.832    cw_ref/inst/seq_reg2[5]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.078    -1.125    cw_ref/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.125    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.403%)  route 0.236ns (62.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.826    cw_ref/inst/seq_reg2[3]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.076    -1.127    cw_ref/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.268%)  route 0.227ns (61.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          0.227    -0.253    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X46Y28         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.817    -0.402    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y28         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/C
                         clock pessimism             -0.212    -0.614    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.059    -0.555    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.644%)  route 0.291ns (67.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          0.291    -0.190    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.818    -0.401    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism             -0.194    -0.595    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.070    -0.525    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.842%)  route 0.276ns (66.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=49, routed)          0.276    -0.205    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X44Y31         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.820    -0.399    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y31         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.212    -0.611    
    SLICE_X44Y31         FDRE (Hold_fdre_C_D)         0.070    -0.541    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.006%)  route 0.291ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.560    -0.620    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          0.291    -0.164    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.818    -0.401    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism             -0.194    -0.595    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.070    -0.525    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MemClk_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y4     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y4     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y7     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y7     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y38    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y38    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y39    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y27    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y27    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/C



---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.448ns (35.938%)  route 2.581ns (64.062%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 2.906 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.419    -2.037 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           0.835    -1.203    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_3_[2]
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.325    -0.878 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.470    -0.407    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_3
    SLICE_X100Y76        LUT6 (Prop_lut6_I5_O)        0.332    -0.075 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.340     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.433     0.822    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.124     0.946 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.503     1.449    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_3
    SLICE_X100Y76        LUT5 (Prop_lut5_I3_O)        0.124     1.573 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.573    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_3
    SLICE_X100Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.593     2.906    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X100Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.385     2.521    
                         clock uncertainty           -0.065     2.456    
    SLICE_X100Y76        FDRE (Setup_fdre_C_D)        0.081     2.537    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.537    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.448ns (36.753%)  route 2.492ns (63.247%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 2.907 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.419    -2.037 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           0.835    -1.203    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_3_[2]
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.325    -0.878 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.470    -0.407    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_3
    SLICE_X100Y76        LUT6 (Prop_lut6_I5_O)        0.332    -0.075 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.340     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.433     0.822    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.124     0.946 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.414     1.359    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_3
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.124     1.483 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.483    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_3
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.594     2.907    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.363     2.544    
                         clock uncertainty           -0.065     2.479    
    SLICE_X101Y77        FDRE (Setup_fdre_C_D)        0.029     2.508    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.508    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.442ns (36.657%)  route 2.492ns (63.343%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 2.907 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.419    -2.037 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           0.835    -1.203    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_3_[2]
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.325    -0.878 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.470    -0.407    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_3
    SLICE_X100Y76        LUT6 (Prop_lut6_I5_O)        0.332    -0.075 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.340     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.433     0.822    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.124     0.946 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.414     1.359    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_3
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.118     1.477 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.477    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_3
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.594     2.907    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.363     2.544    
                         clock uncertainty           -0.065     2.479    
    SLICE_X101Y77        FDRE (Setup_fdre_C_D)        0.075     2.554    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.554    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.021ns (29.156%)  route 2.481ns (70.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 2.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X104Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDRE (Prop_fdre_C_Q)         0.478    -1.978 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          0.950    -1.028    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X100Y76        LUT3 (Prop_lut3_I0_O)        0.295    -0.733 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=3, routed)           0.731    -0.003    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X100Y78        LUT5 (Prop_lut5_I1_O)        0.124     0.121 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.468     0.589    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     0.713 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.332     1.045    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_3
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.597     2.910    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.423     2.487    
                         clock uncertainty           -0.065     2.422    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205     2.217    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.217    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.021ns (29.156%)  route 2.481ns (70.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 2.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X104Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDRE (Prop_fdre_C_Q)         0.478    -1.978 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          0.950    -1.028    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X100Y76        LUT3 (Prop_lut3_I0_O)        0.295    -0.733 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=3, routed)           0.731    -0.003    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X100Y78        LUT5 (Prop_lut5_I1_O)        0.124     0.121 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.468     0.589    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     0.713 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.332     1.045    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_3
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.597     2.910    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.423     2.487    
                         clock uncertainty           -0.065     2.422    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205     2.217    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.217    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.021ns (29.156%)  route 2.481ns (70.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 2.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X104Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDRE (Prop_fdre_C_Q)         0.478    -1.978 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          0.950    -1.028    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X100Y76        LUT3 (Prop_lut3_I0_O)        0.295    -0.733 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=3, routed)           0.731    -0.003    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X100Y78        LUT5 (Prop_lut5_I1_O)        0.124     0.121 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.468     0.589    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     0.713 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.332     1.045    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_3
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.597     2.910    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.423     2.487    
                         clock uncertainty           -0.065     2.422    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205     2.217    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.217    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  1.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629    -0.550    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.354    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.550    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.075    -0.475    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.603    -0.576    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X97Y65         FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.380    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X97Y65         FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.871    -0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X97Y65         FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.576    
    SLICE_X97Y65         FDPE (Hold_fdpe_C_D)         0.075    -0.501    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.602    -0.577    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.436 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.381    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.870    -0.349    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.577    
    SLICE_X103Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.502    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.996    cw_ref/inst/seq_reg1[0]
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.075    -1.128    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X110Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.347    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X110Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896    -0.323    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X110Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.553    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.075    -0.478    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.349    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X110Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.480    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X90Y71         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDPE (Prop_fdpe_C_Q)         0.164    -0.419 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.364    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X90Y71         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.864    -0.355    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X90Y71         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.583    
    SLICE_X90Y71         FDPE (Hold_fdpe_C_D)         0.060    -0.523    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.164    -0.392 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X112Y74        FDPE (Hold_fdpe_C_D)         0.060    -0.496    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.625    -0.554    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X108Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X108Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X108Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.554    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.060    -0.494    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=4, routed)           0.120    -0.322    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_End
    SLICE_X98Y76         LUT4 (Prop_lut4_I3_O)        0.045    -0.277 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_5
    SLICE_X98Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.863    -0.356    hdmiin/GenerateDDC.DDC_EEPROM/CLK
    SLICE_X98Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/C
                         clock pessimism             -0.215    -0.570    
    SLICE_X98Y76         FDRE (Hold_fdre_C_D)         0.120    -0.450    hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RefClk200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   cw_ref/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         5.000       2.845      BUFHCE_X0Y24     cw_ref/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[5]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X90Y71     hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X90Y71     hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y68     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y68     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y68     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y68     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y59     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y59     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y59     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y59     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X97Y62     hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y62     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y62     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y62     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X96Y62     hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X98Y81     hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  cw_ref/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MemClk_clk_wiz_0
  To Clock:  MemClk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.866ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 0.642ns (9.574%)  route 6.064ns (90.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 17.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -2.559    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -2.041 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          5.528     3.487    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/pwropt
    SLICE_X98Y7          LUT4 (Prop_lut4_I3_O)        0.124     3.611 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_122/O
                         net (fo=1, routed)           0.536     4.147    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_88
    RAMB36_X5Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    17.976    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.452    
                         clock uncertainty           -0.080    17.372    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.012    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.012    
                         arrival time                          -4.147    
  -------------------------------------------------------------------
                         slack                                 12.866    

Slack (MET) :             12.884ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.642ns (9.603%)  route 6.043ns (90.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -2.559    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -2.041 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          5.387     3.345    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt
    SLICE_X98Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.469 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_158/O
                         net (fo=1, routed)           0.657     4.126    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_106
    RAMB36_X5Y2          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.661    17.974    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.450    
                         clock uncertainty           -0.080    17.370    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.010    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                 12.884    

Slack (MET) :             12.998ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.877%)  route 5.954ns (91.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 17.948 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          4.738     2.633    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.757 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_144/O
                         net (fo=1, routed)           1.216     3.973    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_99
    RAMB36_X4Y13         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.635    17.948    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.411    
                         clock uncertainty           -0.080    17.331    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.971    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.971    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                 12.998    

Slack (MET) :             12.999ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 0.580ns (8.885%)  route 5.948ns (91.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 17.943 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          5.019     2.914    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y54         LUT4 (Prop_lut4_I2_O)        0.124     3.038 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_126/O
                         net (fo=1, routed)           0.929     3.966    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_90
    RAMB36_X4Y14         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.630    17.943    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.406    
                         clock uncertainty           -0.080    17.326    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.966    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.966    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                 12.999    

Slack (MET) :             13.079ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 0.580ns (8.934%)  route 5.912ns (91.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          5.168     3.062    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y7          LUT4 (Prop_lut4_I2_O)        0.124     3.186 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_86/O
                         net (fo=1, routed)           0.744     3.930    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_70
    RAMB36_X4Y0          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    17.973    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.449    
                         clock uncertainty           -0.080    17.369    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.009    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                 13.079    

Slack (MET) :             13.234ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.580ns (9.201%)  route 5.723ns (90.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          5.222     3.117    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y54         LUT4 (Prop_lut4_I2_O)        0.124     3.241 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_138/O
                         net (fo=1, routed)           0.502     3.742    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_96
    RAMB36_X4Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.641    17.954    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.417    
                         clock uncertainty           -0.080    17.337    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.977    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.977    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                 13.234    

Slack (MET) :             13.274ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.642ns (10.201%)  route 5.652ns (89.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -2.559    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -2.041 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          5.101     3.060    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X90Y7          LUT4 (Prop_lut4_I3_O)        0.124     3.184 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_80/O
                         net (fo=1, routed)           0.551     3.734    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_67
    RAMB36_X4Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.659    17.972    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.448    
                         clock uncertainty           -0.080    17.368    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.008    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                 13.274    

Slack (MET) :             13.311ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.580ns (9.270%)  route 5.677ns (90.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=49, routed)          5.141     3.036    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X98Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.160 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_140/O
                         net (fo=1, routed)           0.536     3.696    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_97
    RAMB36_X5Y3          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.657    17.970    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.446    
                         clock uncertainty           -0.080    17.366    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.006    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 13.311    

Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.580ns (9.339%)  route 5.631ns (90.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 17.952 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          4.799     2.694    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X91Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.818 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_150/O
                         net (fo=1, routed)           0.832     3.649    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_102
    RAMB36_X4Y12         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.639    17.952    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.415    
                         clock uncertainty           -0.080    17.335    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.975    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.975    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.377ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.580ns (9.408%)  route 5.585ns (90.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=49, routed)          4.745     2.640    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X98Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.764 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_162/O
                         net (fo=1, routed)           0.840     3.604    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_108
    RAMB36_X5Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    17.958    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.421    
                         clock uncertainty           -0.080    17.341    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.981    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.981    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                 13.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg2[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.048    cw_ref/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.128    -1.075 r  cw_ref/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -1.019    cw_ref/inst/seq_reg2[6]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)        -0.006    -1.129    cw_ref/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.129    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.128    -1.075 r  cw_ref/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.955    cw_ref/inst/seq_reg2[1]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.017    -1.106    cw_ref/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.106    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.474%)  route 0.207ns (59.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.560    -0.620    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y39         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=59, routed)          0.207    -0.271    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X39Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.827    -0.392    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X39Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.194    -0.586    
                         clock uncertainty            0.080    -0.505    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.070    -0.435    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.230    -0.832    cw_ref/inst/seq_reg2[5]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.078    -1.045    cw_ref/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.045    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.403%)  route 0.236ns (62.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.826    cw_ref/inst/seq_reg2[3]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.076    -1.047    cw_ref/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          1.047    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.268%)  route 0.227ns (61.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          0.227    -0.253    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X46Y28         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.817    -0.402    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y28         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/C
                         clock pessimism             -0.212    -0.614    
                         clock uncertainty            0.080    -0.533    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.059    -0.474    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.644%)  route 0.291ns (67.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          0.291    -0.190    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.818    -0.401    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism             -0.194    -0.595    
                         clock uncertainty            0.080    -0.514    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.070    -0.444    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.842%)  route 0.276ns (66.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=49, routed)          0.276    -0.205    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X44Y31         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.820    -0.399    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y31         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.212    -0.611    
                         clock uncertainty            0.080    -0.530    
    SLICE_X44Y31         FDRE (Hold_fdre_C_D)         0.070    -0.460    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.006%)  route 0.291ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.560    -0.620    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          0.291    -0.164    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.818    -0.401    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism             -0.194    -0.595    
                         clock uncertainty            0.080    -0.514    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.070    -0.444    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.448ns (35.938%)  route 2.581ns (64.062%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 2.906 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.419    -2.037 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           0.835    -1.203    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_3_[2]
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.325    -0.878 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.470    -0.407    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_3
    SLICE_X100Y76        LUT6 (Prop_lut6_I5_O)        0.332    -0.075 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.340     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.433     0.822    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.124     0.946 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.503     1.449    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_3
    SLICE_X100Y76        LUT5 (Prop_lut5_I3_O)        0.124     1.573 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.573    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_3
    SLICE_X100Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.593     2.906    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X100Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.385     2.521    
                         clock uncertainty           -0.065     2.456    
    SLICE_X100Y76        FDRE (Setup_fdre_C_D)        0.081     2.537    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.537    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.448ns (36.753%)  route 2.492ns (63.247%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 2.907 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.419    -2.037 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           0.835    -1.203    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_3_[2]
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.325    -0.878 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.470    -0.407    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_3
    SLICE_X100Y76        LUT6 (Prop_lut6_I5_O)        0.332    -0.075 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.340     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.433     0.822    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.124     0.946 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.414     1.359    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_3
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.124     1.483 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.483    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_3
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.594     2.907    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.363     2.544    
                         clock uncertainty           -0.065     2.479    
    SLICE_X101Y77        FDRE (Setup_fdre_C_D)        0.029     2.508    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.508    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.442ns (36.657%)  route 2.492ns (63.343%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 2.907 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.419    -2.037 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           0.835    -1.203    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_3_[2]
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.325    -0.878 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.470    -0.407    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_3
    SLICE_X100Y76        LUT6 (Prop_lut6_I5_O)        0.332    -0.075 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.340     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.433     0.822    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.124     0.946 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.414     1.359    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_3
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.118     1.477 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.477    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_3
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.594     2.907    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.363     2.544    
                         clock uncertainty           -0.065     2.479    
    SLICE_X101Y77        FDRE (Setup_fdre_C_D)        0.075     2.554    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.554    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.021ns (29.156%)  route 2.481ns (70.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 2.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X104Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDRE (Prop_fdre_C_Q)         0.478    -1.978 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          0.950    -1.028    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X100Y76        LUT3 (Prop_lut3_I0_O)        0.295    -0.733 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=3, routed)           0.731    -0.003    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X100Y78        LUT5 (Prop_lut5_I1_O)        0.124     0.121 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.468     0.589    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     0.713 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.332     1.045    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_3
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.597     2.910    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.423     2.487    
                         clock uncertainty           -0.065     2.422    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205     2.217    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.217    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.021ns (29.156%)  route 2.481ns (70.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 2.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X104Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDRE (Prop_fdre_C_Q)         0.478    -1.978 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          0.950    -1.028    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X100Y76        LUT3 (Prop_lut3_I0_O)        0.295    -0.733 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=3, routed)           0.731    -0.003    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X100Y78        LUT5 (Prop_lut5_I1_O)        0.124     0.121 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.468     0.589    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     0.713 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.332     1.045    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_3
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.597     2.910    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.423     2.487    
                         clock uncertainty           -0.065     2.422    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205     2.217    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.217    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.021ns (29.156%)  route 2.481ns (70.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 2.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X104Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDRE (Prop_fdre_C_Q)         0.478    -1.978 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          0.950    -1.028    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X100Y76        LUT3 (Prop_lut3_I0_O)        0.295    -0.733 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=3, routed)           0.731    -0.003    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X100Y78        LUT5 (Prop_lut5_I1_O)        0.124     0.121 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.468     0.589    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     0.713 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.332     1.045    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_3
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.597     2.910    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.423     2.487    
                         clock uncertainty           -0.065     2.422    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205     2.217    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.217    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  1.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629    -0.550    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.354    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.550    
                         clock uncertainty            0.065    -0.485    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.075    -0.410    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.603    -0.576    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X97Y65         FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.380    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X97Y65         FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.871    -0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X97Y65         FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.576    
                         clock uncertainty            0.065    -0.511    
    SLICE_X97Y65         FDPE (Hold_fdpe_C_D)         0.075    -0.436    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.602    -0.577    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.436 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.381    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.870    -0.349    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.577    
                         clock uncertainty            0.065    -0.512    
    SLICE_X103Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.437    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X110Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.347    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X110Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896    -0.323    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X110Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.075    -0.413    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.996    cw_ref/inst/seq_reg1[0]
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.065    -1.138    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.075    -1.063    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.063    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.349    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X110Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.415    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X90Y71         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDPE (Prop_fdpe_C_Q)         0.164    -0.419 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.364    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X90Y71         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.864    -0.355    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X90Y71         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.583    
                         clock uncertainty            0.065    -0.518    
    SLICE_X90Y71         FDPE (Hold_fdpe_C_D)         0.060    -0.458    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.164    -0.392 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X112Y74        FDPE (Hold_fdpe_C_D)         0.060    -0.431    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.625    -0.554    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X108Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X108Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X108Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.554    
                         clock uncertainty            0.065    -0.489    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.060    -0.429    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=4, routed)           0.120    -0.322    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_End
    SLICE_X98Y76         LUT4 (Prop_lut4_I3_O)        0.045    -0.277 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_5
    SLICE_X98Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.863    -0.356    hdmiin/GenerateDDC.DDC_EEPROM/CLK
    SLICE_X98Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/C
                         clock pessimism             -0.215    -0.570    
                         clock uncertainty            0.065    -0.505    
    SLICE_X98Y76         FDRE (Hold_fdre_C_D)         0.120    -0.385    hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  MemClk_clk_wiz_0_1
  To Clock:  MemClk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.866ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 0.642ns (9.574%)  route 6.064ns (90.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 17.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -2.559    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -2.041 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          5.528     3.487    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/pwropt
    SLICE_X98Y7          LUT4 (Prop_lut4_I3_O)        0.124     3.611 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_122/O
                         net (fo=1, routed)           0.536     4.147    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_88
    RAMB36_X5Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    17.976    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.452    
                         clock uncertainty           -0.080    17.372    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.012    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.012    
                         arrival time                          -4.147    
  -------------------------------------------------------------------
                         slack                                 12.866    

Slack (MET) :             12.884ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.642ns (9.603%)  route 6.043ns (90.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -2.559    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -2.041 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          5.387     3.345    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt
    SLICE_X98Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.469 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_158/O
                         net (fo=1, routed)           0.657     4.126    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_106
    RAMB36_X5Y2          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.661    17.974    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.450    
                         clock uncertainty           -0.080    17.370    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.010    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                 12.884    

Slack (MET) :             12.998ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.877%)  route 5.954ns (91.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 17.948 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          4.738     2.633    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.757 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_144/O
                         net (fo=1, routed)           1.216     3.973    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_99
    RAMB36_X4Y13         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.635    17.948    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.411    
                         clock uncertainty           -0.080    17.331    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.971    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.971    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                 12.998    

Slack (MET) :             12.999ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 0.580ns (8.885%)  route 5.948ns (91.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 17.943 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          5.019     2.914    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y54         LUT4 (Prop_lut4_I2_O)        0.124     3.038 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_126/O
                         net (fo=1, routed)           0.929     3.966    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_90
    RAMB36_X4Y14         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.630    17.943    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.406    
                         clock uncertainty           -0.080    17.326    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.966    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.966    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                 12.999    

Slack (MET) :             13.079ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 0.580ns (8.934%)  route 5.912ns (91.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 17.973 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          5.168     3.062    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y7          LUT4 (Prop_lut4_I2_O)        0.124     3.186 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_86/O
                         net (fo=1, routed)           0.744     3.930    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_70
    RAMB36_X4Y0          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    17.973    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.449    
                         clock uncertainty           -0.080    17.369    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.009    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                 13.079    

Slack (MET) :             13.234ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.580ns (9.201%)  route 5.723ns (90.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          5.222     3.117    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X90Y54         LUT4 (Prop_lut4_I2_O)        0.124     3.241 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_138/O
                         net (fo=1, routed)           0.502     3.742    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_96
    RAMB36_X4Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.641    17.954    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.417    
                         clock uncertainty           -0.080    17.337    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.977    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.977    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                 13.234    

Slack (MET) :             13.274ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.642ns (10.201%)  route 5.652ns (89.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.559ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.665    -2.559    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518    -2.041 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          5.101     3.060    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X90Y7          LUT4 (Prop_lut4_I3_O)        0.124     3.184 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_80/O
                         net (fo=1, routed)           0.551     3.734    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_67
    RAMB36_X4Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.659    17.972    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.448    
                         clock uncertainty           -0.080    17.368    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.008    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                 13.274    

Slack (MET) :             13.311ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.580ns (9.270%)  route 5.677ns (90.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 17.970 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=49, routed)          5.141     3.036    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X98Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.160 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_140/O
                         net (fo=1, routed)           0.536     3.696    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_97
    RAMB36_X5Y3          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.657    17.970    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.524    17.446    
                         clock uncertainty           -0.080    17.366    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    17.006    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 13.311    

Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.580ns (9.339%)  route 5.631ns (90.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 17.952 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 f  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          4.799     2.694    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X91Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.818 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_150/O
                         net (fo=1, routed)           0.832     3.649    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_102
    RAMB36_X4Y12         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.639    17.952    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.415    
                         clock uncertainty           -0.080    17.335    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.975    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.975    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.377ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.580ns (9.408%)  route 5.585ns (90.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.561ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.663    -2.561    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456    -2.105 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=49, routed)          4.745     2.640    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X98Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.764 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_162/O
                         net (fo=1, routed)           0.840     3.604    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_108
    RAMB36_X5Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    17.958    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.538    17.421    
                         clock uncertainty           -0.080    17.341    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    16.981    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.981    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                 13.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg2[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.048    cw_ref/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.128    -1.075 r  cw_ref/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -1.019    cw_ref/inst/seq_reg2[6]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)        -0.006    -1.129    cw_ref/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.129    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.128    -1.075 r  cw_ref/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.955    cw_ref/inst/seq_reg2[1]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.017    -1.106    cw_ref/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.106    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.474%)  route 0.207ns (59.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.560    -0.620    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y39         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=59, routed)          0.207    -0.271    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X39Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.827    -0.392    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X39Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.194    -0.586    
                         clock uncertainty            0.080    -0.505    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.070    -0.435    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.230    -0.832    cw_ref/inst/seq_reg2[5]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.078    -1.045    cw_ref/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.045    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.403%)  route 0.236ns (62.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.826    cw_ref/inst/seq_reg2[3]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.076    -1.047    cw_ref/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          1.047    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.268%)  route 0.227ns (61.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          0.227    -0.253    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X46Y28         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.817    -0.402    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X46Y28         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/C
                         clock pessimism             -0.212    -0.614    
                         clock uncertainty            0.080    -0.533    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.059    -0.474    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.644%)  route 0.291ns (67.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=52, routed)          0.291    -0.190    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.818    -0.401    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism             -0.194    -0.595    
                         clock uncertainty            0.080    -0.514    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.070    -0.444    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.842%)  route 0.276ns (66.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=49, routed)          0.276    -0.205    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X44Y31         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.820    -0.399    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X44Y31         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.212    -0.611    
                         clock uncertainty            0.080    -0.530    
    SLICE_X44Y31         FDRE (Hold_fdre_C_D)         0.070    -0.460    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.006%)  route 0.291ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.401ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.560    -0.620    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y38         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=52, routed)          0.291    -0.164    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.818    -0.401    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y29         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism             -0.194    -0.595    
                         clock uncertainty            0.080    -0.514    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.070    -0.444    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.448ns (35.938%)  route 2.581ns (64.062%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 2.906 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.419    -2.037 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           0.835    -1.203    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_3_[2]
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.325    -0.878 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.470    -0.407    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_3
    SLICE_X100Y76        LUT6 (Prop_lut6_I5_O)        0.332    -0.075 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.340     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.433     0.822    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.124     0.946 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.503     1.449    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_3
    SLICE_X100Y76        LUT5 (Prop_lut5_I3_O)        0.124     1.573 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.573    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_3
    SLICE_X100Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.593     2.906    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X100Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.385     2.521    
                         clock uncertainty           -0.065     2.456    
    SLICE_X100Y76        FDRE (Setup_fdre_C_D)        0.081     2.537    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.537    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.448ns (36.753%)  route 2.492ns (63.247%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 2.907 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.419    -2.037 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           0.835    -1.203    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_3_[2]
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.325    -0.878 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.470    -0.407    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_3
    SLICE_X100Y76        LUT6 (Prop_lut6_I5_O)        0.332    -0.075 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.340     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.433     0.822    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.124     0.946 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.414     1.359    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_3
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.124     1.483 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.483    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_3
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.594     2.907    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.363     2.544    
                         clock uncertainty           -0.065     2.479    
    SLICE_X101Y77        FDRE (Setup_fdre_C_D)        0.029     2.508    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.508    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.442ns (36.657%)  route 2.492ns (63.343%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 2.907 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.419    -2.037 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           0.835    -1.203    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_3_[2]
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.325    -0.878 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.470    -0.407    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_3
    SLICE_X100Y76        LUT6 (Prop_lut6_I5_O)        0.332    -0.075 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.340     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.433     0.822    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_3
    SLICE_X101Y76        LUT6 (Prop_lut6_I3_O)        0.124     0.946 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.414     1.359    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_3
    SLICE_X101Y77        LUT3 (Prop_lut3_I1_O)        0.118     1.477 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.477    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_3
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.594     2.907    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X101Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.363     2.544    
                         clock uncertainty           -0.065     2.479    
    SLICE_X101Y77        FDRE (Setup_fdre_C_D)        0.075     2.554    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.554    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.014ns (28.132%)  route 2.590ns (71.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 2.916 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.445ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.779    -2.445    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.927 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.646    -1.281    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X97Y63         LUT4 (Prop_lut4_I0_O)        0.124    -1.157 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.748    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_3
    SLICE_X97Y61         LUT5 (Prop_lut5_I4_O)        0.124    -0.624 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.192    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_3
    SLICE_X97Y61         LUT6 (Prop_lut6_I5_O)        0.124    -0.068 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.415     0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X97Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.472 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.687     1.159    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.603     2.916    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X96Y64         FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.361     2.555    
                         clock uncertainty           -0.065     2.490    
    SLICE_X96Y64         FDRE (Setup_fdre_C_CE)      -0.169     2.321    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.021ns (29.156%)  route 2.481ns (70.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 2.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X104Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDRE (Prop_fdre_C_Q)         0.478    -1.978 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          0.950    -1.028    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X100Y76        LUT3 (Prop_lut3_I0_O)        0.295    -0.733 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=3, routed)           0.731    -0.003    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X100Y78        LUT5 (Prop_lut5_I1_O)        0.124     0.121 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.468     0.589    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     0.713 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.332     1.045    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_3
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.597     2.910    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.423     2.487    
                         clock uncertainty           -0.065     2.422    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205     2.217    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.217    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.021ns (29.156%)  route 2.481ns (70.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 2.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X104Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDRE (Prop_fdre_C_Q)         0.478    -1.978 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          0.950    -1.028    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X100Y76        LUT3 (Prop_lut3_I0_O)        0.295    -0.733 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=3, routed)           0.731    -0.003    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X100Y78        LUT5 (Prop_lut5_I1_O)        0.124     0.121 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.468     0.589    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     0.713 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.332     1.045    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_3
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.597     2.910    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.423     2.487    
                         clock uncertainty           -0.065     2.422    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205     2.217    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.217    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.021ns (29.156%)  route 2.481ns (70.844%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 2.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768    -2.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X104Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDRE (Prop_fdre_C_Q)         0.478    -1.978 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          0.950    -1.028    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X100Y76        LUT3 (Prop_lut3_I0_O)        0.295    -0.733 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=3, routed)           0.731    -0.003    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X100Y78        LUT5 (Prop_lut5_I1_O)        0.124     0.121 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.468     0.589    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     0.713 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.332     1.045    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_3
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.597     2.910    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y79         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.423     2.487    
                         clock uncertainty           -0.065     2.422    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205     2.217    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.217    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  1.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629    -0.550    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.354    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.550    
                         clock uncertainty            0.065    -0.485    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.075    -0.410    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.603    -0.576    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X97Y65         FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.380    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X97Y65         FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.871    -0.348    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X97Y65         FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.576    
                         clock uncertainty            0.065    -0.511    
    SLICE_X97Y65         FDPE (Hold_fdpe_C_D)         0.075    -0.436    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.602    -0.577    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.436 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.381    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.870    -0.349    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.577    
                         clock uncertainty            0.065    -0.512    
    SLICE_X103Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.437    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X110Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.347    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X110Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896    -0.323    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X110Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.075    -0.413    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.996    cw_ref/inst/seq_reg1[0]
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.065    -1.138    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.075    -1.063    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.063    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.349    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X110Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.415    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X90Y71         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDPE (Prop_fdpe_C_Q)         0.164    -0.419 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.364    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X90Y71         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.864    -0.355    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X90Y71         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.583    
                         clock uncertainty            0.065    -0.518    
    SLICE_X90Y71         FDPE (Hold_fdpe_C_D)         0.060    -0.458    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.164    -0.392 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X112Y74        FDPE (Hold_fdpe_C_D)         0.060    -0.431    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.625    -0.554    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X108Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X108Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X108Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.554    
                         clock uncertainty            0.065    -0.489    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.060    -0.429    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X99Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=4, routed)           0.120    -0.322    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_End
    SLICE_X98Y76         LUT4 (Prop_lut4_I3_O)        0.045    -0.277 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_5
    SLICE_X98Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.863    -0.356    hdmiin/GenerateDDC.DDC_EEPROM/CLK
    SLICE_X98Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/C
                         clock pessimism             -0.215    -0.570    
                         clock uncertainty            0.065    -0.505    
    SLICE_X98Y76         FDRE (Hold_fdre_C_D)         0.120    -0.385    hdmiin/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.321%)  route 0.532ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.845    -2.379    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.478    -1.901 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.532    -1.369    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X112Y72        FDCE (Recov_fdce_C_CLR)     -0.490     2.047    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.047    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.419ns (44.822%)  route 0.516ns (55.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.419    -1.958 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.516    -1.443    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X111Y72        FDPE (Recov_fdpe_C_PRE)     -0.534     2.003    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.003    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.419ns (44.822%)  route 0.516ns (55.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.419    -1.958 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.516    -1.443    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X111Y72        FDPE (Recov_fdpe_C_PRE)     -0.534     2.003    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.003    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  3.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.832%)  route 0.182ns (55.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.408 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.226    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X112Y72        FDCE (Remov_fdce_C_CLR)     -0.120    -0.660    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.892%)  route 0.210ns (62.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.210    -0.218    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X111Y72        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.689    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.892%)  route 0.210ns (62.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.210    -0.218    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X111Y72        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.689    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.321%)  route 0.532ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.845    -2.379    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.478    -1.901 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.532    -1.369    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X112Y72        FDCE (Recov_fdce_C_CLR)     -0.490     2.047    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.047    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.419ns (44.822%)  route 0.516ns (55.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.419    -1.958 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.516    -1.443    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X111Y72        FDPE (Recov_fdpe_C_PRE)     -0.534     2.003    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.003    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.419ns (44.822%)  route 0.516ns (55.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.419    -1.958 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.516    -1.443    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X111Y72        FDPE (Recov_fdpe_C_PRE)     -0.534     2.003    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.003    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  3.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.832%)  route 0.182ns (55.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.408 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.226    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X112Y72        FDCE (Remov_fdce_C_CLR)     -0.120    -0.595    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.892%)  route 0.210ns (62.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.210    -0.218    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X111Y72        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.624    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.892%)  route 0.210ns (62.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.210    -0.218    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X111Y72        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.624    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.407    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.321%)  route 0.532ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.845    -2.379    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.478    -1.901 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.532    -1.369    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X112Y72        FDCE (Recov_fdce_C_CLR)     -0.490     2.047    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.047    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.419ns (44.822%)  route 0.516ns (55.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.419    -1.958 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.516    -1.443    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X111Y72        FDPE (Recov_fdpe_C_PRE)     -0.534     2.003    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.003    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.419ns (44.822%)  route 0.516ns (55.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.419    -1.958 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.516    -1.443    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X111Y72        FDPE (Recov_fdpe_C_PRE)     -0.534     2.003    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.003    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  3.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.832%)  route 0.182ns (55.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.408 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.226    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X112Y72        FDCE (Remov_fdce_C_CLR)     -0.120    -0.595    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.892%)  route 0.210ns (62.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.210    -0.218    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X111Y72        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.624    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.892%)  route 0.210ns (62.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.210    -0.218    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X111Y72        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.624    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.407    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.321%)  route 0.532ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.845    -2.379    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.478    -1.901 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.532    -1.369    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X112Y72        FDCE (Recov_fdce_C_CLR)     -0.490     2.047    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.047    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.419ns (44.822%)  route 0.516ns (55.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.419    -1.958 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.516    -1.443    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X111Y72        FDPE (Recov_fdpe_C_PRE)     -0.534     2.003    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.003    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.419ns (44.822%)  route 0.516ns (55.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.419    -1.958 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.516    -1.443    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X111Y72        FDPE (Recov_fdpe_C_PRE)     -0.534     2.003    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.003    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  3.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.832%)  route 0.182ns (55.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.408 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.226    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X112Y72        FDCE (Remov_fdce_C_CLR)     -0.120    -0.660    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.892%)  route 0.210ns (62.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.210    -0.218    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X111Y72        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.689    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.892%)  route 0.210ns (62.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.210    -0.218    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y72        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X111Y72        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.689    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.472    





