<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: PMIC GPIO Driver API</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__DRV__PMIC__GPIO__MODULE.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">PMIC GPIO Driver API<div class="ingroups"><a class="el" href="group__DRV__PMIC__MODULE.html">PMIC Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>This Module explains about PMIC GPIO driver parameters and APIs usage. PMIC GPIO Driver module covers all GPIO features APIs. Like, set/get gpio pin functions, pull up/down, drive strength, output drain, pin value, enable/disable gpio interrupt and configure nPWRON or ENABLE pin features.</p>
<p>Supported PMIC devices for GPIO Module:</p><ol type="1">
<li>TPS6594x (Leo PMIC Device)</li>
<li>LP8764x (Hera PMIC Device) </li>
</ol>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:pmic__gpio_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmic__gpio_8h.html">pmic_gpio.h</a></td></tr>
<tr class="memdesc:pmic__gpio_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMIC Low Level Driver API/interface file for GPIO API. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:pmic__gpio__tps6594x_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmic__gpio__tps6594x_8h.html">pmic_gpio_tps6594x.h</a></td></tr>
<tr class="memdesc:pmic__gpio__tps6594x_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMIC TPS6594x Leo PMIC GPIO API/interface file. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:pmic__gpio__lp8764x_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmic__gpio__lp8764x_8h.html">pmic_gpio_lp8764x.h</a></td></tr>
<tr class="memdesc:pmic__gpio__lp8764x_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMIC LP8764x Hera PMIC GPIO API/interface file. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPmic__GpioCfg__t.html">Pmic_GpioCfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMIC GPIO/NPWRON/ENABLE pin configuration structure. Note: validParams is input param for all Set and Get APIs. other params except validParams is input param for Set APIs and output param for Get APIs.  <a href="structPmic__GpioCfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8b45391f4802283e3af394df5ec2c41d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga8b45391f4802283e3af394df5ec2c41d">Pmic_gpioSetConfiguration</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, const uint8_t pin, const <a class="el" href="structPmic__GpioCfg__t.html">Pmic_GpioCfg_t</a> gpioCfg)</td></tr>
<tr class="memdesc:ga8b45391f4802283e3af394df5ec2c41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to set PMIC GPIO configuration.  <a href="#ga8b45391f4802283e3af394df5ec2c41d">More...</a><br /></td></tr>
<tr class="separator:ga8b45391f4802283e3af394df5ec2c41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8522f8ad22f564e7d66feb89e9dc7fc6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga8522f8ad22f564e7d66feb89e9dc7fc6">Pmic_gpioGetConfiguration</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, const uint8_t pin, <a class="el" href="structPmic__GpioCfg__t.html">Pmic_GpioCfg_t</a> *pGpioCfg)</td></tr>
<tr class="memdesc:ga8522f8ad22f564e7d66feb89e9dc7fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to get PMIC GPIO configuration.  <a href="#ga8522f8ad22f564e7d66feb89e9dc7fc6">More...</a><br /></td></tr>
<tr class="separator:ga8522f8ad22f564e7d66feb89e9dc7fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d20ba6674739da65564aaf3b65bbd8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaf4d20ba6674739da65564aaf3b65bbd8">Pmic_gpioSetValue</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, const uint8_t pin, const uint8_t pinValue)</td></tr>
<tr class="memdesc:gaf4d20ba6674739da65564aaf3b65bbd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to set PMIC GPIO value.  <a href="#gaf4d20ba6674739da65564aaf3b65bbd8">More...</a><br /></td></tr>
<tr class="separator:gaf4d20ba6674739da65564aaf3b65bbd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00928a5ced83cd29f41958f655642286"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga00928a5ced83cd29f41958f655642286">Pmic_gpioSetDir</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, const uint8_t pin, const uint8_t pinDir)</td></tr>
<tr class="separator:ga00928a5ced83cd29f41958f655642286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ffd92b54792fb56949c1b826351358"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaf7ffd92b54792fb56949c1b826351358">Pmic_gpioGetValue</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, const uint8_t pin, uint8_t *pPinValue)</td></tr>
<tr class="memdesc:gaf7ffd92b54792fb56949c1b826351358"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to get PMIC GPIO value.  <a href="#gaf7ffd92b54792fb56949c1b826351358">More...</a><br /></td></tr>
<tr class="separator:gaf7ffd92b54792fb56949c1b826351358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bb2cf0e008ce43ef88eb7ae45ff3ca"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga43bb2cf0e008ce43ef88eb7ae45ff3ca">Pmic_gpioSetIntr</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, const uint8_t pin, const uint8_t intrType, const uint8_t maskPol)</td></tr>
<tr class="memdesc:ga43bb2cf0e008ce43ef88eb7ae45ff3ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to enable/disable GPIO interrupt.  <a href="#ga43bb2cf0e008ce43ef88eb7ae45ff3ca">More...</a><br /></td></tr>
<tr class="separator:ga43bb2cf0e008ce43ef88eb7ae45ff3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c8105291187c6efd99c275f35d0853"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga19c8105291187c6efd99c275f35d0853">Pmic_gpioSetNPwronEnablePinConfiguration</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, const <a class="el" href="structPmic__GpioCfg__t.html">Pmic_GpioCfg_t</a> gpioCfg)</td></tr>
<tr class="memdesc:ga19c8105291187c6efd99c275f35d0853"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to set configuration for NPWRON/Enable pin.  <a href="#ga19c8105291187c6efd99c275f35d0853">More...</a><br /></td></tr>
<tr class="separator:ga19c8105291187c6efd99c275f35d0853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae10f44416eedd9f9204a2de5acb3e955"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gae10f44416eedd9f9204a2de5acb3e955">Pmic_gpioGetNPwronEnablePinConfiguration</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, <a class="el" href="structPmic__GpioCfg__t.html">Pmic_GpioCfg_t</a> *pGpioCfg)</td></tr>
<tr class="memdesc:gae10f44416eedd9f9204a2de5acb3e955"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to get configuration for NPWRON/Enable pin.  <a href="#gae10f44416eedd9f9204a2de5acb3e955">More...</a><br /></td></tr>
<tr class="separator:gae10f44416eedd9f9204a2de5acb3e955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba88ed806949e975a54f32c0e5f92208"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaba88ed806949e975a54f32c0e5f92208">Pmic_gpioTps6594xNPwronPinGetValue</a> (<a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *pPmicCoreHandle, uint8_t *pPinValue)</td></tr>
<tr class="memdesc:gaba88ed806949e975a54f32c0e5f92208"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to get PMIC GPIO NPWRON/Enable pin value.  <a href="#gaba88ed806949e975a54f32c0e5f92208">More...</a><br /></td></tr>
<tr class="separator:gaba88ed806949e975a54f32c0e5f92208"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO Deglitch Time Enable or Disable Configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5b6f933ebe8f87c2740e50f4922f03c1"></a><a class="anchor" id="Pmic_Gpio_DeglitchTimeCfg"></a></p>
</td></tr>
<tr class="memitem:ga62200842189be1162c185579602e683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga62200842189be1162c185579602e683d">PMIC_GPIO_DEGLITCH_DISABLE</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga62200842189be1162c185579602e683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dbcb9e5a5aa445f795842fd53034379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga2dbcb9e5a5aa445f795842fd53034379">PMIC_GPIO_DEGLITCH_ENABLE</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2dbcb9e5a5aa445f795842fd53034379"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO signal direction</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpaae16556e6f52dc355e0c46f50113dcf"></a><a class="anchor" id="Pmic_Gpio_SignalDir"></a></p>
</td></tr>
<tr class="memitem:ga5459d122fbb3abae3bceee1662ec637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga5459d122fbb3abae3bceee1662ec637d">PMIC_GPIO_INPUT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5459d122fbb3abae3bceee1662ec637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04220b24086afb7253d14e5d392c142a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga04220b24086afb7253d14e5d392c142a">PMIC_GPIO_OUTPUT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga04220b24086afb7253d14e5d392c142a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO signal type when configured as output</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3c18e29b7a523f4570f3a2c8b3bd7fd6"></a><a class="anchor" id="Pmic_Gpio_SignalType"></a></p>
</td></tr>
<tr class="memitem:gafb4b793ccd5f5f8e2a5b218415e02504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gafb4b793ccd5f5f8e2a5b218415e02504">PMIC_GPIO_PUSH_PULL_OUTPUT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafb4b793ccd5f5f8e2a5b218415e02504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4a4350de39c81e409be0ea01edf8e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gad4a4350de39c81e409be0ea01edf8e56">PMIC_GPIO_OPEN_DRAIN_OUTPUT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad4a4350de39c81e409be0ea01edf8e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO/NPWRON/ENABLE signal level</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8ab19b82745362bf047bfeceb2d1b283"></a><a class="anchor" id="Pmic_Gpio_SignalLvl"></a></p>
</td></tr>
<tr class="memitem:gabc6ccb37d91c65b9c1ae15b9c39d5f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gabc6ccb37d91c65b9c1ae15b9c39d5f5d">PMIC_GPIO_LOW</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabc6ccb37d91c65b9c1ae15b9c39d5f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea99d01a670e33ff8765908d4ac934c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga2ea99d01a670e33ff8765908d4ac934c">PMIC_GPIO_HIGH</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2ea99d01a670e33ff8765908d4ac934c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO Pull-up/pull-down select</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp50113fb89b95a8457818ab5bbf27ef2f"></a><a class="anchor" id="Pmic_Gpio_PU_PD_Sel"></a></p>
</td></tr>
<tr class="memitem:gab98a4709ee91708b9b222cbc0a98274c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gab98a4709ee91708b9b222cbc0a98274c">PMIC_GPIO_PD_SELECT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab98a4709ee91708b9b222cbc0a98274c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9cb7a63b7c442b409b983e9e5488d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gadc9cb7a63b7c442b409b983e9e5488d7">PMIC_GPIO_PU_SELECT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadc9cb7a63b7c442b409b983e9e5488d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO Pull-up/pull-down enable/disable</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0bf8765f166db25e788cbc8ac7545b69"></a><a class="anchor" id="Pmic_Gpio_PU_PD_En"></a></p>
</td></tr>
<tr class="memitem:gaa5ac916430ab7de4a92f0c4b0f7ae25c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaa5ac916430ab7de4a92f0c4b0f7ae25c">PMIC_GPIO_PU_PD_DISABLE</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa5ac916430ab7de4a92f0c4b0f7ae25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d43b1926bf3f1363663175122f6971b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga8d43b1926bf3f1363663175122f6971b">PMIC_GPIO_PU_PD_ENABLE</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8d43b1926bf3f1363663175122f6971b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC Pmic_GpioCfg_s member configuration type</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa1615ac08f1038f28548b9cade8de224"></a><a class="anchor" id="Pmic_GpioCflag"></a></p>
</td></tr>
<tr class="memitem:gabadbc62511862521ee628858592e1079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gabadbc62511862521ee628858592e1079">PMIC_GPIO_CFG_DIR_VALID</a>&#160;&#160;&#160;(0x00U)</td></tr>
<tr class="memdesc:gabadbc62511862521ee628858592e1079"><td class="mdescLeft">&#160;</td><td class="mdescRight">validParams value used to set/get gpio pin Direction Valid only for GPIO pins only. Invalid for NPWRON/Enable  <a href="#gabadbc62511862521ee628858592e1079">More...</a><br /></td></tr>
<tr class="separator:gabadbc62511862521ee628858592e1079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf184fea1aa476ee6d94f215c4a532b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaf184fea1aa476ee6d94f215c4a532b77">PMIC_GPIO_CFG_OD_VALID</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:gaf184fea1aa476ee6d94f215c4a532b77"><td class="mdescLeft">&#160;</td><td class="mdescRight">validParams value used to set/get output signal type Valid only for GPIO pins only. Invalid for NPWRON/Enable  <a href="#gaf184fea1aa476ee6d94f215c4a532b77">More...</a><br /></td></tr>
<tr class="separator:gaf184fea1aa476ee6d94f215c4a532b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c44f0d9e92f9f41fa0507b3ad24903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaa5c44f0d9e92f9f41fa0507b3ad24903">PMIC_GPIO_CFG_PULL_VALID</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:gaa5c44f0d9e92f9f41fa0507b3ad24903"><td class="mdescLeft">&#160;</td><td class="mdescRight">validParams value used to set/get pullup/pull down control  <a href="#gaa5c44f0d9e92f9f41fa0507b3ad24903">More...</a><br /></td></tr>
<tr class="separator:gaa5c44f0d9e92f9f41fa0507b3ad24903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a408b41c87e513e0a5f45a0ce9ade3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga4a408b41c87e513e0a5f45a0ce9ade3c">PMIC_GPIO_CFG_DEGLITCH_VALID</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:ga4a408b41c87e513e0a5f45a0ce9ade3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">validParams value used to set/get signal deglitch time enable/disable  <a href="#ga4a408b41c87e513e0a5f45a0ce9ade3c">More...</a><br /></td></tr>
<tr class="separator:ga4a408b41c87e513e0a5f45a0ce9ade3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8edc3ecbd022aa738dcf1cab4d48e0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga8edc3ecbd022aa738dcf1cab4d48e0f0">PMIC_GPIO_CFG_PINFUNC_VALID</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:ga8edc3ecbd022aa738dcf1cab4d48e0f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">validParams value used to set/get pin mux function  <a href="#ga8edc3ecbd022aa738dcf1cab4d48e0f0">More...</a><br /></td></tr>
<tr class="separator:ga8edc3ecbd022aa738dcf1cab4d48e0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga358461c58ea618badd2c463f242d5cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga358461c58ea618badd2c463f242d5cbc">PMIC_ENABLE_CFG_POLARITY_VALID</a>&#160;&#160;&#160;(0x05U)</td></tr>
<tr class="memdesc:ga358461c58ea618badd2c463f242d5cbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">validParams value used to set/get pin polarity Valid only for Enable pin for TPS6594x Leo and LP8764x Hera device Invalid for NPWRON pin for TPS6594x Leo device  <a href="#ga358461c58ea618badd2c463f242d5cbc">More...</a><br /></td></tr>
<tr class="separator:ga358461c58ea618badd2c463f242d5cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO Pin Configuration Structure Param Bit shift values</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpae593e64becdd6e7b4cb9a8b66ac3224"></a><a class="anchor" id="Pmic_GpioPinCfgStructPrmBitShiftVal"></a></p>
<p>Application can use below shifted values to set the validParams struct member defined in <a class="el" href="structPmic__GpioCfg__t.html" title="PMIC GPIO/NPWRON/ENABLE pin configuration structure. Note: validParams is input param for all Set and...">Pmic_GpioCfg_t</a> structure </p>
</td></tr>
<tr class="memitem:gad6fa40ccd943e37adfc371fef2ca2530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gad6fa40ccd943e37adfc371fef2ca2530">PMIC_GPIO_CFG_DIR_VALID_SHIFT</a>&#160;&#160;&#160;(0x01U &lt;&lt; PMIC_GPIO_CFG_DIR_VALID)</td></tr>
<tr class="separator:gad6fa40ccd943e37adfc371fef2ca2530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8a8fd6136da8682fa39bc46dc7d8191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaf8a8fd6136da8682fa39bc46dc7d8191">PMIC_GPIO_CFG_OD_VALID_SHIFT</a>&#160;&#160;&#160;(0x01U &lt;&lt; PMIC_GPIO_CFG_OD_VALID)</td></tr>
<tr class="separator:gaf8a8fd6136da8682fa39bc46dc7d8191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fad29f72dcfa585a2c326e7ec96ce8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga7fad29f72dcfa585a2c326e7ec96ce8e">PMIC_GPIO_CFG_PULL_VALID_SHIFT</a>&#160;&#160;&#160;(0x01U &lt;&lt; PMIC_GPIO_CFG_PULL_VALID)</td></tr>
<tr class="separator:ga7fad29f72dcfa585a2c326e7ec96ce8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0acb155901ef5948554098ab090a7983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga0acb155901ef5948554098ab090a7983">PMIC_GPIO_CFG_DEGLITCH_VALID_SHIFT</a>&#160;&#160;&#160;(0x01U &lt;&lt; PMIC_GPIO_CFG_DEGLITCH_VALID)</td></tr>
<tr class="separator:ga0acb155901ef5948554098ab090a7983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261b26b65c93c310ca7b14ff7b1cf5be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga261b26b65c93c310ca7b14ff7b1cf5be">PMIC_GPIO_CFG_PINFUNC_VALID_SHIFT</a>&#160;&#160;&#160;(0x01U &lt;&lt; PMIC_GPIO_CFG_PINFUNC_VALID)</td></tr>
<tr class="separator:ga261b26b65c93c310ca7b14ff7b1cf5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e24b1d53681ee5a849107b6f0dd5ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga1e24b1d53681ee5a849107b6f0dd5ce2">PMIC_ENABLE_CFG_POLARITY_VALID_SHIFT</a>&#160;&#160;&#160;(0x01U &lt;&lt; PMIC_ENABLE_CFG_POLARITY_VALID)</td></tr>
<tr class="separator:ga1e24b1d53681ee5a849107b6f0dd5ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO pull up/pull down selectionn</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1d1661ce659b4b9244ccc5dea81ee8d5"></a><a class="anchor" id="Pmic_GpioPinPullCtrl"></a></p>
</td></tr>
<tr class="memitem:gac7ad28f7f3a0fec10006713d8e16ca3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gac7ad28f7f3a0fec10006713d8e16ca3d">PMIC_GPIO_PULL_DISABLED</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="separator:gac7ad28f7f3a0fec10006713d8e16ca3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf54d57200216c665c6fddb9d1fdf4ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaf54d57200216c665c6fddb9d1fdf4ccb">PMIC_GPIO_PULL_DOWN</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaf54d57200216c665c6fddb9d1fdf4ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8f0b8966f4c2984e13061c18e631dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga2f8f0b8966f4c2984e13061c18e631dc">PMIC_GPIO_PULL_UP</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga2f8f0b8966f4c2984e13061c18e631dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO Interrupt selection</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp51f3cf1d8d52eb327af6174278c53e61"></a><a class="anchor" id="Pmic_GpioInterruptCfg"></a></p>
</td></tr>
<tr class="memitem:gaa29a2ab966ff7b28d80275cfa026297d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaa29a2ab966ff7b28d80275cfa026297d">PMIC_GPIO_FALL_INTERRUPT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa29a2ab966ff7b28d80275cfa026297d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7e663d9b27a0a315d2428f5e6f81d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga2c7e663d9b27a0a315d2428f5e6f81d4">PMIC_GPIO_RISE_INTERRUPT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2c7e663d9b27a0a315d2428f5e6f81d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b881e51c057759636799228b564dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga05b881e51c057759636799228b564dff">PMIC_GPIO_FALL_RISE_INTERRUPT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga05b881e51c057759636799228b564dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294dd26ac335b6219bdca6925ea5a8bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga294dd26ac335b6219bdca6925ea5a8bc">PMIC_GPIO_DISABLE_INTERRUPT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga294dd26ac335b6219bdca6925ea5a8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO Interrupt Polarity selection</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7bf634a8fc8730ebb7dec52a89d759a6"></a><a class="anchor" id="Pmic_GpioInterruptPolCfg"></a></p>
</td></tr>
<tr class="memitem:ga28eb76197057345c2297558b45208714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga28eb76197057345c2297558b45208714">PMIC_GPIO_POL_LOW</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga28eb76197057345c2297558b45208714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6219ddc18013a28911513dfc9804e160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga6219ddc18013a28911513dfc9804e160">PMIC_GPIO_POL_HIGH</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6219ddc18013a28911513dfc9804e160"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO supported pins for TPS6594x Leo Device</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdc4bf3b77246e8d2db8332f32e39a5e2"></a><a class="anchor" id="Pmic_Tps6594xLeo_GpioPin"></a></p>
</td></tr>
<tr class="memitem:ga85bd72e3a47a4608fdea435a3cab14f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga85bd72e3a47a4608fdea435a3cab14f0">PMIC_TPS6594X_GPIO1_PIN</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga85bd72e3a47a4608fdea435a3cab14f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82fda5ba8d957a63651d9fc98ce133e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga82fda5ba8d957a63651d9fc98ce133e8">PMIC_TPS6594X_GPIO2_PIN</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga82fda5ba8d957a63651d9fc98ce133e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1179d4fb1f62fe6a5def4699c63bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaaf1179d4fb1f62fe6a5def4699c63bd3">PMIC_TPS6594X_GPIO3_PIN</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaaf1179d4fb1f62fe6a5def4699c63bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d41474ad884aba2be95f7c761b0005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gac6d41474ad884aba2be95f7c761b0005">PMIC_TPS6594X_GPIO4_PIN</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac6d41474ad884aba2be95f7c761b0005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f81540ab56a85b6276c8f2f98cd4ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga9f81540ab56a85b6276c8f2f98cd4ddb">PMIC_TPS6594X_GPIO5_PIN</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga9f81540ab56a85b6276c8f2f98cd4ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b7ff57f2957760e0c210be78eb5c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga77b7ff57f2957760e0c210be78eb5c6d">PMIC_TPS6594X_GPIO6_PIN</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga77b7ff57f2957760e0c210be78eb5c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291216f5c24835700f6d6af7b82c693b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga291216f5c24835700f6d6af7b82c693b">PMIC_TPS6594X_GPIO7_PIN</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga291216f5c24835700f6d6af7b82c693b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfea2f3d2a001d65ecc150d427e39f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gacfea2f3d2a001d65ecc150d427e39f6d">PMIC_TPS6594X_GPIO8_PIN</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gacfea2f3d2a001d65ecc150d427e39f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bdda95a657867827ad5ed33d1c2b584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga0bdda95a657867827ad5ed33d1c2b584">PMIC_TPS6594X_GPIO9_PIN</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga0bdda95a657867827ad5ed33d1c2b584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7835ccfd3f0bdb5852143d1100aace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga0e7835ccfd3f0bdb5852143d1100aace">PMIC_TPS6594X_GPIO10_PIN</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0e7835ccfd3f0bdb5852143d1100aace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508c00f910b80731ce78b1069a1d7548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga508c00f910b80731ce78b1069a1d7548">PMIC_TPS6594X_GPIO11_PIN</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga508c00f910b80731ce78b1069a1d7548"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO pin functions supported for TPS6594x Leo Device</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5a95ac50ae348b9a76e97ffcd0cea2de"></a><a class="anchor" id="Pmic_Tps6594xLeo_GpioPinFunc"></a></p>
</td></tr>
<tr class="memitem:ga98430eab464c23609a40806d10e5da65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga98430eab464c23609a40806d10e5da65">PMIC_TPS6594X_GPIO_PINFUNC_GPIO</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga98430eab464c23609a40806d10e5da65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure GPIO Pin Function. Valid for all GPIO Pins.  <a href="#ga98430eab464c23609a40806d10e5da65">More...</a><br /></td></tr>
<tr class="separator:ga98430eab464c23609a40806d10e5da65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803caaebfd8e836f3a68bb915c598a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga803caaebfd8e836f3a68bb915c598a8b">PMIC_TPS6594X_GPIO_PINFUNC_GPIO1_SCL_I2C2_CS_SPI</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga803caaebfd8e836f3a68bb915c598a8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SCL_I2C2/CS_SPI Pin Function. Valid only for GPIO1 pin.  <a href="#ga803caaebfd8e836f3a68bb915c598a8b">More...</a><br /></td></tr>
<tr class="separator:ga803caaebfd8e836f3a68bb915c598a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf580a087fa29b344c53bd7536d9758a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gacf580a087fa29b344c53bd7536d9758a">PMIC_TPS6594X_GPIO_PINFUNC_GPIO2_GPIO11_TRIG_WDOG</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gacf580a087fa29b344c53bd7536d9758a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure TRIG_WDOG Pin Function. Valid only for GPIO2 and GPIO11 pins.  <a href="#gacf580a087fa29b344c53bd7536d9758a">More...</a><br /></td></tr>
<tr class="separator:gacf580a087fa29b344c53bd7536d9758a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbdbe74396b925c9e255b787a86a5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga3bbdbe74396b925c9e255b787a86a5fd">PMIC_TPS6594X_GPIO_PINFUNC_GPIO3_GPIO4_GPIO8_CLK32KOUT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga3bbdbe74396b925c9e255b787a86a5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure CLK32KOUT Pin Function. Valid only for GPIO3, GPIO4 and GPIO8 pins.  <a href="#ga3bbdbe74396b925c9e255b787a86a5fd">More...</a><br /></td></tr>
<tr class="separator:ga3bbdbe74396b925c9e255b787a86a5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74deb58bca2d268e16e9199d49628234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga74deb58bca2d268e16e9199d49628234">PMIC_TPS6594X_GPIO_PINFUNC_GPIO5_SCLK_SPMI</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga74deb58bca2d268e16e9199d49628234"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SCLK_SPMI Pin Function. Valid only for GPIO5 pin.  <a href="#ga74deb58bca2d268e16e9199d49628234">More...</a><br /></td></tr>
<tr class="separator:ga74deb58bca2d268e16e9199d49628234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cec217366706835bbf11d38424da25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gad5cec217366706835bbf11d38424da25">PMIC_TPS6594X_GPIO_PINFUNC_GPIO6_SDATA_SPMI</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gad5cec217366706835bbf11d38424da25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SDATA_SPMI Pin Function. Valid only for GPIO6 pin.  <a href="#gad5cec217366706835bbf11d38424da25">More...</a><br /></td></tr>
<tr class="separator:gad5cec217366706835bbf11d38424da25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed143d2fc21a5fd0888baace5864cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga7ed143d2fc21a5fd0888baace5864cea">PMIC_TPS6594X_GPIO_PINFUNC_GPIO7_NERR_MCU</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga7ed143d2fc21a5fd0888baace5864cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure NERR_MCU Pin Function. Valid only for GPIO7 pin.  <a href="#ga7ed143d2fc21a5fd0888baace5864cea">More...</a><br /></td></tr>
<tr class="separator:ga7ed143d2fc21a5fd0888baace5864cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba3cba6713ea640a428a04dbfca7b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga5ba3cba6713ea640a428a04dbfca7b61">PMIC_TPS6594X_GPIO_PINFUNC_GPIO9_PGOOD</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga5ba3cba6713ea640a428a04dbfca7b61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure PGOOD Pin Function. Valid only for GPIO9 pin.  <a href="#ga5ba3cba6713ea640a428a04dbfca7b61">More...</a><br /></td></tr>
<tr class="separator:ga5ba3cba6713ea640a428a04dbfca7b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0467d3241a8af275a4d37ffff258937f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga0467d3241a8af275a4d37ffff258937f">PMIC_TPS6594X_GPIO_PINFUNC_GPIO10_SYNCCLKIN</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga0467d3241a8af275a4d37ffff258937f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SYNCCLKIN Pin Function. Valid only for GPIO10 pin.  <a href="#ga0467d3241a8af275a4d37ffff258937f">More...</a><br /></td></tr>
<tr class="separator:ga0467d3241a8af275a4d37ffff258937f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879c0913c7628cf94cf4588cf33be98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga879c0913c7628cf94cf4588cf33be98d">PMIC_TPS6594X_GPIO_PINFUNC_GPIO1_GPIO11_NRSTOUT_SOC</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ga879c0913c7628cf94cf4588cf33be98d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure NRSTOUT_SOC Pin Function. Valid only for GPIO1 and GPIO11 pin.  <a href="#ga879c0913c7628cf94cf4588cf33be98d">More...</a><br /></td></tr>
<tr class="separator:ga879c0913c7628cf94cf4588cf33be98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a9b5697141605e8af9bf5f75a70538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga92a9b5697141605e8af9bf5f75a70538">PMIC_TPS6594X_GPIO_PINFUNC_GPIO2_SDA_I2C2_SDO_SPI</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ga92a9b5697141605e8af9bf5f75a70538"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SDA_I2C2/SDO_SPI Pin Function. Valid only for GPIO2 pin.  <a href="#ga92a9b5697141605e8af9bf5f75a70538">More...</a><br /></td></tr>
<tr class="separator:ga92a9b5697141605e8af9bf5f75a70538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e6b73c3079610bbad86fabb193f714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga64e6b73c3079610bbad86fabb193f714">PMIC_TPS6594X_GPIO_PINFUNC_GPIO3_NERR_SOC</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ga64e6b73c3079610bbad86fabb193f714"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure NERR_SOC Pin Function. Valid only for GPIO3 pin.  <a href="#ga64e6b73c3079610bbad86fabb193f714">More...</a><br /></td></tr>
<tr class="separator:ga64e6b73c3079610bbad86fabb193f714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb171578741da21a94597dce42d4d045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gafb171578741da21a94597dce42d4d045">PMIC_TPS6594X_GPIO_PINFUNC_GPIO8_GPIO10_SYNCCLKOUT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:gafb171578741da21a94597dce42d4d045"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SYNCCLKOUT Pin Function. Valid only for GPIO8 and GPIO10 pin.  <a href="#gafb171578741da21a94597dce42d4d045">More...</a><br /></td></tr>
<tr class="separator:gafb171578741da21a94597dce42d4d045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd43120e021b2651a7c65cf0976365b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga4fd43120e021b2651a7c65cf0976365b">PMIC_TPS6594X_GPIO_PINFUNC_GPIO9_DISABLE_WDOG</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ga4fd43120e021b2651a7c65cf0976365b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure DISABLE_WDOG Pin Function. Valid only for GPIO9 pin.  <a href="#ga4fd43120e021b2651a7c65cf0976365b">More...</a><br /></td></tr>
<tr class="separator:ga4fd43120e021b2651a7c65cf0976365b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca47735008f724817ec0d05effff4947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaca47735008f724817ec0d05effff4947">PMIC_TPS6594X_GPIO_PINFUNC_GPIO8_DISABLE_WDOG</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:gaca47735008f724817ec0d05effff4947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure DISABLE_WDOG Pin Function. Valid only for GPIO8 pin.  <a href="#gaca47735008f724817ec0d05effff4947">More...</a><br /></td></tr>
<tr class="separator:gaca47735008f724817ec0d05effff4947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0ed69fed40c1bfc4ca416517566524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga3b0ed69fed40c1bfc4ca416517566524">PMIC_TPS6594X_GPIO_PINFUNC_GPIO9_SYNCCLKOUT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:ga3b0ed69fed40c1bfc4ca416517566524"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SYNCCLKOUT Pin Function. Valid only for GPIO9 pin.  <a href="#ga3b0ed69fed40c1bfc4ca416517566524">More...</a><br /></td></tr>
<tr class="separator:ga3b0ed69fed40c1bfc4ca416517566524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c5f8a4662bdaaeb7e7dd70d55be6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga19c5f8a4662bdaaeb7e7dd70d55be6c1">PMIC_TPS6594X_GPIO_PINFUNC_GPIO10_CLK32KOUT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:ga19c5f8a4662bdaaeb7e7dd70d55be6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure CLK32KOUT Pin Function. Valid only for GPIO10 pin.  <a href="#ga19c5f8a4662bdaaeb7e7dd70d55be6c1">More...</a><br /></td></tr>
<tr class="separator:ga19c5f8a4662bdaaeb7e7dd70d55be6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f23243b9a06b66dee0835c84bba05db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga1f23243b9a06b66dee0835c84bba05db">PMIC_TPS6594X_GPIO_PINFUNC_NSLEEP1</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga1f23243b9a06b66dee0835c84bba05db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure NSLEEP1 Pin Function. Valid for all GPIO Pins.  <a href="#ga1f23243b9a06b66dee0835c84bba05db">More...</a><br /></td></tr>
<tr class="separator:ga1f23243b9a06b66dee0835c84bba05db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef857d5a3ad9abac26d92df84f7b494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga9ef857d5a3ad9abac26d92df84f7b494">PMIC_TPS6594X_GPIO_PINFUNC_NSLEEP2</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:ga9ef857d5a3ad9abac26d92df84f7b494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure NSLEEP2 Pin Function. Valid for all GPIO Pins.  <a href="#ga9ef857d5a3ad9abac26d92df84f7b494">More...</a><br /></td></tr>
<tr class="separator:ga9ef857d5a3ad9abac26d92df84f7b494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44f6d3492d8aa22ad9e1ec98181b0b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gae44f6d3492d8aa22ad9e1ec98181b0b0">PMIC_TPS6594X_GPIO_PINFUNC_WKUP1</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:gae44f6d3492d8aa22ad9e1ec98181b0b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure WKUP1 Pin Function. Valid for all GPIO Pins except GPIO3 and GPIO4 pins.  <a href="#gae44f6d3492d8aa22ad9e1ec98181b0b0">More...</a><br /></td></tr>
<tr class="separator:gae44f6d3492d8aa22ad9e1ec98181b0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd6fbd15cd954256f6ff3f3304cf83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga2bd6fbd15cd954256f6ff3f3304cf83a">PMIC_TPS6594X_GPIO_PINFUNC_GPIO3_GPIO4_LP_WKUP1</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:ga2bd6fbd15cd954256f6ff3f3304cf83a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure LP_WKUP1 Pin Function. Valid only for GPIO3 and GPIO4 pins.  <a href="#ga2bd6fbd15cd954256f6ff3f3304cf83a">More...</a><br /></td></tr>
<tr class="separator:ga2bd6fbd15cd954256f6ff3f3304cf83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96407356ac346780307d74bbf77d48a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga96407356ac346780307d74bbf77d48a6">PMIC_TPS6594X_GPIO_PINFUNC_WKUP2</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:ga96407356ac346780307d74bbf77d48a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure WKUP2 Pin Function. Valid for all GPIO Pins except GPIO3 and GPIO4 pins.  <a href="#ga96407356ac346780307d74bbf77d48a6">More...</a><br /></td></tr>
<tr class="separator:ga96407356ac346780307d74bbf77d48a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cdcba75e45b42296782e7488e1569dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga1cdcba75e45b42296782e7488e1569dd">PMIC_TPS6594X_GPIO_PINFUNC_GPIO3_GPIO4_LP_WKUP2</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:ga1cdcba75e45b42296782e7488e1569dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure LP_WKUP2 Pin Function. Valid only for GPIO3 and GPIO4 pins.  <a href="#ga1cdcba75e45b42296782e7488e1569dd">More...</a><br /></td></tr>
<tr class="separator:ga1cdcba75e45b42296782e7488e1569dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO NPWRON pin functions supported for TPS6594x Leo Device</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc0109fde1165ee7660afbfc62d601ee7"></a><a class="anchor" id="Pmic_GpioNPWRONPinFunc"></a></p>
</td></tr>
<tr class="memitem:ga686bed2a5b8da6c642a163be38bcea5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga686bed2a5b8da6c642a163be38bcea5d">PMIC_TPS6594X_NPWRON_PINFUNC_ENABLE</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga686bed2a5b8da6c642a163be38bcea5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Signal Function for NPWRON/ENABLE pin.  <a href="#ga686bed2a5b8da6c642a163be38bcea5d">More...</a><br /></td></tr>
<tr class="separator:ga686bed2a5b8da6c642a163be38bcea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7636497c54b6bc2418e4cb7e195dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga1c7636497c54b6bc2418e4cb7e195dcd">PMIC_TPS6594X_NPWRON_PINFUNC_NPWRON</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga1c7636497c54b6bc2418e4cb7e195dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">NPWRON Signal Function for NPWRON/ENABLE pin.  <a href="#ga1c7636497c54b6bc2418e4cb7e195dcd">More...</a><br /></td></tr>
<tr class="separator:ga1c7636497c54b6bc2418e4cb7e195dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec5c34de3d1a58e197575ff84eef776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga3ec5c34de3d1a58e197575ff84eef776">PMIC_TPS6594X_NPWRON_PINFUNC_NONE</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ga3ec5c34de3d1a58e197575ff84eef776"><td class="mdescLeft">&#160;</td><td class="mdescRight">None Function for NPWRON/ENABLE pin.  <a href="#ga3ec5c34de3d1a58e197575ff84eef776">More...</a><br /></td></tr>
<tr class="separator:ga3ec5c34de3d1a58e197575ff84eef776"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO supported pins for LP8764x HERA Device</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdae8132568154178f2fcf84cf534334d"></a><a class="anchor" id="Pmic_Lp8764xHera_GpioPin"></a></p>
</td></tr>
<tr class="memitem:gadc0f7d929bd1f6da3dfe224efa29e8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gadc0f7d929bd1f6da3dfe224efa29e8bf">PMIC_LP8764X_GPIO1_PIN</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadc0f7d929bd1f6da3dfe224efa29e8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2824380907f28fc9a9de30afef129abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga2824380907f28fc9a9de30afef129abc">PMIC_LP8764X_GPIO2_PIN</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2824380907f28fc9a9de30afef129abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a645009abdca3510ed593972661fcd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga3a645009abdca3510ed593972661fcd2">PMIC_LP8764X_GPIO3_PIN</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3a645009abdca3510ed593972661fcd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d00aeb6cb5c704a571a227a6e3ce57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga38d00aeb6cb5c704a571a227a6e3ce57">PMIC_LP8764X_GPIO4_PIN</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga38d00aeb6cb5c704a571a227a6e3ce57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411b9f67a8ba6b5b1a9e48c0dcd0b117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga411b9f67a8ba6b5b1a9e48c0dcd0b117">PMIC_LP8764X_GPIO5_PIN</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga411b9f67a8ba6b5b1a9e48c0dcd0b117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb70a5814290bce6993f49ea13d9a9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaeb70a5814290bce6993f49ea13d9a9d0">PMIC_LP8764X_GPIO6_PIN</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaeb70a5814290bce6993f49ea13d9a9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2471fc715f46c9dd80c0b53a6114c8da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga2471fc715f46c9dd80c0b53a6114c8da">PMIC_LP8764X_GPIO7_PIN</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2471fc715f46c9dd80c0b53a6114c8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db02cada46a132ae319db80d2fd237c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga3db02cada46a132ae319db80d2fd237c">PMIC_LP8764X_GPIO8_PIN</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga3db02cada46a132ae319db80d2fd237c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e54ecefb7013ce034b76d99a18d6f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga9e54ecefb7013ce034b76d99a18d6f87">PMIC_LP8764X_GPIO9_PIN</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga9e54ecefb7013ce034b76d99a18d6f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb6a2cb07657b2a4d0a6a7fb4f8c800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaddb6a2cb07657b2a4d0a6a7fb4f8c800">PMIC_LP8764X_GPIO10_PIN</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaddb6a2cb07657b2a4d0a6a7fb4f8c800"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PMIC GPIO pin functions supported by LP8764x HERA PMIC</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp85dfb99f77f511b40a93fd19d2d0091b"></a><a class="anchor" id="Pmic_Lp8764xHera_GpioPinFunc"></a></p>
</td></tr>
<tr class="memitem:gaaf48f7095602e618f9ceab55cb3ac9d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaaf48f7095602e618f9ceab55cb3ac9d3">PMIC_LP8764X_GPIO_PINFUNC_GPIO</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gaaf48f7095602e618f9ceab55cb3ac9d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure GPIO Pin Function. Valid for all GPIO Pins.  <a href="#gaaf48f7095602e618f9ceab55cb3ac9d3">More...</a><br /></td></tr>
<tr class="separator:gaaf48f7095602e618f9ceab55cb3ac9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccaf24910fbeb695150077a3245593e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaccaf24910fbeb695150077a3245593e5">PMIC_LP8764X_GPIO_PINFUNC_GPIO1_EN_DRV</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gaccaf24910fbeb695150077a3245593e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure EN_DRV Pin Function. Valid only for GPIO1 Pin.  <a href="#gaccaf24910fbeb695150077a3245593e5">More...</a><br /></td></tr>
<tr class="separator:gaccaf24910fbeb695150077a3245593e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb338bddb89c49594cba867e188046bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gacb338bddb89c49594cba867e188046bc">PMIC_LP8764X_GPIO_PINFUNC_GPIO2_SCL_I2C2</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gacb338bddb89c49594cba867e188046bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SCL_I2C2 Pin Function. Valid only for GPIO2 Pin.  <a href="#gacb338bddb89c49594cba867e188046bc">More...</a><br /></td></tr>
<tr class="separator:gacb338bddb89c49594cba867e188046bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ba93af51e48be783414308c7f23b5c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga6ba93af51e48be783414308c7f23b5c1">PMIC_LP8764X_GPIO_PINFUNC_GPIO3_SDA_I2C2</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga6ba93af51e48be783414308c7f23b5c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SDA_I2C2 Pin Function. Valid only for GPIO3 Pin.  <a href="#ga6ba93af51e48be783414308c7f23b5c1">More...</a><br /></td></tr>
<tr class="separator:ga6ba93af51e48be783414308c7f23b5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada9ed49760a41addcfb7137e6ad137ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gada9ed49760a41addcfb7137e6ad137ab">PMIC_LP8764X_GPIO_PINFUNC_GPIO4_ENABLE</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gada9ed49760a41addcfb7137e6ad137ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure ENABLE Pin Function. Valid only for GPIO4 Pin.  <a href="#gada9ed49760a41addcfb7137e6ad137ab">More...</a><br /></td></tr>
<tr class="separator:gada9ed49760a41addcfb7137e6ad137ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae779dc21a649aad68d5762c216418a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gae779dc21a649aad68d5762c216418a20">PMIC_LP8764X_GPIO_PINFUNC_GPIO5_SYNCCLKIN</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gae779dc21a649aad68d5762c216418a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SYNCCLKIN Pin Function. Valid only for GPIO5 Pin.  <a href="#gae779dc21a649aad68d5762c216418a20">More...</a><br /></td></tr>
<tr class="separator:gae779dc21a649aad68d5762c216418a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837c9138987cbfb872dc650c8e7df0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga837c9138987cbfb872dc650c8e7df0f6">PMIC_LP8764X_GPIO_PINFUNC_GPIO6_GPIO7_NERR_MCU</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga837c9138987cbfb872dc650c8e7df0f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure nERR_MCU Pin Function. Valid only for GPIO7 Pin.  <a href="#ga837c9138987cbfb872dc650c8e7df0f6">More...</a><br /></td></tr>
<tr class="separator:ga837c9138987cbfb872dc650c8e7df0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba283e94ab21b891d2b3adcc17c52ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga5ba283e94ab21b891d2b3adcc17c52ad">PMIC_LP8764X_GPIO_PINFUNC_GPIO8_SCLK_SPMI</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga5ba283e94ab21b891d2b3adcc17c52ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SCLK_SPMI Pin Function. Valid only for GPIO8 Pin.  <a href="#ga5ba283e94ab21b891d2b3adcc17c52ad">More...</a><br /></td></tr>
<tr class="separator:ga5ba283e94ab21b891d2b3adcc17c52ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c742539a74d8250834c3b8788705f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga5c742539a74d8250834c3b8788705f21">PMIC_LP8764X_GPIO_PINFUNC_GPIO9_SDATA_SPMI</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga5c742539a74d8250834c3b8788705f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SDATA_SPMI Pin Function. Valid only for GPIO9 Pin.  <a href="#ga5c742539a74d8250834c3b8788705f21">More...</a><br /></td></tr>
<tr class="separator:ga5c742539a74d8250834c3b8788705f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c1f364aed51af6a3fae561601589eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga8c1f364aed51af6a3fae561601589eec">PMIC_LP8764X_GPIO_PINFUNC_GPIO10_NRSTOUT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga8c1f364aed51af6a3fae561601589eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure nRSTOUT Pin Function. Valid only for GPIO10 Pin.  <a href="#ga8c1f364aed51af6a3fae561601589eec">More...</a><br /></td></tr>
<tr class="separator:ga8c1f364aed51af6a3fae561601589eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c5723ba57bc69ecce016bc0a3daba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gad0c5723ba57bc69ecce016bc0a3daba6">PMIC_LP8764X_GPIO_PINFUNC_GPIO1_GPIO10_NRSTOUT_SOC</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:gad0c5723ba57bc69ecce016bc0a3daba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure nRSTOUT_SOC Pin Function. Valid only for GPIO1 and GPIO10 Pins.  <a href="#gad0c5723ba57bc69ecce016bc0a3daba6">More...</a><br /></td></tr>
<tr class="separator:gad0c5723ba57bc69ecce016bc0a3daba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc5f90e693a10ce47c68723de569442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaffc5f90e693a10ce47c68723de569442">PMIC_LP8764X_GPIO_PINFUNC_GPIO2_CS_SPI</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:gaffc5f90e693a10ce47c68723de569442"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure CS_SPI Pin Function. Valid only for GPIO2 Pin.  <a href="#gaffc5f90e693a10ce47c68723de569442">More...</a><br /></td></tr>
<tr class="separator:gaffc5f90e693a10ce47c68723de569442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5d1ff7f2919b5355520828f33bd799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaea5d1ff7f2919b5355520828f33bd799">PMIC_LP8764X_GPIO_PINFUNC_GPIO3_SDO_SPI</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:gaea5d1ff7f2919b5355520828f33bd799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SDO_SPI Pin Function. Valid only for GPIO3 Pin.  <a href="#gaea5d1ff7f2919b5355520828f33bd799">More...</a><br /></td></tr>
<tr class="separator:gaea5d1ff7f2919b5355520828f33bd799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20e485669560a6675524404f9c5c14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaf20e485669560a6675524404f9c5c14c">PMIC_LP8764X_GPIO_PINFUNC_GPIO4_TRIG_WDOG</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:gaf20e485669560a6675524404f9c5c14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure TRIG_WDOG Pin Function. Valid only for GPIO4 Pin.  <a href="#gaf20e485669560a6675524404f9c5c14c">More...</a><br /></td></tr>
<tr class="separator:gaf20e485669560a6675524404f9c5c14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45821448af7b700ea5e61f22a04429c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga45821448af7b700ea5e61f22a04429c4">PMIC_LP8764X_GPIO_PINFUNC_GPIO5_GPIO6_SYNCCLKOUT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ga45821448af7b700ea5e61f22a04429c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SYNCCLKOUT Pin Function. Valid only for GPIO5 and GPIO6 Pins.  <a href="#ga45821448af7b700ea5e61f22a04429c4">More...</a><br /></td></tr>
<tr class="separator:ga45821448af7b700ea5e61f22a04429c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2699865e589df6e78ca33129987094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga2e2699865e589df6e78ca33129987094">PMIC_LP8764X_GPIO_PINFUNC_GPIO7_REFOUT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ga2e2699865e589df6e78ca33129987094"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure REFOUT Pin Function. Valid only for GPIO7 Pins.  <a href="#ga2e2699865e589df6e78ca33129987094">More...</a><br /></td></tr>
<tr class="separator:ga2e2699865e589df6e78ca33129987094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc13fd397835e62ca397335e88e72d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gacc13fd397835e62ca397335e88e72d63">PMIC_LP8764X_GPIO_PINFUNC_GPIO8_VMON2</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:gacc13fd397835e62ca397335e88e72d63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure VMON2 Pin Function. Valid only for GPIO8 Pin.  <a href="#gacc13fd397835e62ca397335e88e72d63">More...</a><br /></td></tr>
<tr class="separator:gacc13fd397835e62ca397335e88e72d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5215b912eadc3eae5628d7c9a3d2885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gad5215b912eadc3eae5628d7c9a3d2885">PMIC_LP8764X_GPIO_PINFUNC_GPIO9_PGOOD</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:gad5215b912eadc3eae5628d7c9a3d2885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure PGOOD Pin Function. Valid only for GPIO9 Pin.  <a href="#gad5215b912eadc3eae5628d7c9a3d2885">More...</a><br /></td></tr>
<tr class="separator:gad5215b912eadc3eae5628d7c9a3d2885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6bc870279e637f04fb722f616f4e49e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gaf6bc870279e637f04fb722f616f4e49e">PMIC_LP8764X_GPIO_PINFUNC_GPIO1_GPIO6_PGOOD</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:gaf6bc870279e637f04fb722f616f4e49e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure PGOOD Pin Function. Valid only for GPIO1 and GPIO6 Pins.  <a href="#gaf6bc870279e637f04fb722f616f4e49e">More...</a><br /></td></tr>
<tr class="separator:gaf6bc870279e637f04fb722f616f4e49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a04bb16898a7b80910bb6cca930302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gad3a04bb16898a7b80910bb6cca930302">PMIC_LP8764X_GPIO_PINFUNC_GPIO2_TRIG_WDOG</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:gad3a04bb16898a7b80910bb6cca930302"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure TRIG_WDOG Pin Function. Valid only for GPIO2 Pin.  <a href="#gad3a04bb16898a7b80910bb6cca930302">More...</a><br /></td></tr>
<tr class="separator:gad3a04bb16898a7b80910bb6cca930302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9967a77ad6ac2eb13f74a47d069e500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gab9967a77ad6ac2eb13f74a47d069e500">PMIC_LP8764X_GPIO_PINFUNC_GPIO4_BUCK1_VMON</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:gab9967a77ad6ac2eb13f74a47d069e500"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure BUCK1_VMON Pin Function. Valid only for GPIO4 Pin.  <a href="#gab9967a77ad6ac2eb13f74a47d069e500">More...</a><br /></td></tr>
<tr class="separator:gab9967a77ad6ac2eb13f74a47d069e500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e3d587551c3933d44ee129a8ef2a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gae3e3d587551c3933d44ee129a8ef2a4f">PMIC_LP8764X_GPIO_PINFUNC_GPIO5_NRSTOUT_SOC</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:gae3e3d587551c3933d44ee129a8ef2a4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure nRSTOUT_SOC Pin Function. Valid only for GPIO5 Pins.  <a href="#gae3e3d587551c3933d44ee129a8ef2a4f">More...</a><br /></td></tr>
<tr class="separator:gae3e3d587551c3933d44ee129a8ef2a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade73bac11c8c339a0a5b4f7b7c21b875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gade73bac11c8c339a0a5b4f7b7c21b875">PMIC_LP8764X_GPIO_PINFUNC_GPIO7_VMON1</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:gade73bac11c8c339a0a5b4f7b7c21b875"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure VMON1 Pin Function. Valid only for GPIO7 Pin.  <a href="#gade73bac11c8c339a0a5b4f7b7c21b875">More...</a><br /></td></tr>
<tr class="separator:gade73bac11c8c339a0a5b4f7b7c21b875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d10b4bcf08afd34fb208bf74d14cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gab6d10b4bcf08afd34fb208bf74d14cea">PMIC_LP8764X_GPIO_PINFUNC_GPIO9_SYNCCLKIN</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:gab6d10b4bcf08afd34fb208bf74d14cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure SYNCCLKIN Pin Function. Valid only for GPIO9 Pin.  <a href="#gab6d10b4bcf08afd34fb208bf74d14cea">More...</a><br /></td></tr>
<tr class="separator:gab6d10b4bcf08afd34fb208bf74d14cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4d236723b6f94c9ee3009e9ac2d775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#gadc4d236723b6f94c9ee3009e9ac2d775">PMIC_LP8764X_GPIO_PINFUNC_NSLEEP1</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:gadc4d236723b6f94c9ee3009e9ac2d775"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure NSLEEP1 Pin Function. Valid only for GPIO1 to GPIO10 Pins.  <a href="#gadc4d236723b6f94c9ee3009e9ac2d775">More...</a><br /></td></tr>
<tr class="separator:gadc4d236723b6f94c9ee3009e9ac2d775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga977c696c58479324bb1c925a5965b09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga977c696c58479324bb1c925a5965b09c">PMIC_LP8764X_GPIO_PINFUNC_NSLEEP2</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:ga977c696c58479324bb1c925a5965b09c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure NSLEEP2 Pin Function. Valid only for GPIO1 to GPIO10 Pins.  <a href="#ga977c696c58479324bb1c925a5965b09c">More...</a><br /></td></tr>
<tr class="separator:ga977c696c58479324bb1c925a5965b09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7865a274d6f32de34e7c274fe5fb8d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga7865a274d6f32de34e7c274fe5fb8d0d">PMIC_LP8764X_GPIO_PINFUNC_WKUP1</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:ga7865a274d6f32de34e7c274fe5fb8d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure WKUP1 Pin Function. Valid only for GPIO1 to GPIO10 Pins.  <a href="#ga7865a274d6f32de34e7c274fe5fb8d0d">More...</a><br /></td></tr>
<tr class="separator:ga7865a274d6f32de34e7c274fe5fb8d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffbd04360ddccb38a1257d5c42dee86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#ga0ffbd04360ddccb38a1257d5c42dee86">PMIC_LP8764X_GPIO_PINFUNC_WKUP2</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:ga0ffbd04360ddccb38a1257d5c42dee86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to configure WKUP2 Pin Function. Valid only for GPIO1 to GPIO10 Pins.  <a href="#ga0ffbd04360ddccb38a1257d5c42dee86">More...</a><br /></td></tr>
<tr class="separator:ga0ffbd04360ddccb38a1257d5c42dee86"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga62200842189be1162c185579602e683d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62200842189be1162c185579602e683d">&#9670;&nbsp;</a></span>PMIC_GPIO_DEGLITCH_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_DEGLITCH_DISABLE&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2dbcb9e5a5aa445f795842fd53034379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dbcb9e5a5aa445f795842fd53034379">&#9670;&nbsp;</a></span>PMIC_GPIO_DEGLITCH_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_DEGLITCH_ENABLE&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5459d122fbb3abae3bceee1662ec637d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5459d122fbb3abae3bceee1662ec637d">&#9670;&nbsp;</a></span>PMIC_GPIO_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_INPUT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga04220b24086afb7253d14e5d392c142a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04220b24086afb7253d14e5d392c142a">&#9670;&nbsp;</a></span>PMIC_GPIO_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_OUTPUT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb4b793ccd5f5f8e2a5b218415e02504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb4b793ccd5f5f8e2a5b218415e02504">&#9670;&nbsp;</a></span>PMIC_GPIO_PUSH_PULL_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_PUSH_PULL_OUTPUT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4a4350de39c81e409be0ea01edf8e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4a4350de39c81e409be0ea01edf8e56">&#9670;&nbsp;</a></span>PMIC_GPIO_OPEN_DRAIN_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_OPEN_DRAIN_OUTPUT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc6ccb37d91c65b9c1ae15b9c39d5f5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc6ccb37d91c65b9c1ae15b9c39d5f5d">&#9670;&nbsp;</a></span>PMIC_GPIO_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_LOW&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ea99d01a670e33ff8765908d4ac934c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea99d01a670e33ff8765908d4ac934c">&#9670;&nbsp;</a></span>PMIC_GPIO_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_HIGH&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab98a4709ee91708b9b222cbc0a98274c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab98a4709ee91708b9b222cbc0a98274c">&#9670;&nbsp;</a></span>PMIC_GPIO_PD_SELECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_PD_SELECT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadc9cb7a63b7c442b409b983e9e5488d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc9cb7a63b7c442b409b983e9e5488d7">&#9670;&nbsp;</a></span>PMIC_GPIO_PU_SELECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_PU_SELECT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa5ac916430ab7de4a92f0c4b0f7ae25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5ac916430ab7de4a92f0c4b0f7ae25c">&#9670;&nbsp;</a></span>PMIC_GPIO_PU_PD_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_PU_PD_DISABLE&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8d43b1926bf3f1363663175122f6971b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d43b1926bf3f1363663175122f6971b">&#9670;&nbsp;</a></span>PMIC_GPIO_PU_PD_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_PU_PD_ENABLE&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabadbc62511862521ee628858592e1079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabadbc62511862521ee628858592e1079">&#9670;&nbsp;</a></span>PMIC_GPIO_CFG_DIR_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_CFG_DIR_VALID&#160;&#160;&#160;(0x00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>validParams value used to set/get gpio pin Direction Valid only for GPIO pins only. Invalid for NPWRON/Enable </p>

</div>
</div>
<a id="gaf184fea1aa476ee6d94f215c4a532b77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf184fea1aa476ee6d94f215c4a532b77">&#9670;&nbsp;</a></span>PMIC_GPIO_CFG_OD_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_CFG_OD_VALID&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>validParams value used to set/get output signal type Valid only for GPIO pins only. Invalid for NPWRON/Enable </p>

</div>
</div>
<a id="gaa5c44f0d9e92f9f41fa0507b3ad24903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5c44f0d9e92f9f41fa0507b3ad24903">&#9670;&nbsp;</a></span>PMIC_GPIO_CFG_PULL_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_CFG_PULL_VALID&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>validParams value used to set/get pullup/pull down control </p>

</div>
</div>
<a id="ga4a408b41c87e513e0a5f45a0ce9ade3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a408b41c87e513e0a5f45a0ce9ade3c">&#9670;&nbsp;</a></span>PMIC_GPIO_CFG_DEGLITCH_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_CFG_DEGLITCH_VALID&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>validParams value used to set/get signal deglitch time enable/disable </p>

</div>
</div>
<a id="ga8edc3ecbd022aa738dcf1cab4d48e0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8edc3ecbd022aa738dcf1cab4d48e0f0">&#9670;&nbsp;</a></span>PMIC_GPIO_CFG_PINFUNC_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_CFG_PINFUNC_VALID&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>validParams value used to set/get pin mux function </p>

</div>
</div>
<a id="ga358461c58ea618badd2c463f242d5cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga358461c58ea618badd2c463f242d5cbc">&#9670;&nbsp;</a></span>PMIC_ENABLE_CFG_POLARITY_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_ENABLE_CFG_POLARITY_VALID&#160;&#160;&#160;(0x05U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>validParams value used to set/get pin polarity Valid only for Enable pin for TPS6594x Leo and LP8764x Hera device Invalid for NPWRON pin for TPS6594x Leo device </p>

</div>
</div>
<a id="gad6fa40ccd943e37adfc371fef2ca2530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6fa40ccd943e37adfc371fef2ca2530">&#9670;&nbsp;</a></span>PMIC_GPIO_CFG_DIR_VALID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_CFG_DIR_VALID_SHIFT&#160;&#160;&#160;(0x01U &lt;&lt; PMIC_GPIO_CFG_DIR_VALID)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf8a8fd6136da8682fa39bc46dc7d8191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8a8fd6136da8682fa39bc46dc7d8191">&#9670;&nbsp;</a></span>PMIC_GPIO_CFG_OD_VALID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_CFG_OD_VALID_SHIFT&#160;&#160;&#160;(0x01U &lt;&lt; PMIC_GPIO_CFG_OD_VALID)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7fad29f72dcfa585a2c326e7ec96ce8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fad29f72dcfa585a2c326e7ec96ce8e">&#9670;&nbsp;</a></span>PMIC_GPIO_CFG_PULL_VALID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_CFG_PULL_VALID_SHIFT&#160;&#160;&#160;(0x01U &lt;&lt; PMIC_GPIO_CFG_PULL_VALID)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0acb155901ef5948554098ab090a7983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0acb155901ef5948554098ab090a7983">&#9670;&nbsp;</a></span>PMIC_GPIO_CFG_DEGLITCH_VALID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_CFG_DEGLITCH_VALID_SHIFT&#160;&#160;&#160;(0x01U &lt;&lt; PMIC_GPIO_CFG_DEGLITCH_VALID)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga261b26b65c93c310ca7b14ff7b1cf5be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga261b26b65c93c310ca7b14ff7b1cf5be">&#9670;&nbsp;</a></span>PMIC_GPIO_CFG_PINFUNC_VALID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_CFG_PINFUNC_VALID_SHIFT&#160;&#160;&#160;(0x01U &lt;&lt; PMIC_GPIO_CFG_PINFUNC_VALID)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e24b1d53681ee5a849107b6f0dd5ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e24b1d53681ee5a849107b6f0dd5ce2">&#9670;&nbsp;</a></span>PMIC_ENABLE_CFG_POLARITY_VALID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_ENABLE_CFG_POLARITY_VALID_SHIFT&#160;&#160;&#160;(0x01U &lt;&lt; PMIC_ENABLE_CFG_POLARITY_VALID)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac7ad28f7f3a0fec10006713d8e16ca3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7ad28f7f3a0fec10006713d8e16ca3d">&#9670;&nbsp;</a></span>PMIC_GPIO_PULL_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_PULL_DISABLED&#160;&#160;&#160;(0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf54d57200216c665c6fddb9d1fdf4ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf54d57200216c665c6fddb9d1fdf4ccb">&#9670;&nbsp;</a></span>PMIC_GPIO_PULL_DOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_PULL_DOWN&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2f8f0b8966f4c2984e13061c18e631dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f8f0b8966f4c2984e13061c18e631dc">&#9670;&nbsp;</a></span>PMIC_GPIO_PULL_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_PULL_UP&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa29a2ab966ff7b28d80275cfa026297d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa29a2ab966ff7b28d80275cfa026297d">&#9670;&nbsp;</a></span>PMIC_GPIO_FALL_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_FALL_INTERRUPT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2c7e663d9b27a0a315d2428f5e6f81d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c7e663d9b27a0a315d2428f5e6f81d4">&#9670;&nbsp;</a></span>PMIC_GPIO_RISE_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_RISE_INTERRUPT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga05b881e51c057759636799228b564dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05b881e51c057759636799228b564dff">&#9670;&nbsp;</a></span>PMIC_GPIO_FALL_RISE_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_FALL_RISE_INTERRUPT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga294dd26ac335b6219bdca6925ea5a8bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga294dd26ac335b6219bdca6925ea5a8bc">&#9670;&nbsp;</a></span>PMIC_GPIO_DISABLE_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_DISABLE_INTERRUPT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga28eb76197057345c2297558b45208714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28eb76197057345c2297558b45208714">&#9670;&nbsp;</a></span>PMIC_GPIO_POL_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_POL_LOW&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6219ddc18013a28911513dfc9804e160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6219ddc18013a28911513dfc9804e160">&#9670;&nbsp;</a></span>PMIC_GPIO_POL_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_GPIO_POL_HIGH&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga85bd72e3a47a4608fdea435a3cab14f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85bd72e3a47a4608fdea435a3cab14f0">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO1_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO1_PIN&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga82fda5ba8d957a63651d9fc98ce133e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82fda5ba8d957a63651d9fc98ce133e8">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO2_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO2_PIN&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaf1179d4fb1f62fe6a5def4699c63bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf1179d4fb1f62fe6a5def4699c63bd3">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO3_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO3_PIN&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac6d41474ad884aba2be95f7c761b0005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6d41474ad884aba2be95f7c761b0005">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO4_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO4_PIN&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f81540ab56a85b6276c8f2f98cd4ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f81540ab56a85b6276c8f2f98cd4ddb">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO5_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO5_PIN&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga77b7ff57f2957760e0c210be78eb5c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77b7ff57f2957760e0c210be78eb5c6d">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO6_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO6_PIN&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga291216f5c24835700f6d6af7b82c693b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga291216f5c24835700f6d6af7b82c693b">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO7_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO7_PIN&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacfea2f3d2a001d65ecc150d427e39f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfea2f3d2a001d65ecc150d427e39f6d">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO8_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO8_PIN&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0bdda95a657867827ad5ed33d1c2b584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bdda95a657867827ad5ed33d1c2b584">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO9_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO9_PIN&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0e7835ccfd3f0bdb5852143d1100aace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e7835ccfd3f0bdb5852143d1100aace">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO10_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO10_PIN&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga508c00f910b80731ce78b1069a1d7548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga508c00f910b80731ce78b1069a1d7548">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO11_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO11_PIN&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga98430eab464c23609a40806d10e5da65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98430eab464c23609a40806d10e5da65">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure GPIO Pin Function. Valid for all GPIO Pins. </p>

</div>
</div>
<a id="ga803caaebfd8e836f3a68bb915c598a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803caaebfd8e836f3a68bb915c598a8b">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO1_SCL_I2C2_CS_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO1_SCL_I2C2_CS_SPI&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SCL_I2C2/CS_SPI Pin Function. Valid only for GPIO1 pin. </p>

</div>
</div>
<a id="gacf580a087fa29b344c53bd7536d9758a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf580a087fa29b344c53bd7536d9758a">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO2_GPIO11_TRIG_WDOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO2_GPIO11_TRIG_WDOG&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure TRIG_WDOG Pin Function. Valid only for GPIO2 and GPIO11 pins. </p>

</div>
</div>
<a id="ga3bbdbe74396b925c9e255b787a86a5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bbdbe74396b925c9e255b787a86a5fd">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO3_GPIO4_GPIO8_CLK32KOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO3_GPIO4_GPIO8_CLK32KOUT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure CLK32KOUT Pin Function. Valid only for GPIO3, GPIO4 and GPIO8 pins. </p>

</div>
</div>
<a id="ga74deb58bca2d268e16e9199d49628234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74deb58bca2d268e16e9199d49628234">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO5_SCLK_SPMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO5_SCLK_SPMI&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SCLK_SPMI Pin Function. Valid only for GPIO5 pin. </p>

</div>
</div>
<a id="gad5cec217366706835bbf11d38424da25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5cec217366706835bbf11d38424da25">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO6_SDATA_SPMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO6_SDATA_SPMI&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SDATA_SPMI Pin Function. Valid only for GPIO6 pin. </p>

</div>
</div>
<a id="ga7ed143d2fc21a5fd0888baace5864cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ed143d2fc21a5fd0888baace5864cea">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO7_NERR_MCU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO7_NERR_MCU&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure NERR_MCU Pin Function. Valid only for GPIO7 pin. </p>

</div>
</div>
<a id="ga5ba3cba6713ea640a428a04dbfca7b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba3cba6713ea640a428a04dbfca7b61">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO9_PGOOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO9_PGOOD&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure PGOOD Pin Function. Valid only for GPIO9 pin. </p>

</div>
</div>
<a id="ga0467d3241a8af275a4d37ffff258937f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0467d3241a8af275a4d37ffff258937f">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO10_SYNCCLKIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO10_SYNCCLKIN&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SYNCCLKIN Pin Function. Valid only for GPIO10 pin. </p>

</div>
</div>
<a id="ga879c0913c7628cf94cf4588cf33be98d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga879c0913c7628cf94cf4588cf33be98d">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO1_GPIO11_NRSTOUT_SOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO1_GPIO11_NRSTOUT_SOC&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure NRSTOUT_SOC Pin Function. Valid only for GPIO1 and GPIO11 pin. </p>

</div>
</div>
<a id="ga92a9b5697141605e8af9bf5f75a70538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92a9b5697141605e8af9bf5f75a70538">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO2_SDA_I2C2_SDO_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO2_SDA_I2C2_SDO_SPI&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SDA_I2C2/SDO_SPI Pin Function. Valid only for GPIO2 pin. </p>

</div>
</div>
<a id="ga64e6b73c3079610bbad86fabb193f714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64e6b73c3079610bbad86fabb193f714">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO3_NERR_SOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO3_NERR_SOC&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure NERR_SOC Pin Function. Valid only for GPIO3 pin. </p>

</div>
</div>
<a id="gafb171578741da21a94597dce42d4d045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb171578741da21a94597dce42d4d045">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO8_GPIO10_SYNCCLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO8_GPIO10_SYNCCLKOUT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SYNCCLKOUT Pin Function. Valid only for GPIO8 and GPIO10 pin. </p>

</div>
</div>
<a id="ga4fd43120e021b2651a7c65cf0976365b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fd43120e021b2651a7c65cf0976365b">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO9_DISABLE_WDOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO9_DISABLE_WDOG&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure DISABLE_WDOG Pin Function. Valid only for GPIO9 pin. </p>

</div>
</div>
<a id="gaca47735008f724817ec0d05effff4947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca47735008f724817ec0d05effff4947">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO8_DISABLE_WDOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO8_DISABLE_WDOG&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure DISABLE_WDOG Pin Function. Valid only for GPIO8 pin. </p>

</div>
</div>
<a id="ga3b0ed69fed40c1bfc4ca416517566524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b0ed69fed40c1bfc4ca416517566524">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO9_SYNCCLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO9_SYNCCLKOUT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SYNCCLKOUT Pin Function. Valid only for GPIO9 pin. </p>

</div>
</div>
<a id="ga19c5f8a4662bdaaeb7e7dd70d55be6c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19c5f8a4662bdaaeb7e7dd70d55be6c1">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO10_CLK32KOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO10_CLK32KOUT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure CLK32KOUT Pin Function. Valid only for GPIO10 pin. </p>

</div>
</div>
<a id="ga1f23243b9a06b66dee0835c84bba05db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f23243b9a06b66dee0835c84bba05db">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_NSLEEP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_NSLEEP1&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure NSLEEP1 Pin Function. Valid for all GPIO Pins. </p>

</div>
</div>
<a id="ga9ef857d5a3ad9abac26d92df84f7b494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ef857d5a3ad9abac26d92df84f7b494">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_NSLEEP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_NSLEEP2&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure NSLEEP2 Pin Function. Valid for all GPIO Pins. </p>

</div>
</div>
<a id="gae44f6d3492d8aa22ad9e1ec98181b0b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae44f6d3492d8aa22ad9e1ec98181b0b0">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_WKUP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_WKUP1&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure WKUP1 Pin Function. Valid for all GPIO Pins except GPIO3 and GPIO4 pins. </p>

</div>
</div>
<a id="ga2bd6fbd15cd954256f6ff3f3304cf83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bd6fbd15cd954256f6ff3f3304cf83a">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO3_GPIO4_LP_WKUP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO3_GPIO4_LP_WKUP1&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure LP_WKUP1 Pin Function. Valid only for GPIO3 and GPIO4 pins. </p>

</div>
</div>
<a id="ga96407356ac346780307d74bbf77d48a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96407356ac346780307d74bbf77d48a6">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_WKUP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_WKUP2&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure WKUP2 Pin Function. Valid for all GPIO Pins except GPIO3 and GPIO4 pins. </p>

</div>
</div>
<a id="ga1cdcba75e45b42296782e7488e1569dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cdcba75e45b42296782e7488e1569dd">&#9670;&nbsp;</a></span>PMIC_TPS6594X_GPIO_PINFUNC_GPIO3_GPIO4_LP_WKUP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_GPIO_PINFUNC_GPIO3_GPIO4_LP_WKUP2&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure LP_WKUP2 Pin Function. Valid only for GPIO3 and GPIO4 pins. </p>

</div>
</div>
<a id="ga686bed2a5b8da6c642a163be38bcea5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga686bed2a5b8da6c642a163be38bcea5d">&#9670;&nbsp;</a></span>PMIC_TPS6594X_NPWRON_PINFUNC_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_NPWRON_PINFUNC_ENABLE&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Signal Function for NPWRON/ENABLE pin. </p>

</div>
</div>
<a id="ga1c7636497c54b6bc2418e4cb7e195dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c7636497c54b6bc2418e4cb7e195dcd">&#9670;&nbsp;</a></span>PMIC_TPS6594X_NPWRON_PINFUNC_NPWRON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_NPWRON_PINFUNC_NPWRON&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NPWRON Signal Function for NPWRON/ENABLE pin. </p>

</div>
</div>
<a id="ga3ec5c34de3d1a58e197575ff84eef776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ec5c34de3d1a58e197575ff84eef776">&#9670;&nbsp;</a></span>PMIC_TPS6594X_NPWRON_PINFUNC_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_TPS6594X_NPWRON_PINFUNC_NONE&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>None Function for NPWRON/ENABLE pin. </p>

</div>
</div>
<a id="gadc0f7d929bd1f6da3dfe224efa29e8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc0f7d929bd1f6da3dfe224efa29e8bf">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO1_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO1_PIN&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2824380907f28fc9a9de30afef129abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2824380907f28fc9a9de30afef129abc">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO2_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO2_PIN&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3a645009abdca3510ed593972661fcd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a645009abdca3510ed593972661fcd2">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO3_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO3_PIN&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga38d00aeb6cb5c704a571a227a6e3ce57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38d00aeb6cb5c704a571a227a6e3ce57">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO4_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO4_PIN&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga411b9f67a8ba6b5b1a9e48c0dcd0b117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga411b9f67a8ba6b5b1a9e48c0dcd0b117">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO5_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO5_PIN&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeb70a5814290bce6993f49ea13d9a9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb70a5814290bce6993f49ea13d9a9d0">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO6_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO6_PIN&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2471fc715f46c9dd80c0b53a6114c8da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2471fc715f46c9dd80c0b53a6114c8da">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO7_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO7_PIN&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3db02cada46a132ae319db80d2fd237c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3db02cada46a132ae319db80d2fd237c">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO8_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO8_PIN&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9e54ecefb7013ce034b76d99a18d6f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e54ecefb7013ce034b76d99a18d6f87">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO9_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO9_PIN&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaddb6a2cb07657b2a4d0a6a7fb4f8c800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb6a2cb07657b2a4d0a6a7fb4f8c800">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO10_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO10_PIN&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaf48f7095602e618f9ceab55cb3ac9d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf48f7095602e618f9ceab55cb3ac9d3">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure GPIO Pin Function. Valid for all GPIO Pins. </p>

</div>
</div>
<a id="gaccaf24910fbeb695150077a3245593e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccaf24910fbeb695150077a3245593e5">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO1_EN_DRV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO1_EN_DRV&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure EN_DRV Pin Function. Valid only for GPIO1 Pin. </p>

</div>
</div>
<a id="gacb338bddb89c49594cba867e188046bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb338bddb89c49594cba867e188046bc">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO2_SCL_I2C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO2_SCL_I2C2&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SCL_I2C2 Pin Function. Valid only for GPIO2 Pin. </p>

</div>
</div>
<a id="ga6ba93af51e48be783414308c7f23b5c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ba93af51e48be783414308c7f23b5c1">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO3_SDA_I2C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO3_SDA_I2C2&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SDA_I2C2 Pin Function. Valid only for GPIO3 Pin. </p>

</div>
</div>
<a id="gada9ed49760a41addcfb7137e6ad137ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada9ed49760a41addcfb7137e6ad137ab">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO4_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO4_ENABLE&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure ENABLE Pin Function. Valid only for GPIO4 Pin. </p>

</div>
</div>
<a id="gae779dc21a649aad68d5762c216418a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae779dc21a649aad68d5762c216418a20">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO5_SYNCCLKIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO5_SYNCCLKIN&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SYNCCLKIN Pin Function. Valid only for GPIO5 Pin. </p>

</div>
</div>
<a id="ga837c9138987cbfb872dc650c8e7df0f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga837c9138987cbfb872dc650c8e7df0f6">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO6_GPIO7_NERR_MCU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO6_GPIO7_NERR_MCU&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure nERR_MCU Pin Function. Valid only for GPIO7 Pin. </p>

</div>
</div>
<a id="ga5ba283e94ab21b891d2b3adcc17c52ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba283e94ab21b891d2b3adcc17c52ad">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO8_SCLK_SPMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO8_SCLK_SPMI&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SCLK_SPMI Pin Function. Valid only for GPIO8 Pin. </p>

</div>
</div>
<a id="ga5c742539a74d8250834c3b8788705f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c742539a74d8250834c3b8788705f21">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO9_SDATA_SPMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO9_SDATA_SPMI&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SDATA_SPMI Pin Function. Valid only for GPIO9 Pin. </p>

</div>
</div>
<a id="ga8c1f364aed51af6a3fae561601589eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c1f364aed51af6a3fae561601589eec">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO10_NRSTOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO10_NRSTOUT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure nRSTOUT Pin Function. Valid only for GPIO10 Pin. </p>

</div>
</div>
<a id="gad0c5723ba57bc69ecce016bc0a3daba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0c5723ba57bc69ecce016bc0a3daba6">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO1_GPIO10_NRSTOUT_SOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO1_GPIO10_NRSTOUT_SOC&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure nRSTOUT_SOC Pin Function. Valid only for GPIO1 and GPIO10 Pins. </p>

</div>
</div>
<a id="gaffc5f90e693a10ce47c68723de569442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffc5f90e693a10ce47c68723de569442">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO2_CS_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO2_CS_SPI&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure CS_SPI Pin Function. Valid only for GPIO2 Pin. </p>

</div>
</div>
<a id="gaea5d1ff7f2919b5355520828f33bd799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea5d1ff7f2919b5355520828f33bd799">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO3_SDO_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO3_SDO_SPI&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SDO_SPI Pin Function. Valid only for GPIO3 Pin. </p>

</div>
</div>
<a id="gaf20e485669560a6675524404f9c5c14c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf20e485669560a6675524404f9c5c14c">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO4_TRIG_WDOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO4_TRIG_WDOG&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure TRIG_WDOG Pin Function. Valid only for GPIO4 Pin. </p>

</div>
</div>
<a id="ga45821448af7b700ea5e61f22a04429c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45821448af7b700ea5e61f22a04429c4">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO5_GPIO6_SYNCCLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO5_GPIO6_SYNCCLKOUT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SYNCCLKOUT Pin Function. Valid only for GPIO5 and GPIO6 Pins. </p>

</div>
</div>
<a id="ga2e2699865e589df6e78ca33129987094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e2699865e589df6e78ca33129987094">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO7_REFOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO7_REFOUT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure REFOUT Pin Function. Valid only for GPIO7 Pins. </p>

</div>
</div>
<a id="gacc13fd397835e62ca397335e88e72d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc13fd397835e62ca397335e88e72d63">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO8_VMON2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO8_VMON2&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure VMON2 Pin Function. Valid only for GPIO8 Pin. </p>

</div>
</div>
<a id="gad5215b912eadc3eae5628d7c9a3d2885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5215b912eadc3eae5628d7c9a3d2885">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO9_PGOOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO9_PGOOD&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure PGOOD Pin Function. Valid only for GPIO9 Pin. </p>

</div>
</div>
<a id="gaf6bc870279e637f04fb722f616f4e49e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6bc870279e637f04fb722f616f4e49e">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO1_GPIO6_PGOOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO1_GPIO6_PGOOD&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure PGOOD Pin Function. Valid only for GPIO1 and GPIO6 Pins. </p>

</div>
</div>
<a id="gad3a04bb16898a7b80910bb6cca930302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3a04bb16898a7b80910bb6cca930302">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO2_TRIG_WDOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO2_TRIG_WDOG&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure TRIG_WDOG Pin Function. Valid only for GPIO2 Pin. </p>

</div>
</div>
<a id="gab9967a77ad6ac2eb13f74a47d069e500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9967a77ad6ac2eb13f74a47d069e500">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO4_BUCK1_VMON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO4_BUCK1_VMON&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure BUCK1_VMON Pin Function. Valid only for GPIO4 Pin. </p>

</div>
</div>
<a id="gae3e3d587551c3933d44ee129a8ef2a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3e3d587551c3933d44ee129a8ef2a4f">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO5_NRSTOUT_SOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO5_NRSTOUT_SOC&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure nRSTOUT_SOC Pin Function. Valid only for GPIO5 Pins. </p>

</div>
</div>
<a id="gade73bac11c8c339a0a5b4f7b7c21b875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade73bac11c8c339a0a5b4f7b7c21b875">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO7_VMON1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO7_VMON1&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure VMON1 Pin Function. Valid only for GPIO7 Pin. </p>

</div>
</div>
<a id="gab6d10b4bcf08afd34fb208bf74d14cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6d10b4bcf08afd34fb208bf74d14cea">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_GPIO9_SYNCCLKIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_GPIO9_SYNCCLKIN&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure SYNCCLKIN Pin Function. Valid only for GPIO9 Pin. </p>

</div>
</div>
<a id="gadc4d236723b6f94c9ee3009e9ac2d775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc4d236723b6f94c9ee3009e9ac2d775">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_NSLEEP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_NSLEEP1&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure NSLEEP1 Pin Function. Valid only for GPIO1 to GPIO10 Pins. </p>

</div>
</div>
<a id="ga977c696c58479324bb1c925a5965b09c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga977c696c58479324bb1c925a5965b09c">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_NSLEEP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_NSLEEP2&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure NSLEEP2 Pin Function. Valid only for GPIO1 to GPIO10 Pins. </p>

</div>
</div>
<a id="ga7865a274d6f32de34e7c274fe5fb8d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7865a274d6f32de34e7c274fe5fb8d0d">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_WKUP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_WKUP1&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure WKUP1 Pin Function. Valid only for GPIO1 to GPIO10 Pins. </p>

</div>
</div>
<a id="ga0ffbd04360ddccb38a1257d5c42dee86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ffbd04360ddccb38a1257d5c42dee86">&#9670;&nbsp;</a></span>PMIC_LP8764X_GPIO_PINFUNC_WKUP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMIC_LP8764X_GPIO_PINFUNC_WKUP2&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to configure WKUP2 Pin Function. Valid only for GPIO1 to GPIO10 Pins. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga8b45391f4802283e3af394df5ec2c41d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b45391f4802283e3af394df5ec2c41d">&#9670;&nbsp;</a></span>Pmic_gpioSetConfiguration()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_gpioSetConfiguration </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structPmic__GpioCfg__t.html">Pmic_GpioCfg_t</a>&#160;</td>
          <td class="paramname"><em>gpioCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to set PMIC GPIO configuration. </p>
<p>Requirement: REQ_TAG(PDK-5808), REQ_TAG(PDK-5844), REQ_TAG(PDK-9111), REQ_TAG(PDK-9157) Design: did_pmic_gpio_cfg_readback, did_pmic_lpstandby_wkup_cfg Architecture: aid_pmic_gpio_cfg </p><pre class="fragment">     This function is used to set the required configuration for the
     specified GPIO pin when corresponding validParam bit field is set in
     the Pmic_GpioCfg_t
     For more information \ref Pmic_GpioCfg_t
     Note: Application has to ensure to do proper configuration of GPIO
           pin when connected to Enable pin of other peripherals on the
           board. If not configured properly then it may down the
           peripheral or system
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle. </td></tr>
    <tr><td class="paramname">pin</td><td>[IN] PMIC GPIO pin number. Valid values for TPS6594x Leo Device <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_Tps6594xLeo_GpioPin">Pmic_Tps6594xLeo_GpioPin</a>. Valid values for LP8764x HERA Device <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_Lp8764xHera_GpioPin">Pmic_Lp8764xHera_GpioPin</a>. </td></tr>
    <tr><td class="paramname">gpioCfg</td><td>[IN] Set required configuration for the specified GPIO pin.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PMIC_ST_SUCCESS in case of success or appropriate error code For valid values <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga8522f8ad22f564e7d66feb89e9dc7fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8522f8ad22f564e7d66feb89e9dc7fc6">&#9670;&nbsp;</a></span>Pmic_gpioGetConfiguration()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_gpioGetConfiguration </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structPmic__GpioCfg__t.html">Pmic_GpioCfg_t</a> *&#160;</td>
          <td class="paramname"><em>pGpioCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to get PMIC GPIO configuration. </p>
<p>Requirement: REQ_TAG(PDK-5808) Design: did_pmic_gpio_cfg_readback Architecture: aid_pmic_gpio_cfg </p><pre class="fragment">     This function is used to read the configuration for the specified
     GPIO pin when corresponding validParam bit field is set in
     the Pmic_GpioCfg_t
     For more information \ref Pmic_GpioCfg_t
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle </td></tr>
    <tr><td class="paramname">pin</td><td>[IN] PMIC GPIO pin number. Valid values for TPS6594x Leo Device <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_Tps6594xLeo_GpioPin">Pmic_Tps6594xLeo_GpioPin</a>. Valid values for LP8764x HERA Device <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_Lp8764xHera_GpioPin">Pmic_Lp8764xHera_GpioPin</a>. </td></tr>
    <tr><td class="paramname">pGpioCfg</td><td>[IN/OUT] Pointer to store specified GPIO pin configuration</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PMIC_ST_SUCCESS in case of success or appropriate error code For valid values <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="gaf4d20ba6674739da65564aaf3b65bbd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4d20ba6674739da65564aaf3b65bbd8">&#9670;&nbsp;</a></span>Pmic_gpioSetValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_gpioSetValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>pinValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to set PMIC GPIO value. </p>
<p>Requirement: REQ_TAG(PDK-5808), REQ_TAG(PDK-9111) Design: did_pmic_gpio_cfg_readback Architecture: aid_pmic_gpio_cfg </p><pre class="fragment">     This function is used to configure the signal level of the
     specified GPIO pin.
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle. </td></tr>
    <tr><td class="paramname">pin</td><td>[IN] PMIC GPIO pin number. Valid values for TPS6594x Leo Device <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_Tps6594xLeo_GpioPin">Pmic_Tps6594xLeo_GpioPin</a>. Valid values for LP8764x HERA Device <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_Lp8764xHera_GpioPin">Pmic_Lp8764xHera_GpioPin</a>. </td></tr>
    <tr><td class="paramname">pinValue</td><td>[IN] PMIC GPIO signal level High/Low to be configured. Valid values <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_Gpio_SignalLvl">Pmic_Gpio_SignalLvl</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PMIC_ST_SUCCESS in case of success or appropriate error code For valid values <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga00928a5ced83cd29f41958f655642286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00928a5ced83cd29f41958f655642286">&#9670;&nbsp;</a></span>Pmic_gpioSetDir()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_gpioSetDir </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>pinDir</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf7ffd92b54792fb56949c1b826351358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7ffd92b54792fb56949c1b826351358">&#9670;&nbsp;</a></span>Pmic_gpioGetValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_gpioGetValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>pPinValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to get PMIC GPIO value. </p>
<p>Requirement: REQ_TAG(PDK-5808) Design: did_pmic_gpio_cfg_readback Architecture: aid_pmic_gpio_cfg </p><pre class="fragment">     This function is used to read the signal level of the gpio pin
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle </td></tr>
    <tr><td class="paramname">pin</td><td>[IN] PMIC GPIO pin number. Valid values for TPS6594x Leo Device <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_Tps6594xLeo_GpioPin">Pmic_Tps6594xLeo_GpioPin</a>. Valid values for LP8764x HERA Device <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_Lp8764xHera_GpioPin">Pmic_Lp8764xHera_GpioPin</a>. </td></tr>
    <tr><td class="paramname">pPinValue</td><td>[OUT] To store PMIC GPIO signal level High/Low. Valid values <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_Gpio_SignalLvl">Pmic_Gpio_SignalLvl</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PMIC_ST_SUCCESS in case of success or appropriate error code For valid values <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga43bb2cf0e008ce43ef88eb7ae45ff3ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43bb2cf0e008ce43ef88eb7ae45ff3ca">&#9670;&nbsp;</a></span>Pmic_gpioSetIntr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_gpioSetIntr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>intrType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>maskPol</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to enable/disable GPIO interrupt. </p>
<p>Requirement: REQ_TAG(PDK-5808), REQ_TAG(PDK-9159), REQ_TAG(PDK-9329) Design: did_pmic_gpio_cfg_readback Architecture: aid_pmic_gpio_cfg </p><pre class="fragment">     This function is used to enable/disable GPIO pin Interrupts
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle. </td></tr>
    <tr><td class="paramname">pin</td><td>[IN] PMIC GPIO number. Valid values for TPS6594x Leo Device <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_Tps6594xLeo_GpioPin">Pmic_Tps6594xLeo_GpioPin</a>. Valid values for LP8764x HERA Device <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_Lp8764xHera_GpioPin">Pmic_Lp8764xHera_GpioPin</a>. </td></tr>
    <tr><td class="paramname">intrType</td><td>[IN] Interrupt type <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_GpioInterruptCfg">Pmic_GpioInterruptCfg</a> </td></tr>
    <tr><td class="paramname">maskPol</td><td>[IN] FSM trigger masking polarity select for GPIO Valid values refer <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_GpioInterruptPolCfg">Pmic_GpioInterruptPolCfg</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PMIC_ST_SUCCESS in case of success or appropriate error code For valid values <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="ga19c8105291187c6efd99c275f35d0853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19c8105291187c6efd99c275f35d0853">&#9670;&nbsp;</a></span>Pmic_gpioSetNPwronEnablePinConfiguration()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_gpioSetNPwronEnablePinConfiguration </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structPmic__GpioCfg__t.html">Pmic_GpioCfg_t</a>&#160;</td>
          <td class="paramname"><em>gpioCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to set configuration for NPWRON/Enable pin. </p>
<p>Requirement: REQ_TAG(PDK-5808), REQ_TAG(PDK-9111), REQ_TAG(PDK-9162) Design: did_pmic_gpio_cfg_readback Architecture: aid_pmic_gpio_cfg </p><pre class="fragment">     This function is used to set the required configuration for the
     NPWRON OR ENABLE pin when corresponding validParam bit field is set
     in the Pmic_GpioCfg_t
     For more information \ref Pmic_GpioCfg_t
     NPWRON is valid only for TPS6594x Leo Device.

     Note: In this API, the default PMIC device is assumed as TPS6594x
           LEO PMIC. While adding support for New PMIC device, developer
           need to update the API functionality for New PMIC device
           accordingly.
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle </td></tr>
    <tr><td class="paramname">gpioCfg</td><td>[IN] Set NPWRON or ENABLE GPIO pin configuration</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PMIC_ST_SUCCESS in case of success or appropriate error code For valid values <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="gae10f44416eedd9f9204a2de5acb3e955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae10f44416eedd9f9204a2de5acb3e955">&#9670;&nbsp;</a></span>Pmic_gpioGetNPwronEnablePinConfiguration()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_gpioGetNPwronEnablePinConfiguration </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structPmic__GpioCfg__t.html">Pmic_GpioCfg_t</a> *&#160;</td>
          <td class="paramname"><em>pGpioCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to get configuration for NPWRON/Enable pin. </p>
<p>Requirement: REQ_TAG(PDK-5808) Design: did_pmic_gpio_cfg_readback Architecture: aid_pmic_gpio_cfg </p><pre class="fragment">     This function is used to read the configuration for the
     NPWRON OR ENABLE pin when corresponding validParam bit field is set
     in the Pmic_GpioCfg_t
     For more information \ref Pmic_GpioCfg_t
     NPWRON is valid only for TPS6594x Leo Device.

     Note: In this API, the default PMIC device is assumed as TPS6594x
           LEO PMIC. While adding support for New PMIC device, developer
           need to update the API functionality for New PMIC device
           accordingly.
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle </td></tr>
    <tr><td class="paramname">pGpioCfg</td><td>[IN/OUT] Pointer to store NPWRON OR ENABLE GPIO pin configuration</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PMIC_ST_SUCCESS in case of success or appropriate error code For valid values <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a> </dd></dl>

</div>
</div>
<a id="gaba88ed806949e975a54f32c0e5f92208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba88ed806949e975a54f32c0e5f92208">&#9670;&nbsp;</a></span>Pmic_gpioTps6594xNPwronPinGetValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t Pmic_gpioTps6594xNPwronPinGetValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structPmic__CoreHandle__t.html">Pmic_CoreHandle_t</a> *&#160;</td>
          <td class="paramname"><em>pPmicCoreHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>pPinValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>API to get PMIC GPIO NPWRON/Enable pin value. </p>
<p>Requirement: REQ_TAG(PDK-9124) Design: did_pmic_gpio_cfg_readback Architecture: aid_pmic_gpio_cfg </p><pre class="fragment">     This function is used to read the signal level of the NPWRON/Enable
     pin.
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pPmicCoreHandle</td><td>[IN] PMIC Interface Handle </td></tr>
    <tr><td class="paramname">pPinValue</td><td>[OUT] Pointer to store PMIC GPIO signal level High/Low. Valid values <a class="el" href="group__DRV__PMIC__GPIO__MODULE.html#Pmic_Gpio_SignalLvl">Pmic_Gpio_SignalLvl</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PMIC_ST_SUCCESS in case of success or appropriate error code For valid values <a class="el" href="group__DRV__PMIC__API__MODULE.html#Pmic_ErrorCodes">Pmic_ErrorCodes</a> </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
