### Hi there ðŸ‘‹

- ðŸ”­ Iâ€™m currently working on verification of DDR5 chips.
- ðŸŒ± Iâ€™m currently learning systemverilog, python.



![](http://antzuhl.cn:4000/get/@zheng-yijia.readme)

![Github Stats](https://github-readme-stats.vercel.app/api?username=zheng-yijia&show_icons=true)

[![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=zheng-yijia&layout=compact)](https://github.com/anuraghazra/github-readme-stats)

![visitor](https://visitor-badge.glitch.me/badge?page_id=zheng-yijia.readme)

![](https://img.shields.io/badge/Language-Systemverilog-blue)

<!--
**zheng-yijia/zheng-yijia** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on verification of DDR5 chips.
- ðŸŒ± Iâ€™m currently learning systemverilog, python.
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
