 ** Message System Log
 ** Database: 
 ** Date:   Thu Jun 07 16:48:03 2018


****************
Macro Parameters
****************

Name                            : MUX2
Family                          : PA3LC
Output Format                   : VERILOG
Type                            : Multiplexor
Sel0                            : Active High
Sel1                            : None
Sel2                            : None
Sel3                            : None
Sel4                            : None
Sel5                            : None
Output Bus Width                : 16
No Of Input Buses               : 2
Placement Info                  : yes

*************
Fanin Control
*************

Signal      Buffering   Max Load   Signal Width
------      ---------   --------   ------------
Sel0          Auto         6

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:     19  Total:  24576   (0.08%)
    IO (W/ clocks)             Used:      0  Total:    177   (0.00%)
    Differential IO            Used:      0  Total:     44   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:     32   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to E:/GaoWenXM/HT_MAIN_ADS1278_FSYNC_03/smartgen\MUX2\MUX2.v.

 ** Log Ended:   Thu Jun 07 16:48:04 2018

