Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jul 12 07:42:40 2019
| Host         : travis-job-8bd3591e-ee39-4b20-b062-d2d191ac3300 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.285        0.000                      0                13803        0.024        0.000                      0                13799        0.264        0.000                       0                  4532  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk       {0.000 20.000}       40.000          25.000          
eth_tx_clk       {0.000 20.000}       40.000          25.000          
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           3.021        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk            31.306        0.000                      0                  443        0.074        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk            29.847        0.000                      0                  223        0.117        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                0.285        0.000                      0                13120        0.024        0.000                      0                13120        3.750        0.000                       0                  4177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.633        0.000                      0                    1                                                                        
              eth_rx_clk          2.455        0.000                      0                    1                                                                        
              eth_tx_clk          2.455        0.000                      0                    1                                                                        
              sys_clk             2.362        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.646    reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.646    reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.646    reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.646    reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.752    reset_counter[1]
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.295     8.047 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.047    reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.081    11.230    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.760    reset_counter[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.317     8.077 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.077    reset_counter[1]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.118    11.267    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -8.077    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.767%)  route 1.072ns (57.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.752    reset_counter[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.323     8.075 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.075    reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.118    11.267    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.478ns (46.193%)  route 0.557ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.478     6.682 r  FDPE_3/Q
                         net (fo=5, routed)           0.557     7.239    clk200_rst
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.478ns (46.193%)  route 0.557ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.478     6.682 r  FDPE_3/Q
                         net (fo=5, routed)           0.557     7.239    clk200_rst
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.478ns (46.193%)  route 0.557ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.478     6.682 r  FDPE_3/Q
                         net (fo=5, routed)           0.557     7.239    clk200_rst
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  3.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.138    reset_counter[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.183 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.183    ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091     1.961    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    reset_counter[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.043     2.262 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.262    reset_counter[1]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    reset_counter[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.043     2.262 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.262    reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    reset_counter[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.045     2.264 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.264    reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.121     1.978    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    reset_counter[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     2.264 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.264    reset_counter0[0]
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.120     1.977    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.113%)  route 0.251ns (62.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.148     2.006 r  FDPE_3/Q
                         net (fo=5, routed)           0.251     2.257    clk200_rst
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.113%)  route 0.251ns (62.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.148     2.006 r  FDPE_3/Q
                         net (fo=5, routed)           0.251     2.257    clk200_rst
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.113%)  route 0.251ns (62.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.148     2.006 r  FDPE_3/Q
                         net (fo=5, routed)           0.251     2.257    clk200_rst
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.113%)  route 0.251ns (62.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.148     2.006 r  FDPE_3/Q
                         net (fo=5, routed)           0.251     2.257    clk200_rst
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.127    reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.226 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.282    reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.306ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 1.452ns (17.188%)  route 6.996ns (82.812%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y10         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.622     3.644    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X30Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.796 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           1.016     4.811    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.348     5.159 r  crc32_checker_crc_reg[16]_i_1/O
                         net (fo=2, routed)           0.870     6.029    crc32_checker_crc_next_reg[16]
    SLICE_X32Y6          LUT6 (Prop_lut6_I4_O)        0.124     6.153 r  rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.497     6.650    rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.667     7.441    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.565 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.848     8.413    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.537 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.476    10.013    crc32_checker_source_source_payload_error
    SLICE_X45Y10         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X45Y10         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.456    
                         clock uncertainty           -0.035    41.421    
    SLICE_X45Y10         FDRE (Setup_fdre_C_D)       -0.102    41.319    rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.319    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                 31.306    

Slack (MET) :             31.762ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 1.576ns (19.412%)  route 6.543ns (80.588%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y10         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.622     3.644    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X30Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.796 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           1.016     4.811    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.348     5.159 r  crc32_checker_crc_reg[16]_i_1/O
                         net (fo=2, routed)           0.870     6.029    crc32_checker_crc_next_reg[16]
    SLICE_X32Y6          LUT6 (Prop_lut6_I4_O)        0.124     6.153 r  rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.497     6.650    rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.667     7.441    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.565 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.848     8.413    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.537 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.023     9.560    crc32_checker_source_source_payload_error
    SLICE_X36Y11         LUT3 (Prop_lut3_I2_O)        0.124     9.684 r  ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     9.684    ps_crc_error_toggle_i_i_1_n_0
    SLICE_X36Y11         FDRE                                         r  ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.445    41.445    eth_rx_clk
    SLICE_X36Y11         FDRE                                         r  ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.007    41.452    
                         clock uncertainty           -0.035    41.417    
    SLICE_X36Y11         FDRE (Setup_fdre_C_D)        0.029    41.446    ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.446    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 31.762    

Slack (MET) :             31.800ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 1.452ns (18.122%)  route 6.560ns (81.878%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y10         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.622     3.644    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X30Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.796 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           1.016     4.811    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.348     5.159 r  crc32_checker_crc_reg[16]_i_1/O
                         net (fo=2, routed)           0.870     6.029    crc32_checker_crc_next_reg[16]
    SLICE_X32Y6          LUT6 (Prop_lut6_I4_O)        0.124     6.153 r  rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.497     6.650    rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.667     7.441    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.565 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.848     8.413    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.537 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.041     9.578    crc32_checker_source_source_payload_error
    SLICE_X44Y14         FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X44Y14         FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.007    41.453    
                         clock uncertainty           -0.035    41.418    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)       -0.040    41.378    rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                 31.800    

Slack (MET) :             31.831ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 1.452ns (18.240%)  route 6.508ns (81.760%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y10         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.622     3.644    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X30Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.796 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           1.016     4.811    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.348     5.159 r  crc32_checker_crc_reg[16]_i_1/O
                         net (fo=2, routed)           0.870     6.029    crc32_checker_crc_next_reg[16]
    SLICE_X32Y6          LUT6 (Prop_lut6_I4_O)        0.124     6.153 r  rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.497     6.650    rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.667     7.441    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.565 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.848     8.413    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.537 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.989     9.526    crc32_checker_source_source_payload_error
    SLICE_X45Y12         FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X45Y12         FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X45Y12         FDRE (Setup_fdre_C_D)       -0.062    41.357    rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.357    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                 31.831    

Slack (MET) :             31.930ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 1.076ns (13.936%)  route 6.645ns (86.064%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.100     3.122    rx_cdc_graycounter0_q[3]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     3.246 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.634     3.881    storage_13_reg_i_9_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.005 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.198     5.203    rx_cdc_asyncfifo_writable
    SLICE_X41Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.327 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.851     6.177    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.046     7.347    crc32_checker_sink_sink_ready
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.471 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.816     9.287    crc32_checker_crc_ce
    SLICE_X28Y6          FDSE                                         r  crc32_checker_crc_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X28Y6          FDSE                                         r  crc32_checker_crc_reg_reg[10]/C
                         clock pessimism              0.007    41.457    
                         clock uncertainty           -0.035    41.422    
    SLICE_X28Y6          FDSE (Setup_fdse_C_CE)      -0.205    41.217    crc32_checker_crc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         41.217    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 31.930    

Slack (MET) :             31.961ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 1.452ns (18.530%)  route 6.384ns (81.470%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X31Y10         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.622     3.644    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X30Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.796 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           1.016     4.811    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.348     5.159 r  crc32_checker_crc_reg[16]_i_1/O
                         net (fo=2, routed)           0.870     6.029    crc32_checker_crc_next_reg[16]
    SLICE_X32Y6          LUT6 (Prop_lut6_I4_O)        0.124     6.153 r  rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.497     6.650    rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.124     6.774 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.667     7.441    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.565 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.848     8.413    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.537 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.865     9.401    crc32_checker_source_source_payload_error
    SLICE_X43Y10         FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X43Y10         FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.455    
                         clock uncertainty           -0.035    41.420    
    SLICE_X43Y10         FDRE (Setup_fdre_C_D)       -0.058    41.362    rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.362    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                 31.961    

Slack (MET) :             32.086ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 1.076ns (14.224%)  route 6.489ns (85.776%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.100     3.122    rx_cdc_graycounter0_q[3]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     3.246 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.634     3.881    storage_13_reg_i_9_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.005 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.198     5.203    rx_cdc_asyncfifo_writable
    SLICE_X41Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.327 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.851     6.177    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.046     7.347    crc32_checker_sink_sink_ready
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.471 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.660     9.131    crc32_checker_crc_ce
    SLICE_X29Y6          FDSE                                         r  crc32_checker_crc_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X29Y6          FDSE                                         r  crc32_checker_crc_reg_reg[31]/C
                         clock pessimism              0.007    41.457    
                         clock uncertainty           -0.035    41.422    
    SLICE_X29Y6          FDSE (Setup_fdse_C_CE)      -0.205    41.217    crc32_checker_crc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         41.217    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 32.086    

Slack (MET) :             32.086ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 1.076ns (14.224%)  route 6.489ns (85.776%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.100     3.122    rx_cdc_graycounter0_q[3]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     3.246 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.634     3.881    storage_13_reg_i_9_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.005 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.198     5.203    rx_cdc_asyncfifo_writable
    SLICE_X41Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.327 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.851     6.177    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.046     7.347    crc32_checker_sink_sink_ready
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.471 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.660     9.131    crc32_checker_crc_ce
    SLICE_X29Y6          FDSE                                         r  crc32_checker_crc_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X29Y6          FDSE                                         r  crc32_checker_crc_reg_reg[4]/C
                         clock pessimism              0.007    41.457    
                         clock uncertainty           -0.035    41.422    
    SLICE_X29Y6          FDSE (Setup_fdse_C_CE)      -0.205    41.217    crc32_checker_crc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         41.217    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 32.086    

Slack (MET) :             32.190ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 1.076ns (14.422%)  route 6.385ns (85.578%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.100     3.122    rx_cdc_graycounter0_q[3]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     3.246 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.634     3.881    storage_13_reg_i_9_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.005 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.198     5.203    rx_cdc_asyncfifo_writable
    SLICE_X41Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.327 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.851     6.177    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.046     7.347    crc32_checker_sink_sink_ready
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.471 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.556     9.027    crc32_checker_crc_ce
    SLICE_X29Y5          FDSE                                         r  crc32_checker_crc_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X29Y5          FDSE                                         r  crc32_checker_crc_reg_reg[5]/C
                         clock pessimism              0.007    41.457    
                         clock uncertainty           -0.035    41.422    
    SLICE_X29Y5          FDSE (Setup_fdse_C_CE)      -0.205    41.217    crc32_checker_crc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         41.217    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                 32.190    

Slack (MET) :             32.379ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 1.076ns (14.797%)  route 6.196ns (85.203%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.100     3.122    rx_cdc_graycounter0_q[3]
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     3.246 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.634     3.881    storage_13_reg_i_9_n_0
    SLICE_X39Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.005 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.198     5.203    rx_cdc_asyncfifo_writable
    SLICE_X41Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.327 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.851     6.177    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.046     7.347    crc32_checker_sink_sink_ready
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.471 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.367     8.838    crc32_checker_crc_ce
    SLICE_X28Y5          FDSE                                         r  crc32_checker_crc_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X28Y5          FDSE                                         r  crc32_checker_crc_reg_reg[18]/C
                         clock pessimism              0.007    41.457    
                         clock uncertainty           -0.035    41.422    
    SLICE_X28Y5          FDSE (Setup_fdse_C_CE)      -0.205    41.217    crc32_checker_crc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         41.217    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                 32.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X37Y11         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.258     0.961    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y10         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y10         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.579    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.888    storage_11_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X37Y11         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.258     0.961    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y10         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y10         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.579    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.888    storage_11_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X37Y11         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.258     0.961    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y10         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y10         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.253     0.579    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.888    storage_11_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X37Y11         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.258     0.961    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y10         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y10         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.253     0.579    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.888    storage_11_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X37Y11         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.258     0.961    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y10         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y10         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.253     0.579    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.888    storage_11_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X37Y11         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.258     0.961    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y10         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y10         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.253     0.579    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.888    storage_11_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X37Y11         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.258     0.961    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y10         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y10         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.253     0.579    
    SLICE_X38Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.888    storage_11_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X37Y11         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.258     0.961    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y10         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y10         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.253     0.579    
    SLICE_X38Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.888    storage_11_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.219%)  route 0.271ns (65.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X37Y11         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.271     0.975    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X38Y11         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_11_reg_0_7_6_7/WCLK
    SLICE_X38Y11         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.253     0.579    
    SLICE_X38Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_11_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.219%)  route 0.271ns (65.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X37Y11         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.271     0.975    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X38Y11         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_11_reg_0_7_6_7/WCLK
    SLICE_X38Y11         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.253     0.579    
    SLICE_X38Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_11_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2   storage_13_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y14  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y14  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y10  liteethmaccrc32checker_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y10  liteethmaccrc32checker_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y10  liteethmacpreamblechecker_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y11  liteethphymiirx_converter_converter_demux_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y11  liteethphymiirx_converter_converter_source_last_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y10  liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y10  liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y11  storage_11_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y11  storage_11_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y10  storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.847ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 1.642ns (17.186%)  route 7.912ns (82.814%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.478     2.045 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.469     3.514    tx_cdc_graycounter1_q[6]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.296     3.810 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     4.540    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.664 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.099     5.763    tx_cdc_asyncfifo_readable
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.887 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.598     6.485    padding_inserter_source_valid
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.609 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.300    crc32_inserter_source_valid
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.424 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.927     8.351    preamble_inserter_sink_ready
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.031     9.506    tx_converter_converter_mux0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.124     9.630 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.355     9.985    storage_12_reg_i_46_n_0
    SLICE_X12Y12         LUT4 (Prop_lut4_I1_O)        0.124    10.109 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           1.013    11.122    tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                 29.847    

Slack (MET) :             29.932ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 1.838ns (19.409%)  route 7.632ns (80.590%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.478     2.045 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.469     3.514    tx_cdc_graycounter1_q[6]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.296     3.810 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     4.540    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.664 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.099     5.763    tx_cdc_asyncfifo_readable
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.887 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.598     6.485    padding_inserter_source_valid
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.609 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.300    crc32_inserter_source_valid
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.424 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.927     8.351    preamble_inserter_sink_ready
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.875     9.350    tx_converter_converter_mux0
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.116     9.466 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.640    10.106    tx_converter_converter_mux__0
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.328    10.434 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           0.603    11.037    tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                 29.932    

Slack (MET) :             30.045ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 1.838ns (19.644%)  route 7.518ns (80.356%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.478     2.045 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.469     3.514    tx_cdc_graycounter1_q[6]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.296     3.810 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     4.540    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.664 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.099     5.763    tx_cdc_asyncfifo_readable
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.887 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.598     6.485    padding_inserter_source_valid
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.609 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.300    crc32_inserter_source_valid
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.424 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.927     8.351    preamble_inserter_sink_ready
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.875     9.350    tx_converter_converter_mux0
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.116     9.466 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.657    10.123    tx_converter_converter_mux__0
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.328    10.451 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           0.473    10.924    tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                 30.045    

Slack (MET) :             30.200ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 1.838ns (19.976%)  route 7.363ns (80.024%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.478     2.045 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.469     3.514    tx_cdc_graycounter1_q[6]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.296     3.810 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     4.540    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.664 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.099     5.763    tx_cdc_asyncfifo_readable
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.887 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.598     6.485    padding_inserter_source_valid
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.609 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.300    crc32_inserter_source_valid
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.424 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.927     8.351    preamble_inserter_sink_ready
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.875     9.350    tx_converter_converter_mux0
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.116     9.466 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.356     9.822    tx_converter_converter_mux__0
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.328    10.150 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           0.619    10.769    tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                 30.200    

Slack (MET) :             30.217ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 1.838ns (20.014%)  route 7.346ns (79.986%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.478     2.045 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.469     3.514    tx_cdc_graycounter1_q[6]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.296     3.810 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     4.540    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.664 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.099     5.763    tx_cdc_asyncfifo_readable
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.887 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.598     6.485    padding_inserter_source_valid
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.609 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.300    crc32_inserter_source_valid
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.424 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.927     8.351    preamble_inserter_sink_ready
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.875     9.350    tx_converter_converter_mux0
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.116     9.466 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.353     9.819    tx_converter_converter_mux__0
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.328    10.147 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           0.604    10.751    tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                 30.217    

Slack (MET) :             30.239ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 1.838ns (20.062%)  route 7.324ns (79.938%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.478     2.045 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.469     3.514    tx_cdc_graycounter1_q[6]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.296     3.810 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     4.540    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.664 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.099     5.763    tx_cdc_asyncfifo_readable
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.887 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.598     6.485    padding_inserter_source_valid
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.609 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.300    crc32_inserter_source_valid
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.424 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.927     8.351    preamble_inserter_sink_ready
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.875     9.350    tx_converter_converter_mux0
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.116     9.466 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.345     9.811    tx_converter_converter_mux__0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.328    10.139 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           0.590    10.729    tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                 30.239    

Slack (MET) :             30.483ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 1.668ns (18.043%)  route 7.576ns (81.957%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.478     2.045 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.469     3.514    tx_cdc_graycounter1_q[6]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.296     3.810 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     4.540    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.664 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.099     5.763    tx_cdc_asyncfifo_readable
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.887 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.598     6.485    padding_inserter_source_valid
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.609 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.300    crc32_inserter_source_valid
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.424 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.927     8.351    preamble_inserter_sink_ready
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.031     9.506    tx_converter_converter_mux0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.124     9.630 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.633    10.263    storage_12_reg_i_46_n_0
    SLICE_X12Y12         LUT5 (Prop_lut5_I1_O)        0.150    10.413 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.399    10.812    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.449    41.449    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.118    41.567    
                         clock uncertainty           -0.035    41.532    
    SLICE_X12Y12         FDRE (Setup_fdre_C_D)       -0.237    41.295    tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.295    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                 30.483    

Slack (MET) :             30.529ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 1.668ns (18.138%)  route 7.528ns (81.862%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.478     2.045 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.469     3.514    tx_cdc_graycounter1_q[6]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.296     3.810 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     4.540    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.664 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.099     5.763    tx_cdc_asyncfifo_readable
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.887 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.598     6.485    padding_inserter_source_valid
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.609 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.300    crc32_inserter_source_valid
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.424 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.927     8.351    preamble_inserter_sink_ready
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.031     9.506    tx_converter_converter_mux0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.124     9.630 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.633    10.263    storage_12_reg_i_46_n_0
    SLICE_X12Y12         LUT5 (Prop_lut5_I1_O)        0.150    10.413 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.350    10.763    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.449    41.449    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.118    41.567    
                         clock uncertainty           -0.035    41.532    
    SLICE_X12Y12         FDRE (Setup_fdre_C_D)       -0.240    41.292    tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.292    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                 30.529    

Slack (MET) :             30.624ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 1.838ns (19.855%)  route 7.419ns (80.145%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.478     2.045 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.469     3.514    tx_cdc_graycounter1_q[6]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.296     3.810 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     4.540    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.664 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.099     5.763    tx_cdc_asyncfifo_readable
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.887 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.598     6.485    padding_inserter_source_valid
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.609 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.300    crc32_inserter_source_valid
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.424 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.927     8.351    preamble_inserter_sink_ready
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.875     9.350    tx_converter_converter_mux0
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.116     9.466 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.640    10.106    tx_converter_converter_mux__0
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.328    10.434 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           0.391    10.825    tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X10Y12         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.450    41.450    eth_tx_clk
    SLICE_X10Y12         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.079    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X10Y12         FDRE (Setup_fdre_C_D)       -0.045    41.449    tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.449    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                 30.624    

Slack (MET) :             30.668ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 1.838ns (19.919%)  route 7.389ns (80.081%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.478     2.045 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.469     3.514    tx_cdc_graycounter1_q[6]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.296     3.810 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     4.540    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.664 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.099     5.763    tx_cdc_asyncfifo_readable
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.887 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.598     6.485    padding_inserter_source_valid
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.609 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.692     7.300    crc32_inserter_source_valid
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.424 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.927     8.351    preamble_inserter_sink_ready
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.875     9.350    tx_converter_converter_mux0
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.116     9.466 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.657    10.123    tx_converter_converter_mux__0
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.328    10.451 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           0.344    10.795    tx_cdc_graycounter1_q_next_binary[0]
    SLICE_X10Y12         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.450    41.450    eth_tx_clk
    SLICE_X10Y12         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.079    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X10Y12         FDRE (Setup_fdre_C_D)       -0.031    41.463    tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         41.463    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                 30.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X31Y14         FDSE                                         r  crc32_inserter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  crc32_inserter_reg_reg[10]/Q
                         net (fo=2, routed)           0.065     0.767    p_25_in
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.045     0.812 r  crc32_inserter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.812    crc32_inserter_next_reg[18]
    SLICE_X30Y14         FDSE                                         r  crc32_inserter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X30Y14         FDSE                                         r  crc32_inserter_reg_reg[18]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X30Y14         FDSE (Hold_fdse_C_D)         0.121     0.695    crc32_inserter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl5_regs0[4]
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.078     0.644    xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl5_regs0[3]
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.076     0.642    xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl5_regs0[6]
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.076     0.642    xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl5_regs0[0]
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.075     0.641    xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl5_regs0[1]
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.075     0.641    xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl5_regs0[2]
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X13Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.071     0.637    xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl5_regs0[5]
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X13Y10         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.071     0.637    xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X31Y18         FDRE                                         r  tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.110     0.809    tx_gap_inserter_counter_reg__0[0]
    SLICE_X30Y18         LUT6 (Prop_lut6_I3_O)        0.045     0.854 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.854    liteethmacgap_state_i_1_n_0
    SLICE_X30Y18         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X30Y18         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.254     0.571    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.120     0.691    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X29Y13         FDSE                                         r  crc32_inserter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  crc32_inserter_reg_reg[17]/Q
                         net (fo=2, routed)           0.109     0.811    p_32_in
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.048     0.859 r  crc32_inserter_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     0.859    crc32_inserter_next_reg[25]
    SLICE_X28Y13         FDSE                                         r  crc32_inserter_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X28Y13         FDSE                                         r  crc32_inserter_reg_reg[25]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X28Y13         FDSE (Hold_fdse_C_D)         0.107     0.681    crc32_inserter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2   storage_12_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y15  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y15  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y15  liteethmaccrc32inserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y15  liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y18  liteethmacgap_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y12  liteethmacpaddinginserter_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y10  xilinxmultiregimpl5_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y11  xilinxmultiregimpl5_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y11  xilinxmultiregimpl5_regs0_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y15  FDPE_8/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y15  FDPE_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y15  liteethmaccrc32inserter_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y15  liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y18  liteethmacgap_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12  liteethmacpaddinginserter_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y10  xilinxmultiregimpl5_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y11  xilinxmultiregimpl5_regs0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y11  xilinxmultiregimpl5_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y11  xilinxmultiregimpl5_regs0_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y15  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y15  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y15  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y15  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y15  liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y15  liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y15  liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y15  liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y18  liteethmacgap_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y18  liteethmacgap_state_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 2.376ns (25.203%)  route 7.051ns (74.797%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.567     1.567    sys_clk
    SLICE_X44Y10         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.152     3.175    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  bankmachine7_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.299    bankmachine7_state[1]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.831 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.102 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.958     5.060    netsoc_sdram_bankmachine7_row_hit
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.373     5.433 r  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=3, routed)           1.182     6.615    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.739 r  netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=14, routed)          0.925     7.664    netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.788 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.310    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.124     8.434 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          1.283     9.716    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.840 r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.651    10.492    minerva_cpu/fetch/netsoc_sdram_bankmachine7_cmd_buffer_valid_n_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.616 r  minerva_cpu/fetch/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.995    minerva_cpu_n_135
    SLICE_X44Y11         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.448    11.448    sys_clk
    SLICE_X44Y11         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.280    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 2.376ns (25.203%)  route 7.051ns (74.797%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.567     1.567    sys_clk
    SLICE_X44Y10         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.152     3.175    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  bankmachine7_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.299    bankmachine7_state[1]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.831 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.102 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.958     5.060    netsoc_sdram_bankmachine7_row_hit
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.373     5.433 r  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=3, routed)           1.182     6.615    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.739 r  netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=14, routed)          0.925     7.664    netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.788 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.310    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.124     8.434 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          1.283     9.716    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.840 r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.651    10.492    minerva_cpu/fetch/netsoc_sdram_bankmachine7_cmd_buffer_valid_n_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.616 r  minerva_cpu/fetch/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.995    minerva_cpu_n_135
    SLICE_X44Y11         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.448    11.448    sys_clk
    SLICE_X44Y11         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.280    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 2.376ns (25.203%)  route 7.051ns (74.797%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.567     1.567    sys_clk
    SLICE_X44Y10         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.152     3.175    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  bankmachine7_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.299    bankmachine7_state[1]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.831 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.102 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.958     5.060    netsoc_sdram_bankmachine7_row_hit
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.373     5.433 r  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=3, routed)           1.182     6.615    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.739 r  netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=14, routed)          0.925     7.664    netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.788 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.310    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.124     8.434 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          1.283     9.716    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.840 r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.651    10.492    minerva_cpu/fetch/netsoc_sdram_bankmachine7_cmd_buffer_valid_n_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.616 r  minerva_cpu/fetch/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.995    minerva_cpu_n_135
    SLICE_X44Y11         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.448    11.448    sys_clk
    SLICE_X44Y11         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.280    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 2.376ns (25.203%)  route 7.051ns (74.797%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.567     1.567    sys_clk
    SLICE_X44Y10         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.152     3.175    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  bankmachine7_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.299    bankmachine7_state[1]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.831 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.102 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.958     5.060    netsoc_sdram_bankmachine7_row_hit
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.373     5.433 r  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=3, routed)           1.182     6.615    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.739 r  netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=14, routed)          0.925     7.664    netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.788 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.310    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.124     8.434 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          1.283     9.716    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.840 r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.651    10.492    minerva_cpu/fetch/netsoc_sdram_bankmachine7_cmd_buffer_valid_n_reg
    SLICE_X44Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.616 r  minerva_cpu/fetch/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.995    minerva_cpu_n_135
    SLICE_X44Y11         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.448    11.448    sys_clk
    SLICE_X44Y11         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.280    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.406ns  (logic 2.376ns (25.260%)  route 7.030ns (74.740%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.567     1.567    sys_clk
    SLICE_X44Y10         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.152     3.175    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  bankmachine7_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.299    bankmachine7_state[1]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.831 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.102 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.958     5.060    netsoc_sdram_bankmachine7_row_hit
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.373     5.433 r  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=3, routed)           1.182     6.615    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.739 r  netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=14, routed)          0.925     7.664    netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.788 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.310    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.124     8.434 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          1.323     9.757    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.881 r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.447    10.328    minerva_cpu/loadstore/netsoc_sdram_bankmachine1_cmd_buffer_valid_n_reg_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  minerva_cpu/loadstore/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.522    10.973    minerva_cpu_n_139
    SLICE_X47Y3          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.451    11.451    sys_clk
    SLICE_X47Y3          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.093    11.544    
                         clock uncertainty           -0.057    11.488    
    SLICE_X47Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.283    netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.406ns  (logic 2.376ns (25.260%)  route 7.030ns (74.740%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.567     1.567    sys_clk
    SLICE_X44Y10         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.152     3.175    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  bankmachine7_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.299    bankmachine7_state[1]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.831 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.102 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.958     5.060    netsoc_sdram_bankmachine7_row_hit
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.373     5.433 r  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=3, routed)           1.182     6.615    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.739 r  netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=14, routed)          0.925     7.664    netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.788 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.310    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.124     8.434 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          1.323     9.757    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.881 r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.447    10.328    minerva_cpu/loadstore/netsoc_sdram_bankmachine1_cmd_buffer_valid_n_reg_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  minerva_cpu/loadstore/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.522    10.973    minerva_cpu_n_139
    SLICE_X47Y3          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.451    11.451    sys_clk
    SLICE_X47Y3          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.093    11.544    
                         clock uncertainty           -0.057    11.488    
    SLICE_X47Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.283    netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 2.376ns (25.444%)  route 6.962ns (74.556%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.567     1.567    sys_clk
    SLICE_X44Y10         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.152     3.175    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  bankmachine7_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.299    bankmachine7_state[1]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.831 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.102 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.958     5.060    netsoc_sdram_bankmachine7_row_hit
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.373     5.433 r  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=3, routed)           1.182     6.615    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.739 r  netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=14, routed)          0.925     7.664    netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.788 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.310    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.124     8.434 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          1.321     9.754    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X43Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.275    10.153    minerva_cpu/fetch/netsoc_sdram_bankmachine3_cmd_buffer_valid_n_reg
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.277 r  minerva_cpu/fetch/netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.628    10.905    minerva_cpu_n_143
    SLICE_X43Y7          FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.449    11.449    sys_clk
    SLICE_X43Y7          FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X43Y7          FDRE (Setup_fdre_C_CE)      -0.205    11.267    netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 2.376ns (25.444%)  route 6.962ns (74.556%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.567     1.567    sys_clk
    SLICE_X44Y10         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.152     3.175    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  bankmachine7_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.299    bankmachine7_state[1]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.831 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.102 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.958     5.060    netsoc_sdram_bankmachine7_row_hit
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.373     5.433 r  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=3, routed)           1.182     6.615    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.739 r  netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=14, routed)          0.925     7.664    netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.788 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.310    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.124     8.434 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          1.321     9.754    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X43Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.878 r  netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.275    10.153    minerva_cpu/fetch/netsoc_sdram_bankmachine3_cmd_buffer_valid_n_reg
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.277 r  minerva_cpu/fetch/netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.628    10.905    minerva_cpu_n_143
    SLICE_X43Y7          FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.449    11.449    sys_clk
    SLICE_X43Y7          FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X43Y7          FDRE (Setup_fdre_C_CE)      -0.205    11.267    netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 2.376ns (25.617%)  route 6.899ns (74.383%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.567     1.567    sys_clk
    SLICE_X44Y10         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.152     3.175    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  bankmachine7_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.299    bankmachine7_state[1]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.831 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.102 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.958     5.060    netsoc_sdram_bankmachine7_row_hit
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.373     5.433 r  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=3, routed)           1.182     6.615    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.739 r  netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=14, routed)          0.925     7.664    netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.788 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.310    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.124     8.434 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          1.323     9.757    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.881 r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.447    10.328    minerva_cpu/loadstore/netsoc_sdram_bankmachine1_cmd_buffer_valid_n_reg_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  minerva_cpu/loadstore/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.391    10.843    minerva_cpu_n_139
    SLICE_X44Y3          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.451    11.451    sys_clk
    SLICE_X44Y3          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.093    11.544    
                         clock uncertainty           -0.057    11.488    
    SLICE_X44Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.283    netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 2.376ns (25.617%)  route 6.899ns (74.383%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.567     1.567    sys_clk
    SLICE_X44Y10         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.152     3.175    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  bankmachine7_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.299    bankmachine7_state[1]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.831 r  bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.102 r  bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.958     5.060    netsoc_sdram_bankmachine7_row_hit
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.373     5.433 r  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=3, routed)           1.182     6.615    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.124     6.739 r  netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=14, routed)          0.925     7.664    netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.788 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.310    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.124     8.434 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          1.323     9.757    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I1_O)        0.124     9.881 r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.447    10.328    minerva_cpu/loadstore/netsoc_sdram_bankmachine1_cmd_buffer_valid_n_reg_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  minerva_cpu/loadstore/netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.391    10.843    minerva_cpu_n_139
    SLICE_X44Y3          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.451    11.451    sys_clk
    SLICE_X44Y3          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.093    11.544    
                         clock uncertainty           -0.057    11.488    
    SLICE_X44Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.283    netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  0.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.565     0.565    sys_clk
    SLICE_X51Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.912    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X50Y37         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.835     0.835    storage_2_reg_0_15_0_5/WCLK
    SLICE_X50Y37         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X50Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_2_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.565     0.565    sys_clk
    SLICE_X51Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.912    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X50Y37         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.835     0.835    storage_2_reg_0_15_0_5/WCLK
    SLICE_X50Y37         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X50Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_2_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.565     0.565    sys_clk
    SLICE_X51Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.912    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X50Y37         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.835     0.835    storage_2_reg_0_15_0_5/WCLK
    SLICE_X50Y37         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X50Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_2_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.565     0.565    sys_clk
    SLICE_X51Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.912    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X50Y37         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.835     0.835    storage_2_reg_0_15_0_5/WCLK
    SLICE_X50Y37         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X50Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_2_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.565     0.565    sys_clk
    SLICE_X51Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.912    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X50Y37         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.835     0.835    storage_2_reg_0_15_0_5/WCLK
    SLICE_X50Y37         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X50Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_2_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.565     0.565    sys_clk
    SLICE_X51Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.912    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X50Y37         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.835     0.835    storage_2_reg_0_15_0_5/WCLK
    SLICE_X50Y37         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X50Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_2_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.565     0.565    sys_clk
    SLICE_X51Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.912    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X50Y37         RAMS32                                       r  storage_2_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.835     0.835    storage_2_reg_0_15_0_5/WCLK
    SLICE_X50Y37         RAMS32                                       r  storage_2_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X50Y37         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.888    storage_2_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.565     0.565    sys_clk
    SLICE_X51Y37         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.912    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X50Y37         RAMS32                                       r  storage_2_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.835     0.835    storage_2_reg_0_15_0_5/WCLK
    SLICE_X50Y37         RAMS32                                       r  storage_2_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X50Y37         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.888    storage_2_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.565     0.565    sys_clk
    SLICE_X55Y12         FDRE                                         r  netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     0.923    storage_9_reg_0_7_6_11/ADDRD0
    SLICE_X54Y12         RAMD32                                       r  storage_9_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.835     0.835    storage_9_reg_0_7_6_11/WCLK
    SLICE_X54Y12         RAMD32                                       r  storage_9_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X54Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_9_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.565     0.565    sys_clk
    SLICE_X55Y12         FDRE                                         r  netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     0.923    storage_9_reg_0_7_6_11/ADDRD0
    SLICE_X54Y12         RAMD32                                       r  storage_9_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.835     0.835    storage_9_reg_0_7_6_11/WCLK
    SLICE_X54Y12         RAMD32                                       r  storage_9_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X54Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_9_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   data_mem_grain13_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16  data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   mem_1_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  memadr_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y8   storage_10_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y8   storage_10_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y5   storage_3_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y5   storage_3_reg_0_7_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.633ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y26         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     3.858    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty           -0.125     3.734    
    SLICE_X64Y26         FDPE (Setup_fdpe_C_D)       -0.035     3.699    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.699    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.633    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.455ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X32Y14         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     2.561    eth_rx_clk
    SLICE_X32Y14         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.561    
                         clock uncertainty           -0.025     2.536    
    SLICE_X32Y14         FDPE (Setup_fdpe_C_D)       -0.005     2.531    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.531    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.455    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.455ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X32Y15         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     2.561    eth_tx_clk
    SLICE_X32Y15         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.561    
                         clock uncertainty           -0.025     2.536    
    SLICE_X32Y15         FDPE (Setup_fdpe_C_D)       -0.005     2.531    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.531    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.455    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.362ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y35         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4177, routed)        0.593     2.593    sys_clk
    SLICE_X64Y35         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.593    
                         clock uncertainty           -0.129     2.463    
    SLICE_X64Y35         FDPE (Setup_fdpe_C_D)       -0.035     2.428    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.428    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.362    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100     | cpu_reset        | FDPE           | -        |     0.261 (r) | FAST    |     1.847 (r) | SLOW    | pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     3.087 (r) | SLOW    |    -0.759 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.534 (r) | SLOW    |    -0.863 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     3.278 (r) | SLOW    |    -0.827 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.391 (r) | SLOW    |    -0.859 (r) | FAST    |            |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.841 (r) | SLOW    |    -0.902 (r) | FAST    |            |
sys_clk    | cpu_reset        | FDPE           | -        |     3.148 (r) | SLOW    |    -0.576 (r) | FAST    |            |
sys_clk    | eth_mdio         | FDRE           | -        |     2.823 (r) | SLOW    |    -0.604 (r) | FAST    |            |
sys_clk    | serial_rx        | FDRE           | -        |     4.518 (r) | SLOW    |    -1.302 (r) | FAST    |            |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.644 (r) | SLOW    |    -0.461 (r) | FAST    |            |
sys_clk    | user_btn0        | FDRE           | -        |     6.623 (r) | SLOW    |    -1.841 (r) | FAST    |            |
sys_clk    | user_btn1        | FDRE           | -        |     6.183 (r) | SLOW    |    -1.626 (r) | FAST    |            |
sys_clk    | user_btn2        | FDRE           | -        |     6.490 (r) | SLOW    |    -1.784 (r) | FAST    |            |
sys_clk    | user_btn3        | FDRE           | -        |     6.026 (r) | SLOW    |    -1.604 (r) | FAST    |            |
sys_clk    | user_sw0         | FDRE           | -        |     5.174 (r) | SLOW    |    -1.535 (r) | FAST    |            |
sys_clk    | user_sw1         | FDRE           | -        |     5.460 (r) | SLOW    |    -1.592 (r) | FAST    |            |
sys_clk    | user_sw2         | FDRE           | -        |     5.120 (r) | SLOW    |    -1.408 (r) | FAST    |            |
sys_clk    | user_sw3         | FDRE           | -        |     4.401 (r) | SLOW    |    -1.232 (r) | FAST    |            |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.279 (r) | SLOW    |      3.220 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.215 (r) | SLOW    |      3.190 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.646 (r) | SLOW    |      3.387 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.305 (r) | SLOW    |      3.251 (r) | FAST    |               |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.626 (r) | SLOW    |      3.406 (r) | FAST    |               |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.695 (r) | SLOW    |      1.651 (r) | FAST    |               |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.151 (r) | SLOW    |      1.860 (r) | FAST    |               |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.152 (r) | SLOW    |      1.862 (r) | FAST    |               |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.385 (r) | SLOW    |      1.512 (r) | FAST    |               |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.857 (r) | SLOW    |      1.733 (r) | FAST    |               |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.293 (r) | SLOW    |      1.935 (r) | FAST    |               |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.545 (r) | SLOW    |      1.588 (r) | FAST    |               |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.687 (r) | SLOW    |      1.648 (r) | FAST    |               |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.704 (r) | SLOW    |      1.710 (r) | FAST    |               |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.007 (r) | SLOW    |      1.804 (r) | FAST    |               |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.245 (r) | SLOW    |      1.494 (r) | FAST    |               |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.844 (r) | SLOW    |      1.759 (r) | FAST    |               |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.092 (r) | SLOW    |      1.432 (r) | FAST    |               |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.854 (r) | SLOW    |      1.751 (r) | FAST    |               |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.242 (r) | SLOW    |      1.513 (r) | FAST    |               |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.856 (r) | SLOW    |      1.731 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.009 (r) | SLOW    |      1.785 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.391 (r) | SLOW    |      1.532 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.010 (r) | SLOW    |      1.792 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.392 (r) | SLOW    |      1.527 (r) | FAST    |               |
sys_clk    | eth_mdc          | FDRE           | -     |     10.693 (r) | SLOW    |      3.724 (r) | FAST    |               |
sys_clk    | eth_mdio         | FDRE           | -     |      9.946 (r) | SLOW    |      3.153 (r) | FAST    |               |
sys_clk    | eth_rst_n        | FDRE           | -     |     11.838 (r) | SLOW    |      3.613 (r) | FAST    |               |
sys_clk    | serial_tx        | FDSE           | -     |     10.518 (r) | SLOW    |      3.560 (r) | FAST    |               |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.375 (r) | SLOW    |      3.303 (r) | FAST    |               |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.761 (r) | SLOW    |      3.357 (r) | FAST    |               |
sys_clk    | user_led0        | FDRE           | -     |      8.345 (r) | SLOW    |      2.611 (r) | FAST    |               |
sys_clk    | user_led1        | FDRE           | -     |      8.016 (r) | SLOW    |      2.469 (r) | FAST    |               |
sys_clk    | user_led2        | FDRE           | -     |      8.749 (r) | SLOW    |      2.757 (r) | FAST    |               |
sys_clk    | user_led3        | FDRE           | -     |      9.367 (r) | SLOW    |      3.129 (r) | FAST    |               |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         1.979 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.694 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.158 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.153 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.301 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.541 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.787 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.715 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.775 ns
Ideal Clock Offset to Actual Clock: -2.146 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.087 (r) | SLOW    | -0.759 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.534 (r) | SLOW    | -0.863 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.278 (r) | SLOW    | -0.827 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.391 (r) | SLOW    | -0.859 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.534 (r) | SLOW    | -0.759 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.201 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.695 (r) | SLOW    |   1.651 (r) | FAST    |    0.603 |
ddram_dq[1]        |   7.151 (r) | SLOW    |   1.860 (r) | FAST    |    1.059 |
ddram_dq[2]        |   7.152 (r) | SLOW    |   1.862 (r) | FAST    |    1.060 |
ddram_dq[3]        |   6.385 (r) | SLOW    |   1.512 (r) | FAST    |    0.293 |
ddram_dq[4]        |   6.857 (r) | SLOW    |   1.733 (r) | FAST    |    0.765 |
ddram_dq[5]        |   7.293 (r) | SLOW    |   1.935 (r) | FAST    |    1.201 |
ddram_dq[6]        |   6.545 (r) | SLOW    |   1.588 (r) | FAST    |    0.453 |
ddram_dq[7]        |   6.687 (r) | SLOW    |   1.648 (r) | FAST    |    0.595 |
ddram_dq[8]        |   6.704 (r) | SLOW    |   1.710 (r) | FAST    |    0.612 |
ddram_dq[9]        |   7.007 (r) | SLOW    |   1.804 (r) | FAST    |    0.915 |
ddram_dq[10]       |   6.245 (r) | SLOW    |   1.494 (r) | FAST    |    0.153 |
ddram_dq[11]       |   6.844 (r) | SLOW    |   1.759 (r) | FAST    |    0.752 |
ddram_dq[12]       |   6.092 (r) | SLOW    |   1.432 (r) | FAST    |    0.000 |
ddram_dq[13]       |   6.854 (r) | SLOW    |   1.751 (r) | FAST    |    0.762 |
ddram_dq[14]       |   6.242 (r) | SLOW    |   1.513 (r) | FAST    |    0.150 |
ddram_dq[15]       |   6.856 (r) | SLOW    |   1.731 (r) | FAST    |    0.765 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.293 (r) | SLOW    |   1.432 (r) | FAST    |    1.201 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.619 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.009 (r) | SLOW    |   1.785 (r) | FAST    |    0.618 |
ddram_dqs_n[1]     |   6.391 (r) | SLOW    |   1.532 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.010 (r) | SLOW    |   1.792 (r) | FAST    |    0.619 |
ddram_dqs_p[1]     |   6.392 (r) | SLOW    |   1.527 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.010 (r) | SLOW    |   1.527 (r) | FAST    |    0.619 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.431 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.279 (r) | SLOW    |   3.220 (r) | FAST    |    0.064 |
eth_tx_data[1]     |   9.215 (r) | SLOW    |   3.190 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   9.646 (r) | SLOW    |   3.387 (r) | FAST    |    0.431 |
eth_tx_data[3]     |   9.305 (r) | SLOW    |   3.251 (r) | FAST    |    0.090 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.646 (r) | SLOW    |   3.190 (r) | FAST    |    0.431 |
-------------------+-------------+---------+-------------+---------+----------+




