$date
	Sat Mar 11 07:30:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_test $end
$var wire 32 ! outdata [31:0] $end
$var reg 1 " clock $end
$var reg 1 # enable $end
$var reg 32 $ indata [31:0] $end
$scope module R $end
$var wire 1 % clock $end
$var wire 1 & enable $end
$var wire 32 ' in_reg [31:0] $end
$var reg 32 ( out_reg [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
0&
0%
b0 $
0#
0"
bx !
$end
#10
1"
1%
#20
0"
0%
1#
1&
#30
b1 (
b1 !
1"
1%
b1 $
b1 '
#40
0"
0%
b1111 $
b1111 '
#50
b1111 (
b1111 !
1"
1%
#60
0"
0%
b1000 $
b1000 '
#70
b10 (
b10 !
1"
1%
b10 $
b10 '
#80
0"
0%
#90
b11110000 (
b11110000 !
1"
1%
b11110000 $
b11110000 '
#100
0"
0%
#110
1"
1%
#120
0"
0%
0#
0&
b0 $
b0 '
#130
b11 (
b11 !
1"
1%
1#
1&
b11 $
b11 '
#140
0"
0%
b11110000000000000000000000001111 $
b11110000000000000000000000001111 '
#150
b1111000000000000 (
b1111000000000000 !
1"
1%
b1111000000000000 $
b1111000000000000 '
