// Seed: 1396114004
module module_0 (
    input  wire id_0,
    output wire id_1,
    input  wire id_2,
    output tri0 id_3
);
  assign id_3 = 1;
  assign module_2.type_25 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.type_1 = 0;
  wire id_3;
  wire id_4;
endmodule
module module_2 (
    input wor id_0,
    output uwire id_1,
    input wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    input wor id_9,
    input supply1 id_10,
    input supply1 id_11,
    input tri id_12,
    input supply1 id_13,
    output uwire id_14,
    input wire id_15,
    output wand id_16
);
  wire id_18;
  assign id_16 = id_11;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_6,
      id_3
  );
endmodule
