
---------- Begin Simulation Statistics ----------
final_tick                               15680245109949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 167514                       # Simulator instruction rate (inst/s)
host_mem_usage                               17386788                       # Number of bytes of host memory used
host_op_rate                                   286948                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3346.68                       # Real time elapsed on the host
host_tick_rate                                8661723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   560616481                       # Number of instructions simulated
sim_ops                                     960322043                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028988                       # Number of seconds simulated
sim_ticks                                 28987991325                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1357280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         1744                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2661146                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         1744                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu0.num_fp_insts                           13                       # number of float instructions
system.cpu0.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu0.num_int_insts                          14                       # number of integer instructions
system.cpu0.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                5                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           50                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1839943                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          239                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3667398                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          240                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  16                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          2                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   27                       # Number of integer alu accesses
system.cpu1.num_int_insts                          27                       # number of integer instructions
system.cpu1.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       21     77.78%     77.78% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     18.52%     96.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        27                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          212                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059512                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          212                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu2.num_int_insts                          17                       # number of integer instructions
system.cpu2.num_int_register_reads                 32                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     36.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      3     12.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      8.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     16.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      8.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       4     16.00%     96.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       300045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          415                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       600971                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          415                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu3.num_fp_insts                            8                       # number of float instructions
system.cpu3.num_fp_register_reads                   2                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu3.num_int_insts                          22                       # number of integer instructions
system.cpu3.num_int_register_reads                 41                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       17     62.96%     62.96% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     62.96% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     62.96% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     14.81%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      3.70%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      7.41%     88.89% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     88.89% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  3     11.11%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        27                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1886952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3791098                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       924506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1928849                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         37805138                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        31327209                       # number of cc regfile writes
system.switch_cpus0.committedInsts           79228266                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122330438                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.098737                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.098737                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        101300175                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        50140193                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  48308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         7976                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         8163528                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.406466                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            29245165                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           8043929                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       20999024                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     21218249                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      8057800                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    122541777                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     21201236                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19455                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    122434263                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         85899                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     10295707                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          8418                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     10449042                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          542                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         6180                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        152553014                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            122412554                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.601673                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         91786989                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.406217                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             122422514                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       118630396                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       54022145                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.910136                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.910136                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         6579      0.01%      0.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     63436202     51.80%     51.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         2350      0.00%     51.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     51.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1966465      1.61%     53.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     53.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     53.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     53.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     53.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     53.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     53.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     53.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     53.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     53.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2531384      2.07%     55.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      1181929      0.97%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd      9510180      7.77%     64.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       376832      0.31%     64.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      2048002      1.67%     66.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2276348      1.86%     68.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult      9452356      7.72%     75.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt       409602      0.33%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      7610823      6.22%     82.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      2805538      2.29%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     13599758     11.11%     95.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5239370      4.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     122453718                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       59055801                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    117676599                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     58602907                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     58771668                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1201571                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009812                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         551005     45.86%     45.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     45.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     45.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     45.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     45.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     45.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     45.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     45.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     45.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     45.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     45.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     45.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     45.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         29785      2.48%     48.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     48.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        49592      4.13%     52.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     52.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     52.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     52.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        18411      1.53%     54.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     54.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       104124      8.67%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     62.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        215409     17.93%     80.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         4169      0.35%     80.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       228202     18.99%     99.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite          874      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      64592909                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    215437943                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     63809647                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     63981982                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         122541768                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        122453718                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       211339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         2850                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined       374252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     87002685                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.407471                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.524811                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     61733556     70.96%     70.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2672251      3.07%     74.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2552632      2.93%     76.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2540528      2.92%     79.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      3234039      3.72%     83.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3395125      3.90%     87.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3212791      3.69%     91.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      3428012      3.94%     95.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4233751      4.87%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     87002685                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.406690                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       718005                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       679944                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     21218249                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      8057800                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       49722068                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                87050993                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         82489747                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        33805432                       # number of cc regfile writes
system.switch_cpus1.committedInsts           54214075                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             93381611                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.605690                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.605690                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  15131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1290667                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        21700835                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.719763                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            37214710                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           7726823                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       36336374                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     34144318                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        46446                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8901342                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    171475963                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     29487887                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3857727                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    149707108                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        165933                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      3356587                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1250476                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      3659231                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         5743                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       710095                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       580572                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        156700055                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            147831391                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.654916                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        102625393                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.698216                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             148841766                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       214451713                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      120287860                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.622785                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.622785                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        64306      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114105881     74.30%     74.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       157239      0.10%     74.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       398613      0.26%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     30789350     20.05%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8049453      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153564842                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            2954780                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019241                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2594464     87.81%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        333594     11.29%     99.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        26722      0.90%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     156455316                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    397689358                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147831391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    249575813                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         171475963                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        153564842                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     78094304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       569039                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     84648210                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     87035862                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764386                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.685505                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     54140647     62.20%     62.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5011075      5.76%     67.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3388270      3.89%     71.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2346816      2.70%     74.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3409116      3.92%     78.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4453437      5.12%     83.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5312316      6.10%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4834246      5.55%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4139939      4.76%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     87035862                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.764079                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3345160                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1121964                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     34144318                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8901342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       80587025                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                87050993                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     54                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165501016                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117704703                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.348204                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.348204                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362173498                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162817912                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  32807                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118030                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338858                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.938597                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52558540                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292794                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        2536625                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50437551                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          485                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305471                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431520693                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50265746                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128713                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429909776                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24942                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       131747                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174368                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       157889                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           78                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644011930                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429037156                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589643                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379737414                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.928573                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429800781                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379259633                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225145006                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.871880                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.871880                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684669      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215305236     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35848      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28776      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956212      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952061      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520647     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950656      8.82%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39331036      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924618      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10978750      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369966      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430038497                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174417362                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348197584                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173720370                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178380852                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1449797                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003371                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         386881     26.69%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3309      0.23%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            2      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          842      0.06%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91450      6.31%     33.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       333969     23.04%     56.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438663     30.26%     86.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194681     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256386263                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    600349368                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255316786                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261525088                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431520147                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430038497                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8385169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1983                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4853443                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     87018186                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.941938                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.529180                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      7437015      8.55%      8.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3088080      3.55%     12.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6413113      7.37%     19.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7207208      8.28%     27.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10483774     12.05%     39.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12398651     14.25%     54.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10695779     12.29%     66.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9956986     11.44%     77.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19337580     22.22%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     87018186                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.940076                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14759                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        48433                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50437551                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305471                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111301578                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                87050993                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        192990885                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        91673964                       # number of cc regfile writes
system.switch_cpus3.committedInsts          177174077                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            321474508                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.491330                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.491330                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        127199176                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        86856882                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  77487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       639553                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        31686937                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.841177                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            63779075                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          18400429                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        8987368                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     46428920                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           13                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1352                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     19212572                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    344483214                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     45378646                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1614774                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    334378299                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         31015                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      1454290                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        500082                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      1503103                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         5482                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       305473                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       334080                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        419643967                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            334177188                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.553936                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        232456101                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.838867                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             334310357                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       366622050                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      185940355                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.035291                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.035291                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        40571      0.01%      0.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    210031582     62.51%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     26460975      7.88%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4057792      1.21%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      1290088      0.38%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     10112412      3.01%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp          182      0.00%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     12723420      3.79%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1084062      0.32%     79.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult      5911446      1.76%     80.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       216176      0.06%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     24697862      7.35%     88.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     12326277      3.67%     91.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     20926786      6.23%     98.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6113448      1.82%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     335993079                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      107640211                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    213914676                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    105548543                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    112984826                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4885428                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014540                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3196418     65.43%     65.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     65.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     65.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        85833      1.76%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        131584      2.69%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            1      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd           93      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp           18      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            2      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult         1925      0.04%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        664662     13.60%     83.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       207181      4.24%     87.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       470578      9.63%     97.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       127133      2.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     233197725                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    550136011                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    228628645                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    254512468                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         344483201                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        335993079                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           13                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     23008617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       205601                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     37454321                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     86973506                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.863166                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.926564                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     22176026     25.50%     25.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3843147      4.42%     29.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      4660546      5.36%     35.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7846600      9.02%     44.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9051650     10.41%     54.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7606477      8.75%     63.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      9624461     11.07%     74.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10013503     11.51%     86.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12151096     13.97%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86973506                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.859727                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5519186                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3099564                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     46428920                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     19212572                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      132368333                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                87050993                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     23904106                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23904107                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     24615616                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24615617                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2307565                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2307571                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3541836                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3541842                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 102956171768                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 102956171768                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 102956171768                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 102956171768                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     26211671                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     26211678                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     28157452                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     28157459                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.088036                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.088036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.125787                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.125787                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 44616.802460                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44616.686450                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 29068.588090                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29068.538847                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          929                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   232.250000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1303005                       # number of writebacks
system.cpu0.dcache.writebacks::total          1303005                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1294651                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1294651                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1294651                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1294651                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1012914                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1012914                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1354278                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1354278                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  40109972876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  40109972876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  74902533821                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  74902533821                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.038644                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038644                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.048097                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.048097                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 39598.596600                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39598.596600                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 55308.093184                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55308.093184                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1303005                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     16199369                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16199370                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1972646                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1972651                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  91011506058                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  91011506058                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     18172015                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     18172021                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.108554                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108554                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 46136.765572                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46136.648631                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1225524                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1225524                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       747122                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       747122                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  31050571014                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  31050571014                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.041114                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041114                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 41560.241853                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41560.241853                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      7704737                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7704737                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       334919                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       334920                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  11944665710                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  11944665710                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      8039656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8039657                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.041658                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041658                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 35664.341856                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35664.235370                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        69127                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        69127                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       265792                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       265792                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   9059401862                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   9059401862                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.033060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 34084.554321                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34084.554321                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       711510                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       711510                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1234271                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1234271                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      1945781                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1945781                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.634332                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.634332                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       341364                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       341364                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  34792560945                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  34792560945                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.175438                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.175438                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 101922.173823                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 101922.173823                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.872101                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26001710                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1303517                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.947350                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257119623                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.011918                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.860183                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000023                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999727                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          359                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        226563189                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       226563189                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      9397345                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9397366                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      9397345                       # number of overall hits
system.cpu0.icache.overall_hits::total        9397366                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          402                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           405                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          402                       # number of overall misses
system.cpu0.icache.overall_misses::total          405                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     44471817                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44471817                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     44471817                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44471817                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           24                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      9397747                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9397771                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           24                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      9397747                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9397771                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.125000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.125000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 110626.410448                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 109806.955556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 110626.410448                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 109806.955556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.icache.writebacks::total                1                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           57                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           57                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          345                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          345                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     38706588                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38706588                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     38706588                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38706588                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 112193.008696                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 112193.008696                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 112193.008696                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 112193.008696                       # average overall mshr miss latency
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      9397345                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9397366                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          402                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          405                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     44471817                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44471817                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      9397747                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9397771                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 110626.410448                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 109806.955556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           57                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          345                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     38706588                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38706588                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 112193.008696                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 112193.008696                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          158.766308                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9397714                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              348                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         27004.925287                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   155.766308                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.304231                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.310090                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         75182516                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        75182516                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1088839                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      1191219                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1044400                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        54274                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        54274                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        215027                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       215026                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1088839                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          697                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4018588                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4019285                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        22336                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    166817408                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           166839744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       932613                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               59687232                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2290753                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000763                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.027605                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2289006     99.92%     99.92% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                1747      0.08%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2290753                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1753960617                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         344655                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1320280731                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       368545                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         368545                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       368545                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        368545                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          345                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       934967                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       935321                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          345                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       934967                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       935321                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     38470824                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  72120686121                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  72159156945                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     38470824                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  72120686121                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  72159156945                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          345                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1303512                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1303866                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          345                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1303512                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1303866                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.717268                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.717344                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.717268                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.717344                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 111509.634783                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 77137.146146                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 77149.082449                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 111509.634783                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 77137.146146                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 77149.082449                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       932613                       # number of writebacks
system.cpu0.l2cache.writebacks::total          932613                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          345                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       934967                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       935312                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          345                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       934967                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       935312                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     38355939                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  71809342443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  71847698382                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     38355939                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  71809342443                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  71847698382                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.717268                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.717338                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.717268                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.717338                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 111176.634783                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 76804.146502                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 76816.825168                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 111176.634783                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 76804.146502                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 76816.825168                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               932613                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       675662                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       675662                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       675662                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       675662                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       627341                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       627341                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       627341                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       627341                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        54131                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        54131                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          143                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          143                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        54274                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        54274                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.002635                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.002635                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          143                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          143                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      2578419                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      2578419                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002635                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.002635                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18030.902098                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18030.902098                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        17039                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        17039                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       197987                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       197988                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   8494955541                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   8494955541                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       215026                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       215027                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.920758                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.920759                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 42906.632966                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 42906.416253                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       197987                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       197987                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   8429026203                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   8429026203                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.920758                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.920754                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 42573.634648                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 42573.634648                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       351506                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       351506                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          345                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       736980                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       737333                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     38470824                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  63625730580                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  63664201404                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          345                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1088486                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1088839                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.677069                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.677174                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 111509.634783                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 86333.049174                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 86343.892656                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          345                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       736980                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       737325                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     38355939                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  63380316240                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  63418672179                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.677069                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.677166                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 111176.634783                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 86000.049174                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86011.829490                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4083.227508                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2660999                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          936709                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.840796                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     6.330022                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.022320                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.034241                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     2.352565                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4074.488360                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001545                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000005                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000008                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000574                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.994748                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.996882                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          360                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         3083                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          653                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        43514997                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       43514997                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28987980669                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32690.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32690.numOps                      0                       # Number of Ops committed
system.cpu0.thread32690.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     27156426                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27156427                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     27156426                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27156427                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2644657                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2644662                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2644658                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2644663                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 108739813338                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 108739813338                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 108739813338                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 108739813338                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     29801083                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29801089                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     29801084                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29801090                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.833333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.088744                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.088744                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.833333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.088744                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.088744                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 41116.792589                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41116.714854                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 41116.777042                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41116.699306                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          518                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           75                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           75                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1826860                       # number of writebacks
system.cpu1.dcache.writebacks::total          1826860                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       804253                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       804253                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       804253                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       804253                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1840404                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1840404                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1840405                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1840405                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  55296188793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55296188793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  55296288693                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55296288693                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.061756                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061756                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.061756                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061756                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 30045.679532                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30045.679532                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 30045.717488                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30045.717488                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1826860                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     22207439                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22207439                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2411601                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2411606                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 105911077572                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 105911077572                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     24619040                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24619045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.097957                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.097957                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 43917.330260                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43917.239206                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       804200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       804200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1607401                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1607401                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  52545182886                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52545182886                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.065291                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065291                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 32689.529797                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32689.529797                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      4948987                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4948988                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       233056                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       233056                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2828735766                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2828735766                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5182043                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5182044                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044974                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044974                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12137.579663                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12137.579663                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           53                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       233003                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       233003                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2751005907                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2751005907                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044964                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044964                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11806.740287                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11806.740287                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data        99900                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.706646                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           29006949                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1827372                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.873587                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005320                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.701326                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000010                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999417                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999427                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          320                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        240236092                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       240236092                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           17                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     23233055                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23233072                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           17                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     23233055                       # number of overall hits
system.cpu1.icache.overall_hits::total       23233072                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          116                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           119                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          116                       # number of overall misses
system.cpu1.icache.overall_misses::total          119                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     13565421                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13565421                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     13565421                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13565421                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     23233171                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23233191                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     23233171                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23233191                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.150000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.150000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 116943.284483                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 113995.134454                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 116943.284483                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 113995.134454                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           35                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           35                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           81                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           81                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           81                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           81                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     10065258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10065258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     10065258                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10065258                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 124262.444444                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 124262.444444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 124262.444444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 124262.444444                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           17                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     23233055                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23233072                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     13565421                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13565421                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     23233171                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23233191                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 116943.284483                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 113995.134454                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           35                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           81                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     10065258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10065258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 124262.444444                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 124262.444444                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           81.824818                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23233156                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               84                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         276585.190476                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    78.824819                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.153955                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.159814                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        185865612                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       185865612                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1607491                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1164720                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1513139                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        13082                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        13082                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        219965                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       219965                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1607491                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          168                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5507766                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5507934                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    233870784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           233876160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       851001                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               54464000                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2691537                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000108                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.010451                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2691246     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 290      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2691537                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2437929630                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          80919                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1829896271                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       972471                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         972472                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       972471                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        972472                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       854895                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       854983                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       854895                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       854983                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     10005984                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  50166728055                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  50176734039                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     10005984                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  50166728055                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  50176734039                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           81                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1827366                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1827455                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           81                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1827366                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1827455                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.987654                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.467829                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.467854                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.987654                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.467829                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.467854                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 125074.800000                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 58681.742267                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 58687.405526                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 125074.800000                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 58681.742267                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 58687.405526                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       850999                       # number of writebacks
system.cpu1.l2cache.writebacks::total          850999                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       854894                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       854974                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       854894                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       854974                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      9979344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  49882039695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  49892019039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      9979344                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  49882039695                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  49892019039                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987654                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.467829                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.467850                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987654                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.467829                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.467850                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 124741.800000                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 58348.800781                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 58355.013181                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 124741.800000                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 58348.800781                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 58355.013181                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               850999                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       977213                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       977213                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       977213                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       977213                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       849599                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       849599                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       849599                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       849599                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        13081                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        13081                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        13081                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        13081                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       109393                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       109393                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       110572                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       110572                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2108627262                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2108627262                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       219965                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       219965                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.502680                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.502680                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19070.173841                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19070.173841                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       110571                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       110571                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2071798461                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2071798461                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.502675                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.502675                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18737.268009                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18737.268009                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       863078                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       863079                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       744323                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       744411                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     10005984                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  48058100793                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  48068106777                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           81                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1607401                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1607490                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987654                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.463060                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.463089                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 125074.800000                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 64566.190744                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 64571.999577                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       744323                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       744403                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      9979344                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  47810241234                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  47820220578                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987654                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.463060                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.463084                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 124741.800000                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 64233.190744                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64239.693524                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4081.621505                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3667347                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          855095                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.288818                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.794213                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.016711                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.033668                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.313681                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4080.463232                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000194                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000004                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000008                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000077                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.996207                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.996490                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          775                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3211                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        59532663                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       59532663                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28987980669                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32690.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32690.numOps                      0                       # Number of Ops committed
system.cpu1.thread32690.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42683956                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42683959                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42970353                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42970356                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7501417                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7501419                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7556498                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7556500                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  35541548861                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  35541548861                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  35541548861                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  35541548861                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50185373                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50185378                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50526851                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50526856                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.400000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149474                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149474                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.400000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149554                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149554                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4737.978019                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4737.976756                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4703.441841                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4703.440596                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        27441                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             67                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   409.567164                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529404                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529404                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4985695                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4985695                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4985695                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4985695                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515722                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515722                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529915                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529915                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  14587232153                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14587232153                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  16023770843                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  16023770843                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  5798.427709                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5798.427709                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  6333.719055                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6333.719055                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529404                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42284200                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42284203                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7484684                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7484686                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  34051695552                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  34051695552                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49768884                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49768889                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.400000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150389                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150389                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4549.516793                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4549.515578                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4985692                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4985692                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498992                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498992                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  13102967250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13102967250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  5243.300999                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  5243.300999                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399756                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399756                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16733                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16733                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1489853309                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1489853309                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040176                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040176                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 89036.831949                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89036.831949                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16730                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16730                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1484264903                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1484264903                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040169                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040169                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 88718.762881                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 88718.762881                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       286397                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       286397                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        55081                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        55081                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341478                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341478                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.161302                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.161302                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1436538690                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1436538690                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 101214.590996                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 101214.590996                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.672858                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45500273                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529916                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.984895                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.002438                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.670420                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000005                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999356                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999361                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406744764                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406744764                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356566                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356586                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356566                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356586                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          213                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          213                       # number of overall misses
system.cpu2.icache.overall_misses::total          215                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     24069573                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24069573                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     24069573                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24069573                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356779                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356801                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356779                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356801                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.090909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.090909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 113002.690141                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 111951.502326                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 113002.690141                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 111951.502326                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           24                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     21202776                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     21202776                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     21202776                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     21202776                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst       112184                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       112184                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst       112184                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       112184                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356566                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356586                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          213                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     24069573                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24069573                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356779                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356801                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 113002.690141                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 111951.502326                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     21202776                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     21202776                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst       112184                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       112184                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          149.367172                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356777                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              191                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         106579.984293                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   147.367173                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.287827                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.291733                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.371094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162854599                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162854599                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513378                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        96725                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2476431                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513378                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          381                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589238                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589619                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323796480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323808640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43753                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2800192                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573860                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000084                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009139                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573645     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 215      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573860                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369399228                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          11.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         188811                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527384419                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          8.7                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482279                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482279                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482279                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482279                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          188                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47635                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47827                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          188                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47635                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47827                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     21074238                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   5166694467                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   5187768705                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     21074238                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   5166694467                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   5187768705                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          188                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529914                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530106                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          188                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529914                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530106                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018829                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018903                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018829                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018903                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 112097.010638                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 108464.248284                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 108469.456688                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 112097.010638                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 108464.248284                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 108469.456688                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43752                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43752                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          188                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47635                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47823                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          188                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47635                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47823                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     21011634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   5150832012                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   5171843646                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     21011634                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   5150832012                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   5171843646                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018829                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018902                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018829                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018902                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 111764.010638                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 108131.248284                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 108145.529264                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 111764.010638                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 108131.248284                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 108145.529264                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43752                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        80536                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        80536                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        80536                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        80536                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2448867                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2448867                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2448867                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2448867                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1458                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1458                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15271                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15271                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   1467192006                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1467192006                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.912846                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.912846                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 96077.009102                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 96077.009102                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15271                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15271                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1462106763                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1462106763                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.912846                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.912846                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 95744.009102                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 95744.009102                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480821                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480821                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          188                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32364                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32556                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     21074238                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   3699502461                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   3720576699                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513185                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513377                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012878                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012953                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 112097.010638                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 114309.184928                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 114282.365739                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          188                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32364                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32552                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     21011634                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3688725249                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   3709736883                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012878                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012951                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 111764.010638                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 113976.184928                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 113963.408792                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3911.129989                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059509                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47848                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          105.741285                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.553171                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.150664                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.406260                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    10.904480                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3897.115414                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000623                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000037                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000099                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.002662                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.951444                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.954866                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2679                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        81000008                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       81000008                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28987980669                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     52147791                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        52147794                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            3                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     53169797                       # number of overall hits
system.cpu3.dcache.overall_hits::total       53169800                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       607168                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        607170                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       629359                       # number of overall misses
system.cpu3.dcache.overall_misses::total       629361                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  18119694834                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18119694834                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  18119694834                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18119694834                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     52754959                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     52754964                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     53799156                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     53799161                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.400000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.011509                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011509                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.400000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.011698                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011698                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 29842.967406                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29842.869104                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 28790.713780                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28790.622288                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       300011                       # number of writebacks
system.cpu3.dcache.writebacks::total           300011                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       318173                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       318173                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       318173                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       318173                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       288995                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       288995                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       300553                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       300553                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   8498917242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8498917242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   8566648110                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8566648110                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.005478                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.005478                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.005587                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005587                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 29408.526936                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 29408.526936                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 28502.953256                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28502.953256                       # average overall mshr miss latency
system.cpu3.dcache.replacements                300011                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     33952510                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       33952513                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       578594                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       578596                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  17973244098                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17973244098                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     34531104                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     34531109                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.400000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.016756                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016756                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 31063.654476                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31063.547100                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       318149                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       318149                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       260445                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       260445                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   8362033929                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8362033929                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.007542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 32106.717077                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32106.717077                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     18195281                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      18195281                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        28574                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28574                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    146450736                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    146450736                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     18223855                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     18223855                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001568                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001568                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5125.314482                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5125.314482                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        28550                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        28550                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    136883313                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    136883313                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001567                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001567                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4794.511839                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4794.511839                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1022006                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1022006                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        22191                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        22191                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1044197                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1044197                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.021252                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.021252                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        11558                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        11558                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     67730868                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     67730868                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.011069                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.011069                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  5860.085482                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  5860.085482                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.144658                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           53470361                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           300523                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           177.924355                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257119956                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.007770                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.136888                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000015                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998314                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998329                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        430693811                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       430693811                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     29680504                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        29680519                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     29680504                       # number of overall hits
system.cpu3.icache.overall_hits::total       29680519                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          453                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           457                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          453                       # number of overall misses
system.cpu3.icache.overall_misses::total          457                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     50068548                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     50068548                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     50068548                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     50068548                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     29680957                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     29680976                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     29680957                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     29680976                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.210526                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.210526                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 110526.596026                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 109559.185996                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 110526.596026                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 109559.185996                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu3.icache.writebacks::total                2                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           54                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           54                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          399                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          399                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     45614340                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     45614340                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     45614340                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     45614340                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 114321.654135                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 114321.654135                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 114321.654135                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 114321.654135                       # average overall mshr miss latency
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     29680504                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       29680519                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            4                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          453                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          457                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     50068548                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     50068548                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     29680957                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     29680976                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.210526                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 110526.596026                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 109559.185996                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           54                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          399                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     45614340                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     45614340                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 114321.654135                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 114321.654135                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          370.067770                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           29680922                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              403                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         73649.930521                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     4.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   366.067771                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.007812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.714976                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.722789                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        237448211                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       237448211                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         272408                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        94653                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       266282                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         28518                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        28518                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       272408                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          807                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       901121                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             901928                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        25856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     38434176                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            38460032                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        60923                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                3899072                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        361880                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001752                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.041820                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              361246     99.82%     99.82% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 634      0.18%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          361880                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       399930003                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         398601                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      300231135                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       235912                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         235913                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       235912                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        235913                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          397                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        64609                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        65012                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          397                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        64609                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        65012                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     45335619                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   7473235284                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   7518570903                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     45335619                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   7473235284                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   7518570903                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          398                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       300521                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       300925                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          398                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       300521                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       300925                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997487                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.214990                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.216041                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997487                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.214990                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.216041                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 114195.513854                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 115668.641892                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 115648.971005                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 114195.513854                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 115668.641892                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 115648.971005                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        60922                       # number of writebacks
system.cpu3.l2cache.writebacks::total           60922                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          397                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        64609                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        65006                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          397                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        64609                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        65006                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     45203418                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   7451720487                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   7496923905                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     45203418                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   7451720487                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   7496923905                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997487                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.214990                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.216021                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997487                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.214990                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.216021                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 113862.513854                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 115335.641892                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 115326.645310                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 113862.513854                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 115335.641892                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 115326.645310                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                60922                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        87250                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        87250                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        87250                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        87250                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       212753                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       212753                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       212753                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       212753                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           32                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           32                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           32                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           32                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        28310                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        28310                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          208                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          208                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     12074913                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     12074913                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        28518                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        28518                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.007294                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.007294                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 58052.466346                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 58052.466346                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          208                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          208                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     12005649                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     12005649                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.007294                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.007294                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 57719.466346                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 57719.466346                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       207602                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       207603                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          397                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        64401                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        64804                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     45335619                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7461160371                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   7506495990                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          398                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       272003                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       272407                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997487                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.236766                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.237894                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 114195.513854                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 115854.728514                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 115833.837263                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          397                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        64401                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        64798                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     45203418                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7439714838                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   7484918256                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997487                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.236766                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.237872                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 113862.513854                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 115521.728514                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 115511.562949                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4028.039929                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            600960                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           65018                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            9.242979                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     1.474167                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.195100                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    16.676607                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4007.694056                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000360                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000048                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.004071                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.978441                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.983408                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1942                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1544                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         9680378                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        9680378                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28987980669                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1579104                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        971005                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1159187                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            680103                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               145                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              144                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             324038                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            324037                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1579104                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      2801963                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2560724                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       139197                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       190531                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5692415                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    119446784                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    109167424                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5847552                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      8033216                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                242494976                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            924453                       # Total snoops (count)
system.l3bus.snoopTraffic                    15638336                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2828796                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2828796    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2828796                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1891014609                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.5                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           624396660                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           570119511                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            32045999                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            43517431                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       382983                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       509476                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         2830                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         3456                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              898746                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       382983                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       509476                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         2830                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         3456                       # number of overall hits
system.l3cache.overall_hits::total             898746                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          345                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       551984                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       345418                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          188                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        44805                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          397                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        61153                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1004396                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          345                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       551984                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       345418                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          188                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        44805                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          397                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        61153                       # number of overall misses
system.l3cache.overall_misses::total          1004396                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     36970992                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  62680565683                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      9645345                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  39298008759                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     20256723                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4919048355                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     43611345                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   7142654159                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 114150761361                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     36970992                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  62680565683                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      9645345                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  39298008759                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     20256723                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4919048355                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     43611345                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   7142654159                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 114150761361                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          345                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       934967                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       854894                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          188                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47635                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          397                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        64609                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1903142                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          345                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       934967                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       854894                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          188                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47635                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          397                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        64609                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1903142                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.590378                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.404048                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.940590                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.946509                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.527757                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.590378                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.404048                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.940590                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.946509                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.527757                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 107162.295652                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 113555.040876                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 122092.974684                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 113769.429384                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 107748.526596                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 109787.933378                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 109852.254408                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 116799.734420                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 113651.150902                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 107162.295652                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 113555.040876                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 122092.974684                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 113769.429384                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 107748.526596                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 109787.933378                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 109852.254408                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 116799.734420                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 113651.150902                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         244349                       # number of writebacks
system.l3cache.writebacks::total               244349                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          345                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       551984                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       345418                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          188                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        44805                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          397                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        61153                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1004369                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          345                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       551984                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       345418                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          188                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        44805                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          397                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        61153                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1004369                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     34673292                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  59004358903                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      9119205                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  36997524879                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     19004643                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   4620647055                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     40967325                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   6735375179                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 107461670481                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     34673292                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  59004358903                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      9119205                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  36997524879                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     19004643                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   4620647055                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     40967325                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   6735375179                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 107461670481                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.590378                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.404048                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.940590                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.946509                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.527743                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.590378                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.404048                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.940590                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.946509                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.527743                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 100502.295652                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 106895.052942                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 115432.974684                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 107109.429384                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 101088.526596                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 103127.933378                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 103192.254408                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 110139.734420                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 106994.212765                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 100502.295652                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 106895.052942                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 115432.974684                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 107109.429384                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 101088.526596                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 103127.933378                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 103192.254408                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 110139.734420                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 106994.212765                       # average overall mshr miss latency
system.l3cache.replacements                    924452                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       726656                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       726656                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       726656                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       726656                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1159187                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1159187                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1159187                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1159187                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          143                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             143                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          143                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          144                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.006944                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.006944                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data       135365                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       109721                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         1986                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          110                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           247182                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        62622                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          850                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        13285                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           98                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          76856                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   5741335908                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     90001575                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   1372669623                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      9628029                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   7213635135                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       197987                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       110571                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15271                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          208                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       324038                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.316293                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.007687                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.869950                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.471154                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.237182                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 91682.410463                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 105884.205882                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 103324.774031                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 98245.193878                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 93859.101892                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        62622                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          850                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        13285                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           98                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        76855                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5324280048                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     84340575                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1284191523                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      8975349                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   6701787495                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.316293                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.007687                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.869950                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.471154                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.237179                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 85022.516815                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 99224.205882                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 96664.774031                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 91585.193878                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 87200.409798                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       247618                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       399755                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data          844                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         3346                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       651564                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          345                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       489362                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       344568                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          188                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        31520                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          397                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        61055                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       927540                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     36970992                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  56939229775                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      9645345                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  39208007184                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     20256723                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   3546378732                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     43611345                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7133026130                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 106937126226                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          345                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       736980                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       744323                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32364                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          397                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        64401                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1579104                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.664010                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.462928                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.973922                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.948044                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.587384                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 107162.295652                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 116354.007412                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 122092.974684                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 113788.881103                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 107748.526596                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 112512.015609                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 109852.254408                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 116829.516502                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 115291.120842                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          345                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       489362                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       344568                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          188                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        31520                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          397                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        61055                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       927514                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     34673292                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  53680078855                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      9119205                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  36913184304                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     19004643                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3336455532                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     40967325                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   6726399830                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 100759882986                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.664010                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.462928                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.973922                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.948044                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.587367                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 100502.295652                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 109694.007412                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 115432.974684                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 107128.881103                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 101088.526596                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 105852.015609                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 103192.254408                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 110169.516502                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 108634.352674                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61122.270000                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2784732                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1885821                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.476668                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651368278686                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61122.270000                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.932652                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.932652                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62480                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          538                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4124                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        36923                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        20895                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.953369                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             62511885                       # Number of tag accesses
system.l3cache.tags.data_accesses            62511885                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    244349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    551891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    345418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     44801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     61153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000989134316                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15225                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15225                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1901714                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             231840                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1004369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     244349                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1004369                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   244349                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     97                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1004369                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               244349                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  242930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  212797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  182151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  135110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   98544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   57972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   35562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   21113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   10762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  13967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  15192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  16796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  17921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  18641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  18720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  18524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   2203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        15225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.958818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    515.960459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15222     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::62464-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15225                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.045255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.041458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.375258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14951     98.20%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.22%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              145      0.95%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      0.35%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.15%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15225                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    6208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                64279616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15638336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2217.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    539.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28987903746                       # Total gap between requests
system.mem_ctrls.avgGap                      23214.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        22080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     35321024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     22106752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2867264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        25408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      3913792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     15634496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 761694.722219598247                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1218470904.175351619720                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 174417.052334342792                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 762617587.129418015480                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 415068.428339954989                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 98912131.159884706140                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 876500.883249798557                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 135014253.182304620743                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 539343889.844357848167                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          345                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       551984                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           79                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       345418                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          188                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        44805                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          397                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        61153                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       244349                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     21732593                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  38306441618                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      6158831                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  24042262454                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     11956868                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2940634561                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     26090746                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4441782375                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1588333092970                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     62993.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     69397.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     77959.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     69603.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     63600.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     65631.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     65719.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     72633.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6500264.35                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           548400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7126                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     4774                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  34116                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           16                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        22080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     35326912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     22106752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2867520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        25408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      3913792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      64281280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        65344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     15638336                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     15638336                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          345                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       551983                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       345418                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        44805                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          397                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        61153                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1004395                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       244349                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        244349                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        13247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         6623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         8831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       761695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   1218674023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       174417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    762617587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       415068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     98920962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       876501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    135014253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2217514117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         6623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         8831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       761695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       174417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       415068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       876501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2254175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    539476358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       539476358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    539476358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        13247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         6623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         8831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       761695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   1218674023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       174417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    762617587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       415068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     98920962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       876501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    135014253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2756990476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1004272                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              244289                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        29604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        33611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        29475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        29809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        28588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        31233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        32632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        32155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        32793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        31495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        31167                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        31899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        31996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        29011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        30696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        31874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        34054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        32164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        31076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        33006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        32173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        33908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        30900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        33691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        32605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        30911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        30584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        29071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        31100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7429                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8645                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7909                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         7798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         7296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         7692                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         7505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         7836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         7801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         7811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         8063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         7598                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         7837                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         7846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         8046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7231                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         7496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         7278                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             52230334222                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3346234304                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        69797060046                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                52008.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           69500.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              667451                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              32695                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           13.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       548402                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   145.703918                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.752429                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   213.094293                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       415756     75.81%     75.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        60390     11.01%     86.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        19471      3.55%     90.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        11727      2.14%     92.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8409      1.53%     94.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6476      1.18%     95.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5186      0.95%     96.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4223      0.77%     96.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        16764      3.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       548402                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              64273408                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           15634496                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2217.242557                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              539.343890                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               11.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1710370378.079998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2273861587.401595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4224286185.369606                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  918159229.343963                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10333531721.284267                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24265086061.609024                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 278947864.204800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  44004243027.292755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1518.016289                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    209201100                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2610650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26168129569                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             927540                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       244349                       # Transaction distribution
system.membus.trans_dist::CleanEvict           680102                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76856                       # Transaction distribution
system.membus.trans_dist::ReadExResp            76855                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         927540                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2933244                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2933244                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2933244                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     79919616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     79919616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                79919616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1004398                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1004398    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1004398                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           967770749                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1836161884                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        8184485                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      6078408                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         8051                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      3484961                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        3484596                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989526                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         524791                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       658422                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       657825                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          597                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           51                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       211699                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         7946                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     86972040                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.406549                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.838525                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     65084112     74.83%     74.83% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      4156559      4.78%     79.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1270092      1.46%     81.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1663864      1.91%     82.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1110949      1.28%     84.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       643461      0.74%     85.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       218436      0.25%     85.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       926150      1.06%     86.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     11898417     13.68%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     86972040                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     79228266                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     122330438                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           29199717                       # Number of memory references committed
system.switch_cpus0.commit.loads             21160029                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           8159720                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          58581722                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           83734080                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       524711                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         6253      0.01%      0.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     63377888     51.81%     51.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult         2343      0.00%     51.82% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     51.82% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1966379      1.61%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2527590      2.07%     55.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     55.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     55.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1181727      0.97%     56.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd      9508405      7.77%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       376832      0.31%     64.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      2048000      1.67%     66.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2276348      1.86%     68.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      9449354      7.72%     75.80% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.80% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       409602      0.33%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      7585590      6.20%     82.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      2801909      2.29%     84.62% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     13574439     11.10%     95.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5237779      4.28%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    122330438                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     11898417                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         1500360                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     67764713                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         15462076                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      2267108                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          8418                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      3477880                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          106                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     122659700                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          527                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           21201228                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            8043929                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                29282                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 4476                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        38361                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              79626452                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            8184485                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      4667212                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             86955801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          17046                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          9397747                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          175                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     87002685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     1.412132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.853959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        66387077     76.30%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2677659      3.08%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          699820      0.80%     80.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2150839      2.47%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4          887214      1.02%     83.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5          889417      1.02%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          632855      0.73%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          886005      1.02%     86.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        11791799     13.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     87002685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.094019                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.914710                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            9397747                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1083397                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          58220                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          542                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         18112                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28987991325                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          8418                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         2496606                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       33337827                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         16685587                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     34474237                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     122600889                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       346852                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2857695                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      17267032                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      14839104                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    135680669                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          307937499                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       118806879                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        101490005                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    135382495                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          298174                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         12174414                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               197615760                       # The number of ROB reads
system.switch_cpus0.rob.writes              245114994                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         79228266                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          122330438                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       31165553                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20802047                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1245303                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10801507                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10786390                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.860047                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4277438                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      4019246                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      3978351                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        40895                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         8389                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     78102626                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1245269                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     76028135                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.228251                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.449807                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     53354577     70.18%     70.18% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      6419151      8.44%     78.62% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2778982      3.66%     82.28% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2945989      3.87%     86.15% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1857672      2.44%     88.59% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       808612      1.06%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       470337      0.62%     90.28% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       871761      1.15%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6521054      8.58%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     76028135                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     54214075                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      93381611                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           23769560                       # Number of memory references committed
system.switch_cpus1.commit.loads             18587516                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          13925291                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           93268894                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1784864                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        57955      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     69048964     73.94%     74.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       121787      0.13%     74.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       383345      0.41%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     18587516     19.90%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5182044      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     93381611                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6521054                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         3918203                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     53069186                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25295392                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3502601                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1250476                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10021447                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     190108508                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          185                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           29487870                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            7726823                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               355722                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                64257                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1033594                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             118675773                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           31165553                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     19042179                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             84751758                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2501020                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         23233171                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           72                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     87035862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.355532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.138344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        49311690     56.66%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3027815      3.48%     60.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2659910      3.06%     63.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4742072      5.45%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4584484      5.27%     73.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2608365      3.00%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2500743      2.87%     79.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4748586      5.46%     85.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12852197     14.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     87035862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358015                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.363290                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           23233171                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4868301                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       15556796                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        87741                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         5743                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3719294                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          511                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28987991325                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1250476                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5494873                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       43544764                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         26814354                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      9931391                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     183486189                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       696894                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       4314383                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       6878402                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         52446                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    192006289                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          491069175                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       274616442                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps     98635447                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        93370778                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         10056717                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               240991318                       # The number of ROB reads
system.switch_cpus1.rob.writes              354039781                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         54214075                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           93381611                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876575                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683563                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117278                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251544                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251351                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998117                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7782                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          207                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7123553                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117213                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     86020690                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.918995                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.322644                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0      8702654     10.12%     10.12% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19350393     22.50%     32.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       104091      0.12%     32.73% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9702925     11.28%     44.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       154916      0.18%     44.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       340826      0.40%     44.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21796      0.03%     44.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9131247     10.62%     55.23% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38511842     44.77%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     86020690                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135385                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821122                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404633                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133307                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081278                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299736936                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212941872     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956170      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952033      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454274     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950654      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795609      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609024      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135385                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38511842                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6889879                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     25416414                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40801389                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13736134                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174368                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144570                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434232277                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          354                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50264491                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292794                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157485                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1617                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       152993                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258432341                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876575                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273299                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             86690760                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348866                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356779                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     87018186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.058179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.449566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        16694579     19.19%     19.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9186026     10.56%     29.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          791499      0.91%     30.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985819      9.18%     39.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1709824      1.96%     41.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          997059      1.15%     42.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          946273      1.09%     44.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1732013      1.99%     46.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46975094     53.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     87018186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.343208                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.968747                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356779                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153954                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2032902                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           78                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888982                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            67                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28987991325                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174368                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13366678                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        2885130                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          273                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48018939                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     22572796                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432900358                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14393                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12312487                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         29782                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       4901585                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508897976                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025814474                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381687813                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365806505                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241838                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8655946                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69019969                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               477025434                       # The number of ROB reads
system.switch_cpus2.rob.writes              861515523                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135385                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       35401708                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     27293585                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       497191                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18162875                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18157491                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.970357                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2487270                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      1699209                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1696536                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         2673                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           58                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     23009244                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       496904                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     83864434                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.833264                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.372737                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     23107204     27.55%     27.55% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      9945907     11.86%     39.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3855774      4.60%     44.01% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      6844981      8.16%     52.17% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      6853625      8.17%     60.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1657302      1.98%     62.32% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2041748      2.43%     64.76% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1132532      1.35%     66.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     28425361     33.89%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     83864434                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    177174077                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     321474508                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           62348383                       # Number of memory references committed
system.switch_cpus3.commit.loads             44124515                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          30707089                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         102739018                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          246101696                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2436188                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        39566      0.01%      0.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    199296167     61.99%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     24911885      7.75%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      4006686      1.25%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1289794      0.40%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     10083013      3.14%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp          130      0.00%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     12299543      3.83%     78.37% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1080880      0.34%     78.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult      5902285      1.84%     80.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       216176      0.07%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     24049300      7.48%     88.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     12183105      3.79%     91.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     20075215      6.24%     98.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      6040763      1.88%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    321474508                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     28425361                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5027898                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     26377730                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         50228535                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      4839259                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        500082                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17928419                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     353058556                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          439                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           45378638                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           18400430                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                28489                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  274                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       400903                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             198136547                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           35401708                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22341297                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             86072234                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1000738                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         29680957                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     86973506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.114291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.388744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        25415005     29.22%     29.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4172352      4.80%     34.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         5045256      5.80%     39.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5923404      6.81%     46.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6486145      7.46%     54.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3690081      4.24%     58.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         2862437      3.29%     61.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2799007      3.22%     64.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        30579819     35.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     86973506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.406678                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.276097                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           29680957                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   26                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680245109949                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            9802330                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2304392                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         5482                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        988698                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads          995                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28987991325                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        500082                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         7048471                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       11655459                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles          154                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         52903491                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     14865847                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     350254340                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        65744                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4621901                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       8995646                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         84556                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    384663960                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          872163907                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       388045416                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        131733459                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    349290765                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        35373067                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing             16                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing           16                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         18692844                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               399922825                       # The number of ROB reads
system.switch_cpus3.rob.writes              692084712                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        177174077                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          321474508                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
