<!doctype html>
<html class="no-js" lang="en">

<head>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-134228602-6"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-134228602-6');
  </script>

  <meta charset="utf-8">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  <title>üëãüèº ü•ã üç∫ Nous overclockons le routeur JTAG üõ£Ô∏è üë®‚ÄçüöÄ üíò</title>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <meta name="description" content="Si vous devez soudainement d√©boguer plusieurs microcontr√¥leurs / microprocesseurs en Crim√©e, boire des smoothies dans un bureau √©touffant √† Khimki. Si...">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <link rel="stylesheet" href="../../css/main.css">

  <link href="https://fonts.googleapis.com/css?family=Quicksand&display=swap" rel="stylesheet">

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
  <script>window.jQuery || document.write('<script src="../../js/vendors/jquery-3.3.1.min.js"><\/script>')</script>

  <script>document.write('<script src="//pagea' + 'd2.googles' + 'yndication.com/pagea' + 'd/js/a' + 'dsby' + 'google.js"><\/script>')</script>
  <script>
        var superSpecialObject = {};
        superSpecialObject['google_a' + 'd_client'] = 'ca-p' + 'ub-6974184241884155';
        superSpecialObject['enable_page_level_a' + 'ds'] = true;
       (window['a' + 'dsbygoogle'] = window['a' + 'dsbygoogle'] || []).push(superSpecialObject);
  </script>
</head>

<body>
  <!--[if lte IE 9]>
    <p class="browserupgrade">You are using an <strong>outdated</strong> browser. Please <a href="https://browsehappy.com/">upgrade your browser</a> to improve your experience and security.</p>
  <![endif]-->
  <header class="page-header js-page-header">
    <a class="page-header-logo-container" href="https://weekly-geekly-es.github.io/index.html"></a>
    <div class="page-header-text">Geekly articles weekly</div>
  </header>
  <section class="page js-page"><h1>Nous overclockons le routeur JTAG</h1><div class="post__body post__body_full"><div class="post__text post__text-html post__text_v1" id="post-content-body" data-io-article-url="https://habr.com/ru/post/402233/"><img src="https://habrastorage.org/files/246/ed6/597/246ed659739644049ad207725286591d.png"><br>  Si vous devez soudainement d√©boguer plusieurs microcontr√¥leurs / microprocesseurs en Crim√©e, boire des smoothies dans un bureau √©touffant √† Khimki.  Si la carte √† microprocesseur est situ√©e sur un objet en mouvement et qu'il n'y a aucun moyen d'atteindre le d√©bogueur JTAG (la carte est situ√©e sur un ballon / quadricopt√®re).  Si vous avez soudainement juste besoin d'une isolation galvanique entre l'h√¥te et la carte √† d√©boguer (par exemple, un p√©riph√©rique haute tension).  Et c'est bien qu'il soit toujours bon march√©, joyeux et universel pour le fabricant (STM, Broadcom, Xilinx, etc.) ou l'architecture (ARM, MIPS, FPGA, etc.).  Ensuite, vous avez besoin d'un routeur, oui, juste un routeur, par exemple, comme celui-ci. <br><a name="habracut"></a><br><img src="https://habrastorage.org/getpro/geektimes/post_images/3a9/c06/f83/3a9c06f8316481c4695a7cab8b686b4f.jpg" alt="image"><br>  <i>Image de sagemcom.ru</i> <br><br>  Regardons √† l'int√©rieur: <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/c8e/2ff/765/c8e2ff765b2a6c1c4a479e9c7b5ea6c8.png" alt="image"><br>  <i>wiki.openwrt.org</i> <br><br>  Il s'agit donc de Sagem F @ ST2704 V2, distribu√© par Rostelecom dans tout le pays.  Nous avons un noyau d'architecture SoC BCM6328 MIPS, 320 MHz, une paire de ports USB soud√©s [1].  Il y a le wifi et ethernet.  Et la meilleure partie est la sortie d'openwrt pour ce mod√®le.  Tout ce qui est n√©cessaire de l'√©quipement pour les objectifs ci-dessus. <br><br>  Imm√©diatement, l'id√©e surgit de prendre st-link et d'essayer de transf√©rer l'USB sur le r√©seau.  Il ressemble √† une b√©quille, promet tr√®s probablement de ne pas fonctionner rapidement et pas tr√®s stable, les frais g√©n√©raux sont √©normes.  Nous regardons plus loin ce qui peut √™tre fait. <br><br>  Vous pouvez porter openocd vers openwrt, prendre une puce st-link ou ftdi et d√©marrer le serveur gdb.  Heureusement, openocr √©tait d√©j√† port√© sur openwrt.  Il semble suffisant de s'attarder sur cette option.  Mais je veux voir quelles autres options openocd nous offre.  Et ici, dans la documentation, l'interface sysfsgpio appara√Æt.  Ce dont vous avez besoin est possible de contr√¥ler les signaux tck, tdi, tdo, les outils OS Linux r√©guliers via / sys / class / gpio sur les broches soud√©es de la puce. <br><br>  Nous essayons.  Pour commencer, collectez openwrt (en utilisant la branche chaos_calmer) avec openocd.  Par d√©faut, sur les GPIO soud√©s, les fonctions d'indication lumineuse sont fixes, ainsi que les boutons d'interrogation pour ex√©cuter certaines commandes (rfkill, reset et wpsc).  Pour qu'ils n'interf√®rent pas, je les ai d√©sactiv√©s en supprimant les modules du noyau correspondants de l'assembly. <br><br><pre><code class="bash hljs"><span class="hljs-variable"><span class="hljs-variable">$cat</span></span> target/linux/brcm63xx/config-3.18 b/target/linux/brcm63xx/config-3.18 ... <span class="hljs-comment"><span class="hljs-comment"># CONFIG_NEW_LEDS is not set ‚Ä¶ $cat .config ‚Ä¶ # CONFIG_PACKAGE_kmod-input-gpio-keys-polled is not set ... # CONFIG_PACKAGE_kmod-input-polldev is not set ... CONFIG_PACKAGE_openocd=y</span></span></code> </pre> <br>  assemblage lui-m√™me: <br><br><pre> <code class="bash hljs">./scripts/feeds update -a ./scripts/feeds install -a make V=s</code> </pre><br>  Firmware: <br><br><pre> <code class="bash hljs">mtd -q write openwrt-brcm63xx-generic-F@ST2704V2-squashfs-cfe.bin linux</code> </pre><br>  Pour le test sysfsgpio, nous compilons la configuration: <br><br><pre> <code class="bash hljs">root@OpenWrt:~<span class="hljs-comment"><span class="hljs-comment"># cat sysfs.cfg.2.11 interface sysfsgpio transport select swd sysfsgpio_swclk_num 482 sysfsgpio_swdio_num 491 source [find target/stm32f1x.cfg]</span></span></code> </pre><br>  Connectez-vous comme sur la photo: <br><br><img src="https://habrastorage.org/files/e07/279/152/e07279152f9c4347af961fc1368c2275.png"><br><br>  Nous lan√ßons: <br><br><pre> <code class="hljs pgsql">root@OpenWrt:~# openocd -f sysfs.cfg<span class="hljs-number"><span class="hljs-number">.2</span></span><span class="hljs-number"><span class="hljs-number">.11</span></span> <span class="hljs-keyword"><span class="hljs-keyword">Open</span></span> <span class="hljs-keyword"><span class="hljs-keyword">On</span></span>-Chip Debugger <span class="hljs-number"><span class="hljs-number">0.10</span></span><span class="hljs-number"><span class="hljs-number">.0</span></span>+dev<span class="hljs-number"><span class="hljs-number">-00085</span></span>-gfced6ac6-dirty (<span class="hljs-number"><span class="hljs-number">2017</span></span><span class="hljs-number"><span class="hljs-number">-03</span></span>-xx<span class="hljs-number"><span class="hljs-number">-21</span></span>:<span class="hljs-number"><span class="hljs-number">49</span></span>) Licensed under GNU GPL v2 <span class="hljs-keyword"><span class="hljs-keyword">For</span></span> bug reports, <span class="hljs-keyword"><span class="hljs-keyword">read</span></span> http://openocd.org/doc/doxygen/bugs.html SysfsGPIO num: swclk = <span class="hljs-number"><span class="hljs-number">482</span></span> SysfsGPIO num: swdio = <span class="hljs-number"><span class="hljs-number">491</span></span> SysfsGPIO num: trst = <span class="hljs-number"><span class="hljs-number">481</span></span> adapter speed: <span class="hljs-number"><span class="hljs-number">1000</span></span> kHz adapter_nsrst_delay: <span class="hljs-number"><span class="hljs-number">100</span></span> <span class="hljs-keyword"><span class="hljs-keyword">none</span></span> separate cortex_m reset_config sysresetreq <span class="hljs-keyword"><span class="hljs-keyword">Info</span></span> : SysfsGPIO JTAG/SWD bitbang driver <span class="hljs-keyword"><span class="hljs-keyword">Info</span></span> : SWD <span class="hljs-keyword"><span class="hljs-keyword">only</span></span> mode enabled (specify tck, tms, tdi <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> tdo gpios <span class="hljs-keyword"><span class="hljs-keyword">to</span></span> <span class="hljs-keyword"><span class="hljs-keyword">add</span></span> JTAG mode) Warn : gpio <span class="hljs-number"><span class="hljs-number">482</span></span> <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> already exported Warn : gpio <span class="hljs-number"><span class="hljs-number">491</span></span> <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> already exported <span class="hljs-keyword"><span class="hljs-keyword">Info</span></span> : This adapter doesn<span class="hljs-string"><span class="hljs-string">'t support configurable speed Info : SWD DPIDR 0x1ba01477 Info : stm32f1x.cpu: hardware has 6 breakpoints, 4 watchpoints</span></span></code> </pre> <br>  Ex√©cutez le d√©bogage dans l'IDE, tout fonctionne. <br><br><img src="https://habrastorage.org/files/3f0/983/aec/3f0983aecb41441592f838b44e8ca5db.png"><br><br>  Seulement tr√®s lentement. <br><br>  Nous essayons de quantifier la vitesse, allez sur le routeur telnet: <br><br><pre> <code class="bash hljs">telnet 10.65.9.239 4444</code> </pre><br>  Nous faisons un vidage de m√©moire. <br><br><pre> <code class="hljs swift">&gt; dump_image <span class="hljs-built_in"><span class="hljs-built_in">dump</span></span>.bin <span class="hljs-number"><span class="hljs-number">0x08000000</span></span> <span class="hljs-number"><span class="hljs-number">0x1ffff</span></span> dumped <span class="hljs-number"><span class="hljs-number">131071</span></span> bytes <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-number"><span class="hljs-number">55</span></span>.013523s (<span class="hljs-number"><span class="hljs-number">2.327</span></span> <span class="hljs-type"><span class="hljs-type">KiB</span></span>/s)</code> </pre><br>  Hmm, par exemple, st-linkv2 sur mon h√¥te donne une vitesse d'environ 45 Ko / s.  20 fois la diff√©rence! <br><br><img src="https://habrastorage.org/files/a12/7ef/250/a127ef250a2c41adae14f1f5ae211050.png"><br><br>  Le point, bien s√ªr, est d√ª au travail lent avec les fichiers dans / sys / class / gpio.  Fouiller dans openocd.  Recherchez le pilote d'interface pour RaspberryPi (src / jtag / drivers / bcm2835gpio.c).  A en juger par les tests [5], il devrait avoir une vitesse similaire √† celle du st-link.  Ceci est r√©alis√©, en grande partie, gr√¢ce √† l'acc√®s direct aux registres GPIO.  Nous ferons de m√™me pour notre SoC, et cela sera √©galement vrai pour toute la famille de puces bcm63xx. <br><br><div class="spoiler">  <b class="spoiler_title">cette interface s'est av√©r√©e</b> <div class="spoiler_text"><pre> <code class="cpp hljs"><span class="hljs-comment"><span class="hljs-comment">/** * @file * This driver implements a bitbang jtag interface using gpio lines via * router ob BCM63XX SoC. * The aim of this driver implementation is use system GPIOs but avoid the * need for a additional kernel driver. * (Note memory mapped IO is another option, however it doesn't mix well with * the kernel gpiolib driver - which makes sense I guess.) * * A gpio is required for tck, tms, tdi and tdo. One or both of srst and trst * must be also be specified. The required jtag gpios are specified via the * bcm63xx_gpio_jtag_nums command or the relevant bcm63xx_gpio_XXX_num commang. * The srst and trst gpios are set via the bcm63xx_gpio_srst_num and * bcm63xx_gpio_trst_num respectively. GPIO numbering follows the kernel * convention of starting from 0. * * The gpios should not be in use by another entity, and must not be requested * by a kernel driver without also being exported by it (otherwise they can't * be exported by bcm63xx_). * * The bcm63xx gpio interface can only manipulate one gpio at a time, so the * bitbang write handler remembers the last state for tck, tms, tdi to avoid * superfluous writes. * For speed the bcm63xx "value" entry is opened at init and held open. * This results in considerable gains over open-write-close (45s vs 900s) * * Further work could address: * -srst and trst open drain/ push pull * -configurable active high/low for srst &amp; trst */</span></span> <span class="hljs-meta"><span class="hljs-meta">#</span><span class="hljs-meta-keyword"><span class="hljs-meta"><span class="hljs-meta-keyword">ifdef</span></span></span><span class="hljs-meta"> HAVE_CONFIG_H #</span><span class="hljs-meta-keyword"><span class="hljs-meta"><span class="hljs-meta-keyword">include</span></span></span><span class="hljs-meta"> </span><span class="hljs-meta-string"><span class="hljs-meta"><span class="hljs-meta-string">"config.h"</span></span></span><span class="hljs-meta"> #</span><span class="hljs-meta-keyword"><span class="hljs-meta"><span class="hljs-meta-keyword">endif</span></span></span><span class="hljs-meta"> #</span><span class="hljs-meta-keyword"><span class="hljs-meta"><span class="hljs-meta-keyword">include</span></span></span><span class="hljs-meta"> </span><span class="hljs-meta-string"><span class="hljs-meta"><span class="hljs-meta-string">&lt;jtag/interface.h&gt; #include "bitbang.h" #include &lt;sys/mman.h&gt; /* * Helper func to determine if gpio number valid * * Assume here that there will be less than 1000 gpios on a system */ static int is_gpio_valid(int gpio) { return gpio &gt;= 0 &amp;&amp; gpio &lt; 32; } off_t address_dir = NULL; off_t address_val = NULL; static int dev_mem_fd = -1; static volatile uint32_t *pio_base = NULL; static volatile uint32_t *pval_base = NULL; static volatile uint32_t *pads_base = NULL; static unsigned int jtag_delay = 0; static void set_dir_gpio(const int gpio, const int direction) { if(direction) *pio_base |= 1 &lt;&lt; gpio; else *pio_base &amp;= ~(1 &lt;&lt; gpio); } static void set_value_gpio(const int gpio, const int value) { if(value) *pval_base |= 1 &lt;&lt; gpio; else *pval_base &amp;= ~(1 &lt;&lt; gpio); for (unsigned int i = 0; i &lt; jtag_delay; i++) asm volatile (""); } static int read_gpio(const int gpio) { uint32_t val = *pval_base &amp; (1 &lt;&lt; gpio); val = val ? 1 : 0; return val; } static int setup_bcm63xx_gpio(int gpio, int is_output, int init_high) { char buf[40]; char gpiostr[4]; int ret; if (!is_gpio_valid(gpio)) return ERROR_OK; if((address_dir == NULL) || (address_val == NULL)){ perror("address of gpio register don't set"); return ERROR_FAIL; } if( dev_mem_fd &lt; 0 ) { dev_mem_fd = open("/dev/mem", O_RDWR | O_SYNC); if (dev_mem_fd &lt; 0) { perror("open"); return ERROR_FAIL; } const uint32_t mapped_size = getpagesize(); const off_t target_mmap = address_dir &amp; ~(off_t)(mapped_size - 1); pads_base = mmap(NULL, mapped_size, PROT_READ | PROT_WRITE, MAP_SHARED, dev_mem_fd, target_mmap); if (pads_base == MAP_FAILED) { perror("mmap. Check correct register address."); close(dev_mem_fd); return ERROR_FAIL; } pio_base = (char*)pads_base + (unsigned)(address_dir - target_mmap); pval_base = (char*)pads_base + (unsigned)(address_val - target_mmap); } set_dir_gpio(gpio, is_output); set_value_gpio(gpio, init_high); return 0; } /* gpio numbers for each gpio. Negative values are invalid */ static int tck_gpio = -1; static int tms_gpio = -1; static int tdi_gpio = -1; static int tdo_gpio = -1; static int trst_gpio = -1; static int srst_gpio = -1; static int swclk_gpio = -1; static int swdio_gpio = -1; /* * file descriptors for /sys/class/gpio/gpioXX/value * Set up during init. */ static int tck_fd = -1; static int tms_fd = -1; static int tdi_fd = -1; static int tdo_fd = -1; static int trst_fd = -1; static int srst_fd = -1; static int swclk_fd = -1; static int swdio_fd = -1; static int last_swclk; static int last_swdio; static bool last_stored; static bool swdio_input; static void bcm63xx_gpio_swdio_drive(bool is_output) { set_dir_gpio(swdio_gpio, is_output ? 1 : 0); last_stored = false; swdio_input = !is_output; } static int bcm63xx_gpio_swdio_read(void) { return read_gpio(swdio_gpio); } static void bcm63xx_gpio_swdio_write(int swclk, int swdio) { const char one[] = "1"; const char zero[] = "0"; size_t bytes_written; if (!swdio_input) { if (!last_stored || (swdio != last_swdio)) { set_value_gpio(swdio_gpio, swdio ? 1 : 0); } } /* write swclk last */ if (!last_stored || (swclk != last_swclk)) { set_value_gpio(swclk_gpio, swclk ? 1 : 0); } last_swdio = swdio; last_swclk = swclk; last_stored = true; } /* * Bitbang interface read of TDO * * The bcm63xx value will read back either '0' or '1'. The trick here is to call * lseek to bypass buffering in the bcm63xx kernel driver. */ static int bcm63xx_gpio_read(void) { return read_gpio(tdo_gpio); } /* * Bitbang interface write of TCK, TMS, TDI * * Seeing as this is the only function where the outputs are changed, * we can cache the old value to avoid needlessly writing it. */ static void bcm63xx_gpio_write(int tck, int tms, int tdi) { if (swd_mode) { bcm63xx_gpio_swdio_write(tck, tdi); return; } const char one[] = "1"; const char zero[] = "0"; static int last_tck; static int last_tms; static int last_tdi; static int first_time; size_t bytes_written; if (!first_time) { last_tck = !tck; last_tms = !tms; last_tdi = !tdi; first_time = 1; } if (tdi != last_tdi) { set_value_gpio(tdi_gpio,tdi); } if (tms != last_tms) { set_value_gpio(tms_gpio,tms); } /* write clk last */ if (tck != last_tck) { set_value_gpio(tck_gpio,tck); } last_tdi = tdi; last_tms = tms; last_tck = tck; } /* * Bitbang interface to manipulate reset lines SRST and TRST * * (1) assert or (0) deassert reset lines */ static void bcm63xx_gpio_reset(int trst, int srst) { LOG_DEBUG("bcm63xx_gpio_reset"); const char one[] = "1"; const char zero[] = "0"; size_t bytes_written; /* assume active low */ if (srst_fd &gt;= 0) { set_value_gpio(srst_gpio,srst); } /* assume active low */ if (trst_fd &gt;= 0) { set_value_gpio(trst_gpio,trst); } } COMMAND_HANDLER(bcm63xx_gpio_handle_jtag_gpionums) { if (CMD_ARGC == 4) { COMMAND_PARSE_NUMBER(int, CMD_ARGV[0], tck_gpio); COMMAND_PARSE_NUMBER(int, CMD_ARGV[1], tms_gpio); COMMAND_PARSE_NUMBER(int, CMD_ARGV[2], tdi_gpio); COMMAND_PARSE_NUMBER(int, CMD_ARGV[3], tdo_gpio); } else if (CMD_ARGC != 0) { return ERROR_COMMAND_SYNTAX_ERROR; } command_print(CMD_CTX, "bcm63xx_GPIO nums: tck = %d, tms = %d, tdi = %d, tdo = %d", tck_gpio, tms_gpio, tdi_gpio, tdo_gpio); return ERROR_OK; } COMMAND_HANDLER(bcm63xx_gpio_handle_jtag_gpionum_tck) { if (CMD_ARGC == 1) COMMAND_PARSE_NUMBER(int, CMD_ARGV[0], tck_gpio); command_print(CMD_CTX, "bcm63xx_GPIO num: tck = %d", tck_gpio); return ERROR_OK; } COMMAND_HANDLER(bcm63xx_gpio_handle_jtag_gpionum_tms) { if (CMD_ARGC == 1) COMMAND_PARSE_NUMBER(int, CMD_ARGV[0], tms_gpio); command_print(CMD_CTX, "bcm63xx_GPIO num: tms = %d", tms_gpio); return ERROR_OK; } COMMAND_HANDLER(bcm63xx_gpio_handle_jtag_gpionum_tdo) { if (CMD_ARGC == 1) COMMAND_PARSE_NUMBER(int, CMD_ARGV[0], tdo_gpio); command_print(CMD_CTX, "bcm63xx_GPIO num: tdo = %d", tdo_gpio); return ERROR_OK; } COMMAND_HANDLER(bcm63xx_gpio_handle_jtag_gpionum_tdi) { if (CMD_ARGC == 1) COMMAND_PARSE_NUMBER(int, CMD_ARGV[0], tdi_gpio); command_print(CMD_CTX, "bcm63xx_GPIO num: tdi = %d", tdi_gpio); return ERROR_OK; } COMMAND_HANDLER(bcm63xx_gpio_handle_jtag_gpionum_srst) { if (CMD_ARGC == 1) COMMAND_PARSE_NUMBER(int, CMD_ARGV[0], srst_gpio); command_print(CMD_CTX, "bcm63xx_GPIO num: srst = %d", srst_gpio); return ERROR_OK; } COMMAND_HANDLER(bcm63xx_gpio_handle_jtag_gpionum_trst) { if (CMD_ARGC == 1) COMMAND_PARSE_NUMBER(int, CMD_ARGV[0], trst_gpio); command_print(CMD_CTX, "bcm63xx_GPIO num: trst = %d", trst_gpio); return ERROR_OK; } COMMAND_HANDLER(bcm63xx_gpio_handle_swd_gpionums) { if (CMD_ARGC == 2) { COMMAND_PARSE_NUMBER(int, CMD_ARGV[0], swclk_gpio); COMMAND_PARSE_NUMBER(int, CMD_ARGV[1], swdio_gpio); } else if (CMD_ARGC != 0) { return ERROR_COMMAND_SYNTAX_ERROR; } command_print(CMD_CTX, "bcm63xx_GPIO nums: swclk = %d, swdio = %d", swclk_gpio, swdio_gpio); return ERROR_OK; } COMMAND_HANDLER(bcm63xx_gpio_handle_swd_gpionum_swclk) { if (CMD_ARGC == 1) COMMAND_PARSE_NUMBER(int, CMD_ARGV[0], swclk_gpio); command_print(CMD_CTX, "bcm63xx_GPIO num: swclk = %d", swclk_gpio); return ERROR_OK; } COMMAND_HANDLER(bcm63xx_gpio_handle_swd_gpionum_swdio) { if (CMD_ARGC == 1) COMMAND_PARSE_NUMBER(int, CMD_ARGV[0], swdio_gpio); command_print(CMD_CTX, "bcm63xx_GPIO num: swdio = %d", swdio_gpio); return ERROR_OK; } COMMAND_HANDLER(bcm63xx_gpio_jtag_delay) { if (CMD_ARGC == 1) COMMAND_PARSE_NUMBER(int, CMD_ARGV[0], jtag_delay); command_print(CMD_CTX, "bcm63xx_GPIO jtag_delay:= %d tics", jtag_delay); return ERROR_OK; } COMMAND_HANDLER(bcm63xx_gpio_adresses) { if (CMD_ARGC == 2) { COMMAND_PARSE_NUMBER(u32, CMD_ARGV[0], address_dir); COMMAND_PARSE_NUMBER(u32, CMD_ARGV[1], address_val); } else if (CMD_ARGC != 0) { return ERROR_COMMAND_SYNTAX_ERROR; } command_print(CMD_CTX, "bcm63xx_GPIO address: direction = %x, value = %x", address_dir, address_val); return ERROR_OK; } static const struct command_registration bcm63xx_gpio_command_handlers[] = { { .name = "bcm63xx_gpio_jtag_nums", .handler = &amp;bcm63xx_gpio_handle_jtag_gpionums, .mode = COMMAND_CONFIG, .help = "gpio numbers for tck, tms, tdi, tdo. (in that order)", .usage = "(tck tms tdi tdo)* ", }, { .name = "bcm63xx_gpio_tck_num", .handler = &amp;bcm63xx_gpio_handle_jtag_gpionum_tck, .mode = COMMAND_CONFIG, .help = "gpio number for tck.", }, { .name = "bcm63xx_gpio_tms_num", .handler = &amp;bcm63xx_gpio_handle_jtag_gpionum_tms, .mode = COMMAND_CONFIG, .help = "gpio number for tms.", }, { .name = "bcm63xx_gpio_tdo_num", .handler = &amp;bcm63xx_gpio_handle_jtag_gpionum_tdo, .mode = COMMAND_CONFIG, .help = "gpio number for tdo.", }, { .name = "bcm63xx_gpio_tdi_num", .handler = &amp;bcm63xx_gpio_handle_jtag_gpionum_tdi, .mode = COMMAND_CONFIG, .help = "gpio number for tdi.", }, { .name = "bcm63xx_gpio_srst_num", .handler = &amp;bcm63xx_gpio_handle_jtag_gpionum_srst, .mode = COMMAND_CONFIG, .help = "gpio number for srst.", }, { .name = "bcm63xx_gpio_trst_num", .handler = &amp;bcm63xx_gpio_handle_jtag_gpionum_trst, .mode = COMMAND_CONFIG, .help = "gpio number for trst.", }, { .name = "bcm63xx_gpio_swd_nums", .handler = &amp;bcm63xx_gpio_handle_swd_gpionums, .mode = COMMAND_CONFIG, .help = "gpio numbers for swclk, swdio. (in that order)", .usage = "(swclk swdio)* ", }, { .name = "bcm63xx_gpio_swclk_num", .handler = &amp;bcm63xx_gpio_handle_swd_gpionum_swclk, .mode = COMMAND_CONFIG, .help = "gpio number for swclk.", }, { .name = "bcm63xx_gpio_swdio_num", .handler = &amp;bcm63xx_gpio_handle_swd_gpionum_swdio, .mode = COMMAND_CONFIG, .help = "gpio number for swdio.", }, { .name = "bcm63xx_gpio_jtag_delay", .handler = &amp;bcm63xx_gpio_jtag_delay, .mode = COMMAND_CONFIG, .help = "qty tics gpio delay.", }, { .name = "bcm63xx_gpio_adresses", .handler = &amp;bcm63xx_gpio_adresses, .mode = COMMAND_CONFIG, .help = "addresses for direction and value setup. (in that order)", .usage = "(address_dir address_val)* ", }, COMMAND_REGISTRATION_DONE }; static int bcm63xx_gpio_init(void); static int bcm63xx_gpio_quit(void); static const char * const bcm63xx_gpio_transports[] = { "jtag", "swd", NULL }; struct jtag_interface bcm63xxgpio_interface = { .name = "bcm63xxgpio", .supported = DEBUG_CAP_TMS_SEQ, .execute_queue = bitbang_execute_queue, .transports = bcm63xx_gpio_transports, .swd = &amp;bitbang_swd, .commands = bcm63xx_gpio_command_handlers, .init = bcm63xx_gpio_init, .quit = bcm63xx_gpio_quit, }; static struct bitbang_interface bcm63xx_gpio_bitbang = { .read = bcm63xx_gpio_read, .write = bcm63xx_gpio_write, .reset = bcm63xx_gpio_reset, .swdio_read = bcm63xx_gpio_swdio_read, .swdio_drive = bcm63xx_gpio_swdio_drive, .blink = 0 }; static void unusing_all_gpio(void) { munmap(pads_base, sysconf(_SC_PAGE_SIZE)); close(dev_mem_fd); LOG_INFO("unusing_all_gpio\n"); } static bool bcm63xx_gpio_jtag_mode_possible(void) { if (!is_gpio_valid(tck_gpio)) return 0; if (!is_gpio_valid(tms_gpio)) return 0; if (!is_gpio_valid(tdi_gpio)) return 0; if (!is_gpio_valid(tdo_gpio)) return 0; return 1; } static bool bcm63xx_gpio_swd_mode_possible(void) { if (!is_gpio_valid(swclk_gpio)) return 0; if (!is_gpio_valid(swdio_gpio)) return 0; return 1; } static int bcm63xx_gpio_init(void) { bitbang_interface = &amp;bcm63xx_gpio_bitbang; LOG_INFO("bcm63xx_gpio JTAG/SWD bitbang driver"); if (bcm63xx_gpio_jtag_mode_possible()) { if (bcm63xx_gpio_swd_mode_possible()) LOG_INFO("JTAG and SWD modes enabled"); else LOG_INFO("JTAG only mode enabled (specify swclk and swdio gpio to add SWD mode)"); if (!is_gpio_valid(trst_gpio) &amp;&amp; !is_gpio_valid(srst_gpio)) { LOG_ERROR("Require at least one of trst or srst gpios to be specified"); return ERROR_JTAG_INIT_FAILED; } } else if (bcm63xx_gpio_swd_mode_possible()) { LOG_INFO("SWD only mode enabled (specify tck, tms, tdi and tdo gpios to add JTAG mode)"); } else { LOG_ERROR("Require tck, tms, tdi and tdo gpios for JTAG mode and/or swclk and swdio gpio for SWD mode"); return ERROR_JTAG_INIT_FAILED; } /* * Configure TDO as an input, and TDI, TCK, TMS, TRST, SRST * as outputs. Drive TDI and TCK low, and TMS/TRST/SRST high. * For SWD, SWCLK and SWDIO are configures as output high. */ if (tck_gpio &gt;= 0) { tck_fd = setup_bcm63xx_gpio(tck_gpio, 1, 0); if (tck_fd &lt; 0) goto out_error; } if (tms_gpio &gt;= 0) { tms_fd = setup_bcm63xx_gpio(tms_gpio, 1, 1); if (tms_fd &lt; 0) goto out_error; } if (tdi_gpio &gt;= 0) { tdi_fd = setup_bcm63xx_gpio(tdi_gpio, 1, 0); if (tdi_fd &lt; 0) goto out_error; } if (tdo_gpio &gt;= 0) { tdo_fd = setup_bcm63xx_gpio(tdo_gpio, 0, 0); if (tdo_fd &lt; 0) goto out_error; } /* assume active low*/ if (trst_gpio &gt;= 0) { trst_fd = setup_bcm63xx_gpio(trst_gpio, 1, 1); if (trst_fd &lt; 0) goto out_error; } /* assume active low*/ if (srst_gpio &gt;= 0) { srst_fd = setup_bcm63xx_gpio(srst_gpio, 1, 1); if (srst_fd &lt; 0) goto out_error; } if (swclk_gpio &gt;= 0) { swclk_fd = setup_bcm63xx_gpio(swclk_gpio, 1, 0); if (swclk_fd &lt; 0) goto out_error; } if (swdio_gpio &gt;= 0) { swdio_fd = setup_bcm63xx_gpio(swdio_gpio, 1, 0); if (swdio_fd &lt; 0) goto out_error; } if (bcm63xx_gpio_swd_mode_possible()) { if (swd_mode) bitbang_swd_switch_seq(JTAG_TO_SWD); else bitbang_swd_switch_seq(SWD_TO_JTAG); } return ERROR_OK; out_error: unusing_all_gpio(); return ERROR_JTAG_INIT_FAILED; } static int bcm63xx_gpio_quit(void) { unusing_all_gpio(); return ERROR_OK; }</span></span></span></span></code> </pre><br></div></div><br>  Compar√© √† sysfsgpio, il a ajout√© quelques options: <br><br><ul><li>  bcm63xx_gpio_jtag_delay </li><li>  bcm63xx_gpio_adresses </li></ul><br>  Le premier param√®tre d√©finit le d√©lai entre la commutation des broches, il s'agit d'un analogue indirect de bcm2835gpio_speed_coeffs pour le pilote RaspberryPi, qui d√©finit la fr√©quence jtag.  Par exemple, avec un retard nul, la fr√©quence de commutation √©tait d'environ un m√©gahertz, tout fonctionnait de mani√®re assez stable, mais pour la fiabilit√©, il est pr√©f√©rable de pouvoir r√©gler ce param√®tre. <br><br>  Et la deuxi√®me option est un analogue de bcm2835gpio_peripheral_base, seulement pour cela, vous devez enregistrer deux adresses pour le registre, qui d√©finit la fonction d'entr√©e / sortie des broches, et le registre, qui est responsable de la valeur logique d'entr√©e / sortie sur gpio.  Au d√©but, il prenait des valeurs de registre dans les fichiers d'en-t√™te du noyau.  Mais rien n'a fonctionn√© avec ces valeurs.  Il s'est av√©r√© que les registres p√©riph√©riques ne sont pas directement accessibles depuis l'espace utilisateur, c'est-√†-dire  un remappage doit √™tre effectu√© dans le noyau.  Il est bon que le pilote gpio l‚Äôait d√©j√† impl√©ment√© et que les valeurs n√©cessaires puissent √™tre extraites de / proc / iomem. <br><br>  <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=fr&amp;u=">Ajoutez notre interface √† l'assembly openocd</a> <br><br>  N'oubliez pas d'ajouter --enable-bcm63xxgpio √† CONFIGURE_ARGS dans le fichier feeds / packages / utils / openocd / Makefile. <br><br>  Nous reconstruisons, installons et ex√©cutons sur le routeur: <br><br><pre> <code class="hljs pgsql">root@OpenWrt:~# openocd -f interface/bcm63xx-swd.cfg -f target/stm32f1x.cfg <span class="hljs-keyword"><span class="hljs-keyword">Open</span></span> <span class="hljs-keyword"><span class="hljs-keyword">On</span></span>-Chip Debugger <span class="hljs-number"><span class="hljs-number">0.10</span></span><span class="hljs-number"><span class="hljs-number">.0</span></span>+dev<span class="hljs-number"><span class="hljs-number">-00085</span></span>-gfced6ac6-dirty (<span class="hljs-number"><span class="hljs-number">2017</span></span><span class="hljs-number"><span class="hljs-number">-03</span></span>-xx<span class="hljs-number"><span class="hljs-number">-21</span></span>:<span class="hljs-number"><span class="hljs-number">49</span></span>) Licensed under GNU GPL v2 <span class="hljs-keyword"><span class="hljs-keyword">For</span></span> bug reports, <span class="hljs-keyword"><span class="hljs-keyword">read</span></span> http://openocd.org/doc/doxygen/bugs.html bcm63xx_GPIO num: swclk = <span class="hljs-number"><span class="hljs-number">2</span></span> bcm63xx_GPIO num: swdio = <span class="hljs-number"><span class="hljs-number">11</span></span> bcm63xx_GPIO jtag_delay:= <span class="hljs-number"><span class="hljs-number">10</span></span> tics bcm63xx_GPIO address: direction = <span class="hljs-number"><span class="hljs-number">10000084</span></span>, <span class="hljs-keyword"><span class="hljs-keyword">value</span></span> = <span class="hljs-number"><span class="hljs-number">1000008</span></span>c adapter speed: <span class="hljs-number"><span class="hljs-number">1000</span></span> kHz adapter_nsrst_delay: <span class="hljs-number"><span class="hljs-number">100</span></span> <span class="hljs-keyword"><span class="hljs-keyword">none</span></span> separate cortex_m reset_config sysresetreq <span class="hljs-keyword"><span class="hljs-keyword">Info</span></span> : bcm63xx_gpio JTAG/SWD bitbang driver <span class="hljs-keyword"><span class="hljs-keyword">Info</span></span> : SWD <span class="hljs-keyword"><span class="hljs-keyword">only</span></span> mode enabled (specify tck, tms, tdi <span class="hljs-keyword"><span class="hljs-keyword">and</span></span> tdo gpios <span class="hljs-keyword"><span class="hljs-keyword">to</span></span> <span class="hljs-keyword"><span class="hljs-keyword">add</span></span> JTAG mode) <span class="hljs-keyword"><span class="hljs-keyword">Info</span></span> : This adapter doesn<span class="hljs-string"><span class="hljs-string">'t support configurable speed Info : SWD DPIDR 0x1ba01477 Info : stm32f1x.cpu: hardware has 6 breakpoints, 4 watchpoints</span></span></code> </pre><br>  V√©rifiez la vitesse du vidage. <br><br><pre> <code class="hljs swift">&gt; dump_image <span class="hljs-built_in"><span class="hljs-built_in">dump</span></span>.bin <span class="hljs-number"><span class="hljs-number">0x08000000</span></span> <span class="hljs-number"><span class="hljs-number">0x1ffff</span></span> dumped <span class="hljs-number"><span class="hljs-number">131071</span></span> bytes <span class="hljs-keyword"><span class="hljs-keyword">in</span></span> <span class="hljs-number"><span class="hljs-number">4</span></span>.729815s (<span class="hljs-number"><span class="hljs-number">27.062</span></span> <span class="hljs-type"><span class="hljs-type">KiB</span></span>/s)</code> </pre><br>  Tr√®s bien, on perd deux fois quelque part en st-link et framboise, mais √† l'oeil la diff√©rence n'est pas perceptible.  Il n'y a pas de frises pendant le d√©bogage, et attendez quelques secondes pour flasher pendant le firmware - "show off". <br><br>  Tous les tests ont √©t√© effectu√©s sur le microcontr√¥leur STM32F103C8T6 et, malheureusement, il n'y avait pas de jtag sur la carte d√©bogu√©e uniquement sur l'interface SWD, sur la carte d√©bogu√©e.  Par cons√©quent, je ne peux donc pas garantir un travail complet sur jtag.  De plus, il ne faut pas oublier la coordination des niveaux de signal (en particulier pour MK AVR). <br><br>  Le routeur lui-m√™me a √©t√© tir√© d'un tas d'ordures, parmi lesquelles √©tait plein de Sagem F @ st 2704V2 et V7.  Malheureusement, tous les appareils √©taient hors service.  Mais il a √©t√© possible de restaurer la carte sans probl√®me (voir [2]). <br><br>  Si quelqu'un est pr√™t √† cr√©er un d√©bogueur / programmeur √† partir de ce constructeur, alors il est pr√™t √† partager ses stocks avec le public sans frais, en retirant toutes les responsabilit√©s et les fonds pour l'envoi (depuis la ville par d√©faut). <br><br>  Mise √† jour du firmware <a href="">ici</a> . <br>  Je vous avertis que les param√®tres par d√©faut du r√©seau et du pare-feu ont √©t√© modifi√©s. <br><br>  C'est tout, bon d√©bogage! <br><br><h3>  Liste des ressources utiles </h3><br><ol><li>  <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=fr&amp;u=">wiki.openwrt.org/toh/sagem/fast2704</a> </li><li>  <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=fr&amp;u=">radiohlam.ru/forum/viewtopic.php?f=54&amp;t=3749</a> </li><li>  <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=fr&amp;u=">openocd.org</a> </li><li>  <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=fr&amp;u=">developer.mbed.org/handbook/CMSIS-DAP</a> </li><li>  <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=fr&amp;u=">github.com/rogerclarkmelbourne/Arduino_STM32/wiki/Programming-an-STM32F103XXX-with-a-generic-ST-Link-V2-programmer-from-Linux</a> </li></ol></div></div><p>Source: <a rel="nofollow" href="https://habr.com/ru/post/fr402233/">https://habr.com/ru/post/fr402233/</a></p>
<section class="more-articles-navigation-panel js-more-articles-navigation-panel">
<h4>More articles:</h4>
<nav class="list-of-articles-container js-list-of-articles-container"><ul class="list-of-pages js-list-of-pages">
<li><a href="../fr402219/index.html">Comment un cam√©scope flexible a aid√© √† √©liminer le colmatage</a></li>
<li><a href="../fr402221/index.html">Chers hackers, o√π sont vos tondeuses √† gazon autonomes?</a></li>
<li><a href="../fr402225/index.html">Silicon Graphics O2 - Petite station avec de grandes fonctionnalit√©s</a></li>
<li><a href="../fr402229/index.html">La Chine d√©veloppe un vaisseau spatial r√©utilisable pour voler vers la lune</a></li>
<li><a href="../fr402231/index.html">Demandez √† Ethan: l'√©nergie noire peut-elle conduire √† une r√©p√©tition du cycle de vie de l'univers?</a></li>
<li><a href="../fr402235/index.html">Des feuilles de route d√©taill√©es sont n√©cessaires pour les voitures intelligentes, pas pour les personnes</a></li>
<li><a href="../fr402237/index.html">Pourquoi Intel Mobileye?</a></li>
<li><a href="../fr402239/index.html">R√©seau religieux</a></li>
<li><a href="../fr402241/index.html">CONTROLLINO PLC compatible Arduino, partie 1</a></li>
<li><a href="../fr402243/index.html">Ionistors Micro-UPS</a></li>
</ul></nav>
</section><br />
<a href="../../allArticles.html"><strong>All Articles</strong></a>
<script src="../../js/main.js"></script>

<!-- Yandex.Metrika counter -->
<script type="text/javascript" >
  (function (d, w, c) {
      (w[c] = w[c] || []).push(function() {
          try {
              w.yaCounter57283870 = new Ya.Metrika({
                  id:57283870,
                  clickmap:true,
                  trackLinks:true,
                  accurateTrackBounce:true,
                  webvisor:true
              });
          } catch(e) { }
      });

      var n = d.getElementsByTagName("script")[0],
          s = d.createElement("script"),
          f = function () { n.parentNode.insertBefore(s, n); };
      s.type = "text/javascript";
      s.async = true;
      s.src = "https://mc.yandex.ru/metrika/watch.js";

      if (w.opera == "[object Opera]") {
          d.addEventListener("DOMContentLoaded", f, false);
      } else { f(); }
  })(document, window, "yandex_metrika_callbacks");
</script>
<noscript><div><img src="https://mc.yandex.ru/watch/57283870" style="position:absolute; left:-9999px;" alt="" /></div></noscript>

<!-- Google Analytics -->
  <script>
    window.ga = function () { ga.q.push(arguments) }; ga.q = []; ga.l = +new Date;
    ga('create', 'UA-134228602-6', 'auto'); ga('send', 'pageview')
  </script>
  <script src="https://www.google-analytics.com/analytics.js" async defer></script>

</section>

<footer class="page-footer">
  <div class="page-footer-legal-info-container page-footer-element">
    <p>
      Weekly-Geekly ES | <span class="page-footer-legal-info-year js-page-footer-legal-info-year">2019</span>
    </p>
  </div>
  <div class="page-footer-counters-container page-footer-element">
    <a class="page-footer-counter-clustrmap" href='#'  title='Visit tracker'><img src='https://clustrmaps.com/map_v2.png?cl=698e5a&w=271&t=t&d=9uU9J9pq8z7k8xEBHYSfs6DenIBAHs3vLIHcPIJW9d0&co=3a3a3a&ct=ffffff'/></a>
  </div>
</footer>
  
</body>

</html>