Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul  7 16:23:27 2020
| Host         : DESKTOP-SN1TKTU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : testbench
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)

 There are 275 register/latch pins with no clock driven by root clock pin: rx/clock2/O_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: tx/clk_divider/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 597 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.450    -1978.329                   2596                17663        0.052        0.000                      0                17663        3.204        0.000                       0                  8393  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_MMCM/inst/clk_in_sys  {0.000 41.666}       83.333          12.000          
  clk_carrier_MMCM        {0.000 3.704}        7.407           135.001         
  clkfbout_MMCM           {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_MMCM/inst/clk_in_sys                                                                                                                                                   16.667        0.000                       0                     1  
  clk_carrier_MMCM             -4.450    -1978.329                   2596                17663        0.052        0.000                      0                17663        3.204        0.000                       0                  8389  
  clkfbout_MMCM                                                                                                                                                            16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_MMCM/inst/clk_in_sys
  To Clock:  clk_MMCM/inst/clk_in_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_MMCM/inst/clk_in_sys
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_MMCM/inst/clk_in_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_carrier_MMCM
  To Clock:  clk_carrier_MMCM

Setup :         2596  Failing Endpoints,  Worst Slack       -4.450ns,  Total Violation    -1978.329ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.450ns  (required time - arrival time)
  Source:                 rx/peak_detection/genblk1[29].ref_samples_reg[30][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/peak_detection/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        11.568ns  (logic 5.143ns (44.459%)  route 6.425ns (55.541%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 4.466 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.637    -2.332    rx/peak_detection/clk_carrier
    SLICE_X1Y8           FDRE                                         r  rx/peak_detection/genblk1[29].ref_samples_reg[30][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  rx/peak_detection/genblk1[29].ref_samples_reg[30][0]/Q
                         net (fo=2, routed)           0.591    -1.322    rx/peak_detection/genblk1[29].ref_samples_reg[30]_60[0]
    SLICE_X1Y9           LUT2 (Prop_lut2_I1_O)        0.299    -1.023 r  rx/peak_detection/sum[13]_i_1308/O
                         net (fo=1, routed)           0.000    -1.023    rx/peak_detection/sum[13]_i_1308_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.599 r  rx/peak_detection/sum_reg[13]_i_924/O[1]
                         net (fo=3, routed)           0.802     0.203    rx/peak_detection/samples_dif[30]_190[1]
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.303     0.506 r  rx/peak_detection/sum[13]_i_723/O
                         net (fo=1, routed)           0.682     1.188    rx/peak_detection/sum[13]_i_723_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.586 r  rx/peak_detection/sum_reg[13]_i_325/CO[3]
                         net (fo=1, routed)           0.000     1.586    rx/peak_detection/sum_reg[13]_i_325_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.920 r  rx/peak_detection/sum_reg[13]_i_313/O[1]
                         net (fo=3, routed)           1.156     3.076    rx/peak_detection/sum_reg[13]_i_313_n_6
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.303     3.379 r  rx/peak_detection/sum[13]_i_213/O
                         net (fo=1, routed)           0.000     3.379    rx/peak_detection/sum[13]_i_213_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.019 r  rx/peak_detection/sum_reg[13]_i_77/O[3]
                         net (fo=3, routed)           1.027     5.046    rx/peak_detection/sum_reg[13]_i_77_n_4
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.306     5.352 r  rx/peak_detection/sum[13]_i_41/O
                         net (fo=1, routed)           0.495     5.847    rx/peak_detection/sum[13]_i_41_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     6.403 r  rx/peak_detection/sum_reg[13]_i_9/O[2]
                         net (fo=3, routed)           0.829     7.231    rx/peak_detection/sum_reg[13]_i_9_n_5
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.302     7.533 r  rx/peak_detection/sum[13]_i_14/O
                         net (fo=2, routed)           0.844     8.377    rx/peak_detection/sum[13]_i_14_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.501 r  rx/peak_detection/sum[11]_i_6/O
                         net (fo=1, routed)           0.000     8.501    rx/peak_detection/sum[11]_i_6_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.902 r  rx/peak_detection/sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.902    rx/peak_detection/sum_reg[11]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.236 r  rx/peak_detection/sum_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.236    rx/peak_detection/samples_sum[79]_160[13]
    SLICE_X11Y19         FDRE                                         r  rx/peak_detection/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.162     8.569    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.440     4.466    rx/peak_detection/clk_carrier
    SLICE_X11Y19         FDRE                                         r  rx/peak_detection/sum_reg[13]/C
                         clock pessimism              0.492     4.958    
                         clock uncertainty           -0.235     4.724    
    SLICE_X11Y19         FDRE (Setup_fdre_C_D)        0.062     4.786    rx/peak_detection/sum_reg[13]
  -------------------------------------------------------------------
                         required time                          4.786    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 -4.450    

Slack (VIOLATED) :        -4.339ns  (required time - arrival time)
  Source:                 rx/peak_detection/genblk1[29].ref_samples_reg[30][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/peak_detection/sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        11.457ns  (logic 5.032ns (43.921%)  route 6.425ns (56.079%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 4.466 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.637    -2.332    rx/peak_detection/clk_carrier
    SLICE_X1Y8           FDRE                                         r  rx/peak_detection/genblk1[29].ref_samples_reg[30][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  rx/peak_detection/genblk1[29].ref_samples_reg[30][0]/Q
                         net (fo=2, routed)           0.591    -1.322    rx/peak_detection/genblk1[29].ref_samples_reg[30]_60[0]
    SLICE_X1Y9           LUT2 (Prop_lut2_I1_O)        0.299    -1.023 r  rx/peak_detection/sum[13]_i_1308/O
                         net (fo=1, routed)           0.000    -1.023    rx/peak_detection/sum[13]_i_1308_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.599 r  rx/peak_detection/sum_reg[13]_i_924/O[1]
                         net (fo=3, routed)           0.802     0.203    rx/peak_detection/samples_dif[30]_190[1]
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.303     0.506 r  rx/peak_detection/sum[13]_i_723/O
                         net (fo=1, routed)           0.682     1.188    rx/peak_detection/sum[13]_i_723_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.586 r  rx/peak_detection/sum_reg[13]_i_325/CO[3]
                         net (fo=1, routed)           0.000     1.586    rx/peak_detection/sum_reg[13]_i_325_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.920 r  rx/peak_detection/sum_reg[13]_i_313/O[1]
                         net (fo=3, routed)           1.156     3.076    rx/peak_detection/sum_reg[13]_i_313_n_6
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.303     3.379 r  rx/peak_detection/sum[13]_i_213/O
                         net (fo=1, routed)           0.000     3.379    rx/peak_detection/sum[13]_i_213_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.019 r  rx/peak_detection/sum_reg[13]_i_77/O[3]
                         net (fo=3, routed)           1.027     5.046    rx/peak_detection/sum_reg[13]_i_77_n_4
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.306     5.352 r  rx/peak_detection/sum[13]_i_41/O
                         net (fo=1, routed)           0.495     5.847    rx/peak_detection/sum[13]_i_41_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     6.403 r  rx/peak_detection/sum_reg[13]_i_9/O[2]
                         net (fo=3, routed)           0.829     7.231    rx/peak_detection/sum_reg[13]_i_9_n_5
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.302     7.533 r  rx/peak_detection/sum[13]_i_14/O
                         net (fo=2, routed)           0.844     8.377    rx/peak_detection/sum[13]_i_14_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.501 r  rx/peak_detection/sum[11]_i_6/O
                         net (fo=1, routed)           0.000     8.501    rx/peak_detection/sum[11]_i_6_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.902 r  rx/peak_detection/sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.902    rx/peak_detection/sum_reg[11]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.125 r  rx/peak_detection/sum_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.125    rx/peak_detection/samples_sum[79]_160[12]
    SLICE_X11Y19         FDRE                                         r  rx/peak_detection/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.162     8.569    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.440     4.466    rx/peak_detection/clk_carrier
    SLICE_X11Y19         FDRE                                         r  rx/peak_detection/sum_reg[12]/C
                         clock pessimism              0.492     4.958    
                         clock uncertainty           -0.235     4.724    
    SLICE_X11Y19         FDRE (Setup_fdre_C_D)        0.062     4.786    rx/peak_detection/sum_reg[12]
  -------------------------------------------------------------------
                         required time                          4.786    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                 -4.339    

Slack (VIOLATED) :        -3.962ns  (required time - arrival time)
  Source:                 rx/peak_detection/genblk1[29].ref_samples_reg[30][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/peak_detection/sum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        11.081ns  (logic 4.656ns (42.018%)  route 6.425ns (57.982%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 4.467 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.637    -2.332    rx/peak_detection/clk_carrier
    SLICE_X1Y8           FDRE                                         r  rx/peak_detection/genblk1[29].ref_samples_reg[30][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  rx/peak_detection/genblk1[29].ref_samples_reg[30][0]/Q
                         net (fo=2, routed)           0.591    -1.322    rx/peak_detection/genblk1[29].ref_samples_reg[30]_60[0]
    SLICE_X1Y9           LUT2 (Prop_lut2_I1_O)        0.299    -1.023 r  rx/peak_detection/sum[13]_i_1308/O
                         net (fo=1, routed)           0.000    -1.023    rx/peak_detection/sum[13]_i_1308_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.599 r  rx/peak_detection/sum_reg[13]_i_924/O[1]
                         net (fo=3, routed)           0.802     0.203    rx/peak_detection/samples_dif[30]_190[1]
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.303     0.506 r  rx/peak_detection/sum[13]_i_723/O
                         net (fo=1, routed)           0.682     1.188    rx/peak_detection/sum[13]_i_723_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.586 r  rx/peak_detection/sum_reg[13]_i_325/CO[3]
                         net (fo=1, routed)           0.000     1.586    rx/peak_detection/sum_reg[13]_i_325_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.920 r  rx/peak_detection/sum_reg[13]_i_313/O[1]
                         net (fo=3, routed)           1.156     3.076    rx/peak_detection/sum_reg[13]_i_313_n_6
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.303     3.379 r  rx/peak_detection/sum[13]_i_213/O
                         net (fo=1, routed)           0.000     3.379    rx/peak_detection/sum[13]_i_213_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.019 r  rx/peak_detection/sum_reg[13]_i_77/O[3]
                         net (fo=3, routed)           1.027     5.046    rx/peak_detection/sum_reg[13]_i_77_n_4
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.306     5.352 r  rx/peak_detection/sum[13]_i_41/O
                         net (fo=1, routed)           0.495     5.847    rx/peak_detection/sum[13]_i_41_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     6.403 r  rx/peak_detection/sum_reg[13]_i_9/O[2]
                         net (fo=3, routed)           0.829     7.231    rx/peak_detection/sum_reg[13]_i_9_n_5
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.302     7.533 r  rx/peak_detection/sum[13]_i_14/O
                         net (fo=2, routed)           0.844     8.377    rx/peak_detection/sum[13]_i_14_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.501 r  rx/peak_detection/sum[11]_i_6/O
                         net (fo=1, routed)           0.000     8.501    rx/peak_detection/sum[11]_i_6_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.749 r  rx/peak_detection/sum_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.749    rx/peak_detection/samples_sum[79]_160[11]
    SLICE_X11Y18         FDRE                                         r  rx/peak_detection/sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.162     8.569    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.441     4.467    rx/peak_detection/clk_carrier
    SLICE_X11Y18         FDRE                                         r  rx/peak_detection/sum_reg[11]/C
                         clock pessimism              0.492     4.959    
                         clock uncertainty           -0.235     4.725    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)        0.062     4.787    rx/peak_detection/sum_reg[11]
  -------------------------------------------------------------------
                         required time                          4.787    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 -3.962    

Slack (VIOLATED) :        -3.895ns  (required time - arrival time)
  Source:                 rx/peak_detection/genblk1[35].samples_reg[36][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/peak_detection/sum_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 4.546ns (41.229%)  route 6.480ns (58.771%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 4.467 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.624    -2.345    rx/peak_detection/clk_carrier
    SLICE_X3Y28          FDRE                                         r  rx/peak_detection/genblk1[35].samples_reg[36][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  rx/peak_detection/genblk1[35].samples_reg[36][0]/Q
                         net (fo=3, routed)           0.815    -1.074    rx/peak_detection/genblk1[35].samples_reg[36]_73[0]
    SLICE_X2Y28          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    -0.652 r  rx/peak_detection/sum_reg[13]_i_939/O[1]
                         net (fo=3, routed)           0.947     0.295    rx/peak_detection/samples_dif[36]_196[1]
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.306     0.601 r  rx/peak_detection/sum[13]_i_737/O
                         net (fo=1, routed)           0.528     1.130    rx/peak_detection/sum[13]_i_737_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     1.568 r  rx/peak_detection/sum_reg[13]_i_327/O[3]
                         net (fo=3, routed)           1.015     2.583    rx/peak_detection/sum_reg[13]_i_327_n_4
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.306     2.889 r  rx/peak_detection/sum[11]_i_122/O
                         net (fo=1, routed)           0.000     2.889    rx/peak_detection/sum[11]_i_122_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.290 r  rx/peak_detection/sum_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.009     3.299    rx/peak_detection/sum_reg[11]_i_62_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.633 r  rx/peak_detection/sum_reg[13]_i_78/O[1]
                         net (fo=3, routed)           1.402     5.035    rx/peak_detection/sum_reg[13]_i_78_n_6
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.303     5.338 r  rx/peak_detection/sum[11]_i_43/O
                         net (fo=1, routed)           0.000     5.338    rx/peak_detection/sum[11]_i_43_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.736 r  rx/peak_detection/sum_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.736    rx/peak_detection/sum_reg[11]_i_15_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.958 r  rx/peak_detection/sum_reg[13]_i_9/O[0]
                         net (fo=3, routed)           0.867     6.825    rx/peak_detection/sum_reg[13]_i_9_n_7
    SLICE_X10Y17         LUT3 (Prop_lut3_I1_O)        0.299     7.124 r  rx/peak_detection/sum[11]_i_12/O
                         net (fo=3, routed)           0.186     7.310    rx/peak_detection/sum[11]_i_12_n_0
    SLICE_X10Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.434 r  rx/peak_detection/sum[11]_i_4__0/O
                         net (fo=1, routed)           0.711     8.144    rx/peak_detection/sum[11]_i_4__0_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.681 r  rx/peak_detection/sum_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.681    rx/peak_detection/samples_sum[79]_160[10]
    SLICE_X11Y18         FDRE                                         r  rx/peak_detection/sum_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.162     8.569    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.441     4.467    rx/peak_detection/clk_carrier
    SLICE_X11Y18         FDRE                                         r  rx/peak_detection/sum_reg[10]/C
                         clock pessimism              0.492     4.959    
                         clock uncertainty           -0.235     4.725    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)        0.062     4.787    rx/peak_detection/sum_reg[10]
  -------------------------------------------------------------------
                         required time                          4.787    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                 -3.895    

Slack (VIOLATED) :        -3.762ns  (required time - arrival time)
  Source:                 tx/modulator/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/sum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        11.004ns  (logic 8.242ns (74.898%)  route 2.762ns (25.102%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 4.476 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.569    -2.400    tx/modulator/clk
    SLICE_X11Y5          FDRE                                         r  tx/modulator/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  tx/modulator/signal_out_reg[1]/Q
                         net (fo=7, routed)           0.670    -1.273    rx/demod/pio[2]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.617 r  rx/demod/sum1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.617    rx/demod/sum1__0_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.503 r  rx/demod/sum1__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.503    rx/demod/sum1__0_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.190 r  rx/demod/sum1_i_1/O[3]
                         net (fo=16, routed)          0.843     0.652    rx/demod/sum2[27]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     4.870 r  rx/demod/sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.872    rx/demod/sum1__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     6.390 r  rx/demod/sum1__1/P[3]
                         net (fo=3, routed)           0.615     7.005    rx/demod/p_1_in[20]
    SLICE_X10Y5          LUT3 (Prop_lut3_I2_O)        0.124     7.129 r  rx/demod/sum[23]_i_4/O
                         net (fo=1, routed)           0.633     7.761    rx/demod/sum[23]_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.281 r  rx/demod/sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.281    rx/demod/sum_reg[23]_i_1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.604 r  rx/demod/sum_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.604    rx/demod/sum_reg[27]_i_2_n_6
    SLICE_X12Y6          FDRE                                         r  rx/demod/sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.162     8.569    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.450     4.476    rx/demod/clk_carrier
    SLICE_X12Y6          FDRE                                         r  rx/demod/sum_reg[25]/C
                         clock pessimism              0.492     4.968    
                         clock uncertainty           -0.235     4.734    
    SLICE_X12Y6          FDRE (Setup_fdre_C_D)        0.109     4.843    rx/demod/sum_reg[25]
  -------------------------------------------------------------------
                         required time                          4.843    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                 -3.762    

Slack (VIOLATED) :        -3.756ns  (required time - arrival time)
  Source:                 rx/peak_detection/genblk1[37].samples_reg[38][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/peak_detection/sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        10.890ns  (logic 4.569ns (41.958%)  route 6.321ns (58.042%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 4.467 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.622    -2.347    rx/peak_detection/clk_carrier
    SLICE_X4Y29          FDRE                                         r  rx/peak_detection/genblk1[37].samples_reg[38][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -1.891 r  rx/peak_detection/genblk1[37].samples_reg[38][0]/Q
                         net (fo=3, routed)           0.605    -1.286    rx/peak_detection/genblk1[37].samples_reg[38]_77[0]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  rx/peak_detection/sum[13]_i_1376/O
                         net (fo=1, routed)           0.000    -1.162    rx/peak_detection/sum[13]_i_1376_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    -0.915 r  rx/peak_detection/sum_reg[13]_i_941/O[0]
                         net (fo=3, routed)           0.877    -0.038    rx/peak_detection/samples_dif[38]_198[0]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.299     0.261 r  rx/peak_detection/sum[13]_i_738/O
                         net (fo=1, routed)           0.529     0.790    rx/peak_detection/sum[13]_i_738_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     1.327 r  rx/peak_detection/sum_reg[13]_i_327/O[2]
                         net (fo=3, routed)           1.029     2.356    rx/peak_detection/sum_reg[13]_i_327_n_5
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.302     2.658 r  rx/peak_detection/sum[11]_i_123/O
                         net (fo=1, routed)           0.000     2.658    rx/peak_detection/sum[11]_i_123_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     2.906 r  rx/peak_detection/sum_reg[11]_i_62/O[2]
                         net (fo=3, routed)           1.361     4.267    rx/peak_detection/sum_reg[11]_i_62_n_5
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.302     4.569 r  rx/peak_detection/sum[7]_i_36/O
                         net (fo=1, routed)           0.000     4.569    rx/peak_detection/sum[7]_i_36_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.970 r  rx/peak_detection/sum_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.970    rx/peak_detection/sum_reg[7]_i_15_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.192 r  rx/peak_detection/sum_reg[11]_i_15/O[0]
                         net (fo=4, routed)           0.738     5.930    rx/peak_detection/sum_reg[11]_i_15_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I1_O)        0.299     6.229 r  rx/peak_detection/sum[7]_i_12/O
                         net (fo=2, routed)           0.692     6.921    rx/peak_detection/sum[7]_i_12_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  rx/peak_detection/sum[7]_i_4__0/O
                         net (fo=2, routed)           0.490     7.535    rx/peak_detection/sum[7]_i_4__0_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.659 r  rx/peak_detection/sum[7]_i_8/O
                         net (fo=1, routed)           0.000     7.659    rx/peak_detection/sum[7]_i_8_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.209 r  rx/peak_detection/sum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    rx/peak_detection/sum_reg[7]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.543 r  rx/peak_detection/sum_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.543    rx/peak_detection/samples_sum[79]_160[9]
    SLICE_X11Y18         FDRE                                         r  rx/peak_detection/sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.162     8.569    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.441     4.467    rx/peak_detection/clk_carrier
    SLICE_X11Y18         FDRE                                         r  rx/peak_detection/sum_reg[9]/C
                         clock pessimism              0.492     4.959    
                         clock uncertainty           -0.235     4.725    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)        0.062     4.787    rx/peak_detection/sum_reg[9]
  -------------------------------------------------------------------
                         required time                          4.787    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                 -3.756    

Slack (VIOLATED) :        -3.754ns  (required time - arrival time)
  Source:                 tx/modulator/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/sum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        10.996ns  (logic 8.234ns (74.880%)  route 2.762ns (25.120%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 4.476 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.569    -2.400    tx/modulator/clk
    SLICE_X11Y5          FDRE                                         r  tx/modulator/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  tx/modulator/signal_out_reg[1]/Q
                         net (fo=7, routed)           0.670    -1.273    rx/demod/pio[2]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.617 r  rx/demod/sum1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.617    rx/demod/sum1__0_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.503 r  rx/demod/sum1__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.503    rx/demod/sum1__0_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.190 r  rx/demod/sum1_i_1/O[3]
                         net (fo=16, routed)          0.843     0.652    rx/demod/sum2[27]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     4.870 r  rx/demod/sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.872    rx/demod/sum1__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     6.390 r  rx/demod/sum1__1/P[3]
                         net (fo=3, routed)           0.615     7.005    rx/demod/p_1_in[20]
    SLICE_X10Y5          LUT3 (Prop_lut3_I2_O)        0.124     7.129 r  rx/demod/sum[23]_i_4/O
                         net (fo=1, routed)           0.633     7.761    rx/demod/sum[23]_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.281 r  rx/demod/sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.281    rx/demod/sum_reg[23]_i_1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.596 r  rx/demod/sum_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.596    rx/demod/sum_reg[27]_i_2_n_4
    SLICE_X12Y6          FDRE                                         r  rx/demod/sum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.162     8.569    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.450     4.476    rx/demod/clk_carrier
    SLICE_X12Y6          FDRE                                         r  rx/demod/sum_reg[27]/C
                         clock pessimism              0.492     4.968    
                         clock uncertainty           -0.235     4.734    
    SLICE_X12Y6          FDRE (Setup_fdre_C_D)        0.109     4.843    rx/demod/sum_reg[27]
  -------------------------------------------------------------------
                         required time                          4.843    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                 -3.754    

Slack (VIOLATED) :        -3.678ns  (required time - arrival time)
  Source:                 tx/modulator/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/sum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        10.920ns  (logic 8.158ns (74.705%)  route 2.762ns (25.295%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 4.476 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.569    -2.400    tx/modulator/clk
    SLICE_X11Y5          FDRE                                         r  tx/modulator/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  tx/modulator/signal_out_reg[1]/Q
                         net (fo=7, routed)           0.670    -1.273    rx/demod/pio[2]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.617 r  rx/demod/sum1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.617    rx/demod/sum1__0_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.503 r  rx/demod/sum1__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.503    rx/demod/sum1__0_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.190 r  rx/demod/sum1_i_1/O[3]
                         net (fo=16, routed)          0.843     0.652    rx/demod/sum2[27]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     4.870 r  rx/demod/sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.872    rx/demod/sum1__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     6.390 r  rx/demod/sum1__1/P[3]
                         net (fo=3, routed)           0.615     7.005    rx/demod/p_1_in[20]
    SLICE_X10Y5          LUT3 (Prop_lut3_I2_O)        0.124     7.129 r  rx/demod/sum[23]_i_4/O
                         net (fo=1, routed)           0.633     7.761    rx/demod/sum[23]_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.281 r  rx/demod/sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.281    rx/demod/sum_reg[23]_i_1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.520 r  rx/demod/sum_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.520    rx/demod/sum_reg[27]_i_2_n_5
    SLICE_X12Y6          FDRE                                         r  rx/demod/sum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.162     8.569    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.450     4.476    rx/demod/clk_carrier
    SLICE_X12Y6          FDRE                                         r  rx/demod/sum_reg[26]/C
                         clock pessimism              0.492     4.968    
                         clock uncertainty           -0.235     4.734    
    SLICE_X12Y6          FDRE (Setup_fdre_C_D)        0.109     4.843    rx/demod/sum_reg[26]
  -------------------------------------------------------------------
                         required time                          4.843    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                 -3.678    

Slack (VIOLATED) :        -3.658ns  (required time - arrival time)
  Source:                 tx/modulator/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/sum_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        10.900ns  (logic 8.138ns (74.659%)  route 2.762ns (25.341%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 4.476 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.569    -2.400    tx/modulator/clk
    SLICE_X11Y5          FDRE                                         r  tx/modulator/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -1.944 r  tx/modulator/signal_out_reg[1]/Q
                         net (fo=7, routed)           0.670    -1.273    rx/demod/pio[2]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.617 r  rx/demod/sum1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.617    rx/demod/sum1__0_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.503 r  rx/demod/sum1__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.503    rx/demod/sum1__0_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.190 r  rx/demod/sum1_i_1/O[3]
                         net (fo=16, routed)          0.843     0.652    rx/demod/sum2[27]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     4.870 r  rx/demod/sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.872    rx/demod/sum1__0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     6.390 r  rx/demod/sum1__1/P[3]
                         net (fo=3, routed)           0.615     7.005    rx/demod/p_1_in[20]
    SLICE_X10Y5          LUT3 (Prop_lut3_I2_O)        0.124     7.129 r  rx/demod/sum[23]_i_4/O
                         net (fo=1, routed)           0.633     7.761    rx/demod/sum[23]_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.281 r  rx/demod/sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.281    rx/demod/sum_reg[23]_i_1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.500 r  rx/demod/sum_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.000     8.500    rx/demod/sum_reg[27]_i_2_n_7
    SLICE_X12Y6          FDRE                                         r  rx/demod/sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.162     8.569    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.450     4.476    rx/demod/clk_carrier
    SLICE_X12Y6          FDRE                                         r  rx/demod/sum_reg[24]/C
                         clock pessimism              0.492     4.968    
                         clock uncertainty           -0.235     4.734    
    SLICE_X12Y6          FDRE (Setup_fdre_C_D)        0.109     4.843    rx/demod/sum_reg[24]
  -------------------------------------------------------------------
                         required time                          4.843    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                 -3.658    

Slack (VIOLATED) :        -3.645ns  (required time - arrival time)
  Source:                 rx/peak_detection/genblk1[37].samples_reg[38][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/peak_detection/sum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        10.779ns  (logic 4.458ns (41.360%)  route 6.321ns (58.640%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 4.467 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.622    -2.347    rx/peak_detection/clk_carrier
    SLICE_X4Y29          FDRE                                         r  rx/peak_detection/genblk1[37].samples_reg[38][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -1.891 r  rx/peak_detection/genblk1[37].samples_reg[38][0]/Q
                         net (fo=3, routed)           0.605    -1.286    rx/peak_detection/genblk1[37].samples_reg[38]_77[0]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.124    -1.162 r  rx/peak_detection/sum[13]_i_1376/O
                         net (fo=1, routed)           0.000    -1.162    rx/peak_detection/sum[13]_i_1376_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    -0.915 r  rx/peak_detection/sum_reg[13]_i_941/O[0]
                         net (fo=3, routed)           0.877    -0.038    rx/peak_detection/samples_dif[38]_198[0]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.299     0.261 r  rx/peak_detection/sum[13]_i_738/O
                         net (fo=1, routed)           0.529     0.790    rx/peak_detection/sum[13]_i_738_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     1.327 r  rx/peak_detection/sum_reg[13]_i_327/O[2]
                         net (fo=3, routed)           1.029     2.356    rx/peak_detection/sum_reg[13]_i_327_n_5
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.302     2.658 r  rx/peak_detection/sum[11]_i_123/O
                         net (fo=1, routed)           0.000     2.658    rx/peak_detection/sum[11]_i_123_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     2.906 r  rx/peak_detection/sum_reg[11]_i_62/O[2]
                         net (fo=3, routed)           1.361     4.267    rx/peak_detection/sum_reg[11]_i_62_n_5
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.302     4.569 r  rx/peak_detection/sum[7]_i_36/O
                         net (fo=1, routed)           0.000     4.569    rx/peak_detection/sum[7]_i_36_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.970 r  rx/peak_detection/sum_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.970    rx/peak_detection/sum_reg[7]_i_15_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.192 r  rx/peak_detection/sum_reg[11]_i_15/O[0]
                         net (fo=4, routed)           0.738     5.930    rx/peak_detection/sum_reg[11]_i_15_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I1_O)        0.299     6.229 r  rx/peak_detection/sum[7]_i_12/O
                         net (fo=2, routed)           0.692     6.921    rx/peak_detection/sum[7]_i_12_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  rx/peak_detection/sum[7]_i_4__0/O
                         net (fo=2, routed)           0.490     7.535    rx/peak_detection/sum[7]_i_4__0_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.659 r  rx/peak_detection/sum[7]_i_8/O
                         net (fo=1, routed)           0.000     7.659    rx/peak_detection/sum[7]_i_8_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.209 r  rx/peak_detection/sum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    rx/peak_detection/sum_reg[7]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.432 r  rx/peak_detection/sum_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.432    rx/peak_detection/samples_sum[79]_160[8]
    SLICE_X11Y18         FDRE                                         r  rx/peak_detection/sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          1.162     8.569    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        1.441     4.467    rx/peak_detection/clk_carrier
    SLICE_X11Y18         FDRE                                         r  rx/peak_detection/sum_reg[8]/C
                         clock pessimism              0.492     4.959    
                         clock uncertainty           -0.235     4.725    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)        0.062     4.787    rx/peak_detection/sum_reg[8]
  -------------------------------------------------------------------
                         required time                          4.787    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                 -3.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/merge_top/(null)[1].merge_surface_i/out_a_reg[23]/C
                            (null)[1].merge_surface_i/out_a_reg[23]
            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/merge_top/surface_data_buffer_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.866%)  route 0.241ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.563    -0.845    tx/packet_sorter/comparison/merge_top/(null)[1].merge_surface_i/clk
    SLICE_X32Y46         FDRE                                         r  tx/packet_sorter/comparison/merge_top/(null)[1].merge_surface_i/out_a_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  tx/packet_sorter/comparison/merge_top/(null)[1].merge_surface_i/out_a_reg[23]/Q
                         net (fo=1, routed)           0.241    -0.462    tx/packet_sorter/comparison/merge_top/(null)[1].merge_surface_i_n_41
    SLICE_X39Y46         FDRE                                         r  tx/packet_sorter/comparison/merge_top/surface_data_buffer_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.832    -1.271    tx/packet_sorter/comparison/merge_top/clk
    SLICE_X39Y46         FDRE                                         r  tx/packet_sorter/comparison/merge_top/surface_data_buffer_reg[1][23]/C
                         clock pessimism              0.690    -0.581    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.066    -0.515    tx/packet_sorter/comparison/merge_top/surface_data_buffer_reg[1][23]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/merge_bottom/sort_bottom/comparator_base/out_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/merge_bottom/sort_data_buffer_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.557%)  route 0.177ns (54.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.561    -0.847    tx/packet_sorter/comparison/merge_bottom/sort_bottom/comparator_base/clk
    SLICE_X38Y56         FDRE                                         r  tx/packet_sorter/comparison/merge_bottom/sort_bottom/comparator_base/out_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.148    -0.699 r  tx/packet_sorter/comparison/merge_bottom/sort_bottom/comparator_base/out_b_reg[4]/Q
                         net (fo=1, routed)           0.177    -0.522    tx/packet_sorter/comparison/merge_bottom/sort_bottom_n_29
    SLICE_X30Y56         FDRE                                         r  tx/packet_sorter/comparison/merge_bottom/sort_data_buffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.829    -1.273    tx/packet_sorter/comparison/merge_bottom/clk
    SLICE_X30Y56         FDRE                                         r  tx/packet_sorter/comparison/merge_bottom/sort_data_buffer_reg[1][4]/C
                         clock pessimism              0.690    -0.583    
    SLICE_X30Y56         FDRE (Hold_fdre_C_D)         0.006    -0.577    tx/packet_sorter/comparison/merge_bottom/sort_data_buffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/merge_top/sort_data_buffer_reg[2][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/merge_top/(null)[0].merge_surface_i/out_b_reg[27]/D
                            (null)[0].merge_surface_i/out_b_reg[27]
          (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.213ns (49.030%)  route 0.221ns (50.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.561    -0.847    tx/packet_sorter/comparison/merge_top/clk
    SLICE_X34Y52         FDRE                                         r  tx/packet_sorter/comparison/merge_top/sort_data_buffer_reg[2][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.683 r  tx/packet_sorter/comparison/merge_top/sort_data_buffer_reg[2][27]/Q
                         net (fo=4, routed)           0.221    -0.461    tx/packet_sorter/comparison/(null)[0].merge_surface_i/out_b_reg[31]_4[27]
    SLICE_X33Y49         LUT3 (Prop_lut3_I0_O)        0.049    -0.412 r  tx/packet_sorter/comparison/(null)[0].merge_surface_i/out_b[27]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.412    tx/packet_sorter/comparison/merge_top/(null)[0].merge_surface_i/out_b_reg[31]_0[27]
    SLICE_X33Y49         FDRE                                         r  tx/packet_sorter/comparison/merge_top/(null)[0].merge_surface_i/out_b_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.833    -1.270    tx/packet_sorter/comparison/merge_top/(null)[0].merge_surface_i/clk
    SLICE_X33Y49         FDRE                                         r  tx/packet_sorter/comparison/merge_top/(null)[0].merge_surface_i/out_b_reg[27]/C
                         clock pessimism              0.695    -0.575    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.107    -0.468    tx/packet_sorter/comparison/merge_top/(null)[0].merge_surface_i/out_b_reg[27]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/merge_top/sort_top/comparator_base/out_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/merge_top/sort_data_buffer_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.389%)  route 0.257ns (64.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.562    -0.846    tx/packet_sorter/comparison/merge_top/sort_top/comparator_base/clk
    SLICE_X39Y50         FDRE                                         r  tx/packet_sorter/comparison/merge_top/sort_top/comparator_base/out_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  tx/packet_sorter/comparison/merge_top/sort_top/comparator_base/out_a_reg[12]/Q
                         net (fo=1, routed)           0.257    -0.447    tx/packet_sorter/comparison/merge_top/out_a[12]
    SLICE_X35Y47         FDRE                                         r  tx/packet_sorter/comparison/merge_top/sort_data_buffer_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.832    -1.271    tx/packet_sorter/comparison/merge_top/clk
    SLICE_X35Y47         FDRE                                         r  tx/packet_sorter/comparison/merge_top/sort_data_buffer_reg[2][12]/C
                         clock pessimism              0.695    -0.576    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.072    -0.504    tx/packet_sorter/comparison/merge_top/sort_data_buffer_reg[2][12]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/merge_top/data_in_buffer_reg[3][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/merge_top/sort_top/comparator_base/out_b_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.230ns (53.821%)  route 0.197ns (46.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.561    -0.847    tx/packet_sorter/comparison/merge_top/clk
    SLICE_X36Y54         FDRE                                         r  tx/packet_sorter/comparison/merge_top/data_in_buffer_reg[3][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.719 r  tx/packet_sorter/comparison/merge_top/data_in_buffer_reg[3][31]/Q
                         net (fo=4, routed)           0.197    -0.521    tx/packet_sorter/comparison/sort_top/merge_top/comparator_base/out_b_reg[31]_1[31]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.102    -0.419 r  tx/packet_sorter/comparison/sort_top/merge_top/comparator_base/out_b[31]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.419    tx/packet_sorter/comparison/merge_top/sort_top/comparator_base/out_b_reg[31]_1[31]
    SLICE_X35Y52         FDRE                                         r  tx/packet_sorter/comparison/merge_top/sort_top/comparator_base/out_b_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.829    -1.273    tx/packet_sorter/comparison/merge_top/sort_top/comparator_base/clk
    SLICE_X35Y52         FDRE                                         r  tx/packet_sorter/comparison/merge_top/sort_top/comparator_base/out_b_reg[31]/C
                         clock pessimism              0.690    -0.583    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.107    -0.476    tx/packet_sorter/comparison/merge_top/sort_top/comparator_base/out_b_reg[31]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rx/peak_detection/genblk1[5].ref_samples_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/peak_detection/genblk1[6].ref_samples_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.888%)  route 0.231ns (62.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.559    -0.849    rx/peak_detection/clk_carrier
    SLICE_X35Y12         FDRE                                         r  rx/peak_detection/genblk1[5].ref_samples_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  rx/peak_detection/genblk1[5].ref_samples_reg[6][1]/Q
                         net (fo=2, routed)           0.231    -0.477    rx/peak_detection/genblk1[5].ref_samples_reg[6]_12[1]
    SLICE_X38Y13         FDRE                                         r  rx/peak_detection/genblk1[6].ref_samples_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.827    -1.276    rx/peak_detection/clk_carrier
    SLICE_X38Y13         FDRE                                         r  rx/peak_detection/genblk1[6].ref_samples_reg[7][1]/C
                         clock pessimism              0.690    -0.586    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.052    -0.534    rx/peak_detection/genblk1[6].ref_samples_reg[7][1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/merge_bottom/sort_bottom/comparator_base/out_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/merge_bottom/sort_data_buffer_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.298%)  route 0.227ns (61.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.560    -0.848    tx/packet_sorter/comparison/merge_bottom/sort_bottom/comparator_base/clk
    SLICE_X37Y59         FDRE                                         r  tx/packet_sorter/comparison/merge_bottom/sort_bottom/comparator_base/out_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  tx/packet_sorter/comparison/merge_bottom/sort_bottom/comparator_base/out_a_reg[6]/Q
                         net (fo=1, routed)           0.227    -0.480    tx/packet_sorter/comparison/merge_bottom/sort_bottom_n_59
    SLICE_X32Y58         FDRE                                         r  tx/packet_sorter/comparison/merge_bottom/sort_data_buffer_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.828    -1.274    tx/packet_sorter/comparison/merge_bottom/clk
    SLICE_X32Y58         FDRE                                         r  tx/packet_sorter/comparison/merge_bottom/sort_data_buffer_reg[0][6]/C
                         clock pessimism              0.690    -0.584    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.047    -0.537    tx/packet_sorter/comparison/merge_bottom/sort_data_buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rx/peak_detection/genblk1[5].samples_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/peak_detection/genblk1[6].samples_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.005%)  route 0.240ns (62.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.558    -0.850    rx/peak_detection/clk_carrier
    SLICE_X35Y14         FDRE                                         r  rx/peak_detection/genblk1[5].samples_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  rx/peak_detection/genblk1[5].samples_reg[6][6]/Q
                         net (fo=3, routed)           0.240    -0.469    rx/peak_detection/genblk1[5].samples_reg[6]_13[6]
    SLICE_X38Y14         FDRE                                         r  rx/peak_detection/genblk1[6].samples_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.827    -1.276    rx/peak_detection/clk_carrier
    SLICE_X38Y14         FDRE                                         r  rx/peak_detection/genblk1[6].samples_reg[7][6]/C
                         clock pessimism              0.690    -0.586    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.059    -0.527    rx/peak_detection/genblk1[6].samples_reg[7][6]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/merge_bottom/sort_bottom/comparator_base/out_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/merge_bottom/sort_data_buffer_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.878%)  route 0.197ns (57.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.559    -0.849    tx/packet_sorter/comparison/merge_bottom/sort_bottom/comparator_base/clk
    SLICE_X38Y60         FDRE                                         r  tx/packet_sorter/comparison/merge_bottom/sort_bottom/comparator_base/out_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.148    -0.701 r  tx/packet_sorter/comparison/merge_bottom/sort_bottom/comparator_base/out_b_reg[9]/Q
                         net (fo=1, routed)           0.197    -0.504    tx/packet_sorter/comparison/merge_bottom/sort_bottom_n_24
    SLICE_X34Y59         FDRE                                         r  tx/packet_sorter/comparison/merge_bottom/sort_data_buffer_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.827    -1.275    tx/packet_sorter/comparison/merge_bottom/clk
    SLICE_X34Y59         FDRE                                         r  tx/packet_sorter/comparison/merge_bottom/sort_data_buffer_reg[1][9]/C
                         clock pessimism              0.690    -0.585    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.023    -0.562    tx/packet_sorter/comparison/merge_bottom/sort_data_buffer_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/merge_top/(null)[1].merge_surface_i/out_b_reg[18]/C
                            (null)[1].merge_surface_i/out_b_reg[18]
            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/merge_top/surface_data_buffer_reg[3][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.207%)  route 0.216ns (62.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.564    -0.844    tx/packet_sorter/comparison/merge_top/(null)[1].merge_surface_i/clk
    SLICE_X36Y47         FDRE                                         r  tx/packet_sorter/comparison/merge_top/(null)[1].merge_surface_i/out_b_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.716 r  tx/packet_sorter/comparison/merge_top/(null)[1].merge_surface_i/out_b_reg[18]/Q
                         net (fo=1, routed)           0.216    -0.500    tx/packet_sorter/comparison/merge_top/(null)[1].merge_surface_i_n_14
    SLICE_X33Y45         FDRE                                         r  tx/packet_sorter/comparison/merge_top/surface_data_buffer_reg[3][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    clk_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  clk_MMCM/inst/clkout1_buf/O
                         net (fo=8387, routed)        0.832    -1.271    tx/packet_sorter/comparison/merge_top/clk
    SLICE_X33Y45         FDRE                                         r  tx/packet_sorter/comparison/merge_top/surface_data_buffer_reg[3][18]/C
                         clock pessimism              0.690    -0.581    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.022    -0.559    tx/packet_sorter/comparison/merge_top/surface_data_buffer_reg[3][18]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_carrier_MMCM
Waveform(ns):       { 0.000 3.704 }
Period(ns):         7.407
Sources:            { clk_MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.407       5.252      BUFGCTRL_X0Y0    clk_MMCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.407       6.158      MMCME2_ADV_X0Y0  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X30Y72     tx/packet_sorter/comparison/data_out_reg[0][30]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X13Y66     tx/packet_sorter/comparison/data_out_reg[0][31]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X28Y53     tx/packet_sorter/comparison/data_out_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X28Y53     tx/packet_sorter/comparison/data_out_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X14Y54     tx/packet_sorter/comparison/data_out_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X14Y54     tx/packet_sorter/comparison/data_out_reg[0][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X13Y58     tx/packet_sorter/comparison/data_out_reg[0][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X14Y57     tx/packet_sorter/comparison/data_out_reg[0][8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.407       205.953    MMCME2_ADV_X0Y0  clk_MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X14Y54     tx/packet_sorter/comparison/data_out_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X14Y54     tx/packet_sorter/comparison/data_out_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X13Y58     tx/packet_sorter/comparison/data_out_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X14Y57     tx/packet_sorter/comparison/data_out_reg[0][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X14Y56     tx/packet_sorter/comparison/data_out_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X14Y56     tx/packet_sorter/comparison/data_out_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X14Y54     tx/packet_sorter/comparison/data_out_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X14Y54     tx/packet_sorter/comparison/data_out_reg[1][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X14Y54     tx/packet_sorter/comparison/data_out_reg[1][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X14Y54     tx/packet_sorter/comparison/data_out_reg[1][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X13Y66     tx/packet_sorter/comparison/data_out_reg[0][31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X13Y66     tx/packet_sorter/comparison/data_out_reg[1][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X13Y66     tx/packet_sorter/comparison/data_out_reg[1][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X34Y71     tx/packet_sorter/comparison/data_out_reg[1][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X64Y47     tx/packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/out_a_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X12Y0      rx/demod/sum_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X12Y2      rx/demod/sum_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X12Y2      rx/demod/sum_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X14Y62     tx/packet_sorter/comparison/data_out_reg[2][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X29Y67     tx/packet_sorter/comparison/data_out_reg[2][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    clk_MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_MMCM/inst/mmcm_adv_inst/CLKFBOUT



