<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>G:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 10 -n
3 -fastpaths -xml microblaze_top.twx microblaze_top.ncd -o microblaze_top.twr
microblaze_top.pcf

</twCmdLine><twDesign>microblaze_top.ncd</twDesign><twDesignPath>microblaze_top.ncd</twDesignPath><twPCF>microblaze_top.pcf</twPCF><twPcfPath>microblaze_top.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1148"><twDevName>xc4vsx55</twDevName><twSpeedGrade>-10</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 1</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>168</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.666</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_generator_0/rst_cnt_4 (SLICE_X52Y206.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.878</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_9</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_4</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew dest = "0.702" src = "1.134">0.432</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rst_generator_0/rst_cnt_9</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y208.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;8&gt;</twComp><twBEL>rst_generator_0/rst_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y204.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp><twBEL>rst_generator_0/rst_reg_cmp_eq00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y207.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y207.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp><twBEL>rst_generator_0/rst_cnt_4</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>1.388</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.070</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_8</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_4</twDest><twTotPathDel>2.498</twTotPathDel><twClkSkew dest = "0.702" src = "1.134">0.432</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rst_generator_0/rst_cnt_8</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y208.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;8&gt;</twComp><twBEL>rst_generator_0/rst_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y204.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp><twBEL>rst_generator_0/rst_reg_cmp_eq00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y207.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y207.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp><twBEL>rst_generator_0/rst_cnt_4</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>1.196</twRouteDel><twTotDel>2.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.146</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_2</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_4</twDest><twTotPathDel>2.610</twTotPathDel><twClkSkew dest = "0.702" src = "0.946">0.244</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rst_generator_0/rst_cnt_2</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y205.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y205.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y204.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp><twBEL>rst_generator_0/rst_reg_cmp_eq00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y207.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y207.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp><twBEL>rst_generator_0/rst_cnt_4</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>1.308</twRouteDel><twTotDel>2.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_generator_0/rst_cnt_5 (SLICE_X52Y206.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.878</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_9</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_5</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew dest = "0.702" src = "1.134">0.432</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rst_generator_0/rst_cnt_9</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y208.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;8&gt;</twComp><twBEL>rst_generator_0/rst_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y204.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp><twBEL>rst_generator_0/rst_reg_cmp_eq00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y207.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y207.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp><twBEL>rst_generator_0/rst_cnt_5</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>1.388</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.070</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_8</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_5</twDest><twTotPathDel>2.498</twTotPathDel><twClkSkew dest = "0.702" src = "1.134">0.432</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rst_generator_0/rst_cnt_8</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y208.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;8&gt;</twComp><twBEL>rst_generator_0/rst_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y204.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp><twBEL>rst_generator_0/rst_reg_cmp_eq00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y207.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y207.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp><twBEL>rst_generator_0/rst_cnt_5</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>1.196</twRouteDel><twTotDel>2.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.146</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_2</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_5</twDest><twTotPathDel>2.610</twTotPathDel><twClkSkew dest = "0.702" src = "0.946">0.244</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rst_generator_0/rst_cnt_2</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y205.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y205.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y204.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp><twBEL>rst_generator_0/rst_reg_cmp_eq00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y207.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y207.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y206.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y206.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;4&gt;</twComp><twBEL>rst_generator_0/rst_cnt_5</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>1.308</twRouteDel><twTotDel>2.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_generator_0/rst_cnt_6 (SLICE_X52Y207.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.890</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_9</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_6</twDest><twTotPathDel>2.678</twTotPathDel><twClkSkew dest = "0.702" src = "1.134">0.432</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rst_generator_0/rst_cnt_9</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y208.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;8&gt;</twComp><twBEL>rst_generator_0/rst_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y204.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp><twBEL>rst_generator_0/rst_reg_cmp_eq00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y207.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y207.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y207.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y207.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;6&gt;</twComp><twBEL>rst_generator_0/rst_cnt_6</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>1.376</twRouteDel><twTotDel>2.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.082</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_8</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_6</twDest><twTotPathDel>2.486</twTotPathDel><twClkSkew dest = "0.702" src = "1.134">0.432</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rst_generator_0/rst_cnt_8</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y208.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;8&gt;</twComp><twBEL>rst_generator_0/rst_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y204.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp><twBEL>rst_generator_0/rst_reg_cmp_eq00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y207.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y207.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y207.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y207.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;6&gt;</twComp><twBEL>rst_generator_0/rst_cnt_6</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>1.184</twRouteDel><twTotDel>2.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.158</twSlack><twSrc BELType="FF">rst_generator_0/rst_cnt_2</twSrc><twDest BELType="FF">rst_generator_0/rst_cnt_6</twDest><twTotPathDel>2.598</twTotPathDel><twClkSkew dest = "0.702" src = "0.946">0.244</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>rst_generator_0/rst_cnt_2</twSrc><twDest BELType='FF'>rst_generator_0/rst_cnt_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y205.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X52Y205.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp><twBEL>rst_generator_0/rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y204.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp><twBEL>rst_generator_0/rst_reg_cmp_eq00007</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y207.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>rst_generator_0/rst_reg_cmp_eq00007</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y207.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp><twBEL>rst_generator_0/rst_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y207.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>rst_generator_0/rst_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y207.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>rst_generator_0/rst_cnt&lt;6&gt;</twComp><twBEL>rst_generator_0/rst_cnt_6</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>1.296</twRouteDel><twTotDel>2.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti (SLICE_X50Y217.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twTotPathDel>0.527</twTotPathDel><twClkSkew dest = "0.122" src = "0.113">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y217.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X51Y217.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y217.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y217.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X51Y216.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y216.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X51Y216.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y216.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y216.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.079</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twLogDel>0.234</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X51Y217.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.531</twSlack><twSrc BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType="FF">microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twTotPathDel>0.540</twTotPathDel><twClkSkew dest = "0.122" src = "0.113">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType='FF'>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y216.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X51Y216.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y217.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y217.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.068</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tdcmpc" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" logResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tdcmpco" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0" logResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y7.CLK0" clockNet="microblaze_i/clock_generator_0/clock_generator_0/SIG_DCM0_CLK0"/><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.666" period="10.000" constraintValue="5.000" deviceLimit="2.667" physResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" logResource="microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;         TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>353002</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10501</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.812</twMinPer></twConstHead><twPathRptBanner iPaths="99" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/lmb_bram/lmb_bram/ramb16_30 (RAMB16_X4Y5.ADDRB1), 99 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.188</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode_0</twSrc><twDest BELType="RAM">microblaze_i/lmb_bram/lmb_bram/ramb16_30</twDest><twTotPathDel>9.752</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode_0</twSrc><twDest BELType='RAM'>microblaze_i/lmb_bram/lmb_bram/ramb16_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X46Y40.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic_0_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N511</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y24.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump61</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/mb_plb_M_ABus&lt;61&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc&lt;28&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y5.ADDRB1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>microblaze_i/ilmb_LMB_ABus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y5.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>microblaze_i/lmb_bram/lmb_bram/ramb16_30</twComp><twBEL>microblaze_i/lmb_bram/lmb_bram/ramb16_30</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.909</twRouteDel><twTotDel>9.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.490</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1_0</twSrc><twDest BELType="RAM">microblaze_i/lmb_bram/lmb_bram/ramb16_30</twDest><twTotPathDel>9.387</twTotPathDel><twClkSkew dest = "1.946" src = "2.009">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1_0</twSrc><twDest BELType='RAM'>microblaze_i/lmb_bram/lmb_bram/ramb16_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X44Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic_0_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N511</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y24.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump61</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/mb_plb_M_ABus&lt;61&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc&lt;28&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y5.ADDRB1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>microblaze_i/ilmb_LMB_ABus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y5.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>microblaze_i/lmb_bram/lmb_bram/ramb16_30</twComp><twBEL>microblaze_i/lmb_bram/lmb_bram/ramb16_30</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.544</twRouteDel><twTotDel>9.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.561</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold_0</twSrc><twDest BELType="RAM">microblaze_i/lmb_bram/lmb_bram/ramb16_30</twDest><twTotPathDel>9.294</twTotPathDel><twClkSkew dest = "0.852" src = "0.937">0.085</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold_0</twSrc><twDest BELType='RAM'>microblaze_i/lmb_bram/lmb_bram/ramb16_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X39Y34.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic_0_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N511</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y24.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump61</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/mb_plb_M_ABus&lt;61&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc&lt;28&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y5.ADDRB1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>microblaze_i/ilmb_LMB_ABus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y5.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>microblaze_i/lmb_bram/lmb_bram/ramb16_30</twComp><twBEL>microblaze_i/lmb_bram/lmb_bram/ramb16_30</twBEL></twPathDel><twLogDel>1.823</twLogDel><twRouteDel>7.471</twRouteDel><twTotDel>9.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="97" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/lmb_bram/lmb_bram/ramb16_24 (RAMB16_X4Y10.ENB), 97 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode_0</twSrc><twDest BELType="RAM">microblaze_i/lmb_bram/lmb_bram/ramb16_24</twDest><twTotPathDel>9.707</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode_0</twSrc><twDest BELType='RAM'>microblaze_i/lmb_bram/lmb_bram/ramb16_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X46Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X46Y40.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic_0_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N511</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y24.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump61</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N391</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y36.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N391</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/ilmb_cntlr/ilmb_cntlr/lmb_as</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_i_0_and00011</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y10.ENB</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.366</twDelInfo><twComp>microblaze_i/ilmb_LMB_AddrStrobe</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y10.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>microblaze_i/lmb_bram/lmb_bram/ramb16_24</twComp><twBEL>microblaze_i/lmb_bram/lmb_bram/ramb16_24</twBEL></twPathDel><twLogDel>2.130</twLogDel><twRouteDel>7.577</twRouteDel><twTotDel>9.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.494</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1_0</twSrc><twDest BELType="RAM">microblaze_i/lmb_bram/lmb_bram/ramb16_24</twDest><twTotPathDel>9.342</twTotPathDel><twClkSkew dest = "1.905" src = "2.009">0.104</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1_0</twSrc><twDest BELType='RAM'>microblaze_i/lmb_bram/lmb_bram/ramb16_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X44Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X44Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic_0_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N511</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y24.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump61</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N391</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y36.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N391</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/ilmb_cntlr/ilmb_cntlr/lmb_as</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_i_0_and00011</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y10.ENB</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.366</twDelInfo><twComp>microblaze_i/ilmb_LMB_AddrStrobe</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y10.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>microblaze_i/lmb_bram/lmb_bram/ramb16_24</twComp><twBEL>microblaze_i/lmb_bram/lmb_bram/ramb16_24</twBEL></twPathDel><twLogDel>2.130</twLogDel><twRouteDel>7.212</twRouteDel><twTotDel>9.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.565</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold_0</twSrc><twDest BELType="RAM">microblaze_i/lmb_bram/lmb_bram/ramb16_24</twDest><twTotPathDel>9.249</twTotPathDel><twClkSkew dest = "1.905" src = "2.031">0.126</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold_0</twSrc><twDest BELType='RAM'>microblaze_i/lmb_bram/lmb_bram/ramb16_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X39Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X39Y34.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic_0_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N511</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y24.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump61</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N391</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/IB_Fetch_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y36.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N391</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/ilmb_cntlr/ilmb_cntlr/lmb_as</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_addr_strobe_i_0_and00011</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y10.ENB</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.366</twDelInfo><twComp>microblaze_i/ilmb_LMB_AddrStrobe</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y10.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>microblaze_i/lmb_bram/lmb_bram/ramb16_24</twComp><twBEL>microblaze_i/lmb_bram/lmb_bram/ramb16_24</twBEL></twPathDel><twLogDel>2.110</twLogDel><twRouteDel>7.139</twRouteDel><twTotDel>9.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="169" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/lmb_bram/lmb_bram/ramb16_0 (RAMB16_X5Y9.ADDRB11), 169 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.253</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode_0</twSrc><twDest BELType="RAM">microblaze_i/lmb_bram/lmb_bram/ramb16_0</twDest><twTotPathDel>9.535</twTotPathDel><twClkSkew dest = "1.750" src = "1.902">0.152</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode_0</twSrc><twDest BELType='RAM'>microblaze_i/lmb_bram/lmb_bram/ramb16_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X46Y40.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic_0_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N511</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y24.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump61</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/mb_plb_M_ABus&lt;51&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X5Y9.ADDRB11</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>microblaze_i/ilmb_LMB_ABus&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X5Y9.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>microblaze_i/lmb_bram/lmb_bram/ramb16_0</twComp><twBEL>microblaze_i/lmb_bram/lmb_bram/ramb16_0</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.692</twRouteDel><twTotDel>9.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.511</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1_0</twSrc><twDest BELType="RAM">microblaze_i/lmb_bram/lmb_bram/ramb16_0</twDest><twTotPathDel>9.170</twTotPathDel><twClkSkew dest = "1.750" src = "2.009">0.259</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1_0</twSrc><twDest BELType='RAM'>microblaze_i/lmb_bram/lmb_bram/ramb16_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X44Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic_0_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N511</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y24.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump61</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/mb_plb_M_ABus&lt;51&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X5Y9.ADDRB11</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>microblaze_i/ilmb_LMB_ABus&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X5Y9.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>microblaze_i/lmb_bram/lmb_bram/ramb16_0</twComp><twBEL>microblaze_i/lmb_bram/lmb_bram/ramb16_0</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>7.327</twRouteDel><twTotDel>9.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.582</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold_0</twSrc><twDest BELType="RAM">microblaze_i/lmb_bram/lmb_bram/ramb16_0</twDest><twTotPathDel>9.077</twTotPathDel><twClkSkew dest = "1.750" src = "2.031">0.281</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold_0</twSrc><twDest BELType='RAM'>microblaze_i/lmb_bram/lmb_bram/ramb16_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X39Y34.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_jump_logic_0_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N511</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y24.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_jump61</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_i/mb_plb_M_ABus&lt;51&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X5Y9.ADDRB11</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>microblaze_i/ilmb_LMB_ABus&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X5Y9.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>microblaze_i/lmb_bram/lmb_bram/ramb16_0</twComp><twBEL>microblaze_i/lmb_bram/lmb_bram/ramb16_0</twBEL></twPathDel><twLogDel>1.823</twLogDel><twRouteDel>7.254</twRouteDel><twTotDel>9.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;
        TS_sys_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_void_bit (SLICE_X42Y7.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.461</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_FPU_Op_22</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_void_bit</twDest><twTotPathDel>0.501</twTotPathDel><twClkSkew dest = "0.892" src = "0.852">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_FPU_Op_22</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_void_bit</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y7.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_FPU_Op&lt;22&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_FPU_Op_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_FPU_Op&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y7.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3&lt;31&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Mmux_mem_mux3_10_mux00031311</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_void_bit</twBEL></twPathDel><twLogDel>0.170</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>0.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_Sel_MEM_Res_I_0 (SLICE_X40Y29.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.480</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_mul_instr_0</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_Sel_MEM_Res_I_0</twDest><twTotPathDel>0.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_mul_instr_0</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_Sel_MEM_Res_I_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_mul_instr&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_mul_instr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y29.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_mul_instr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y29.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_Sel_MEM_Res_I&lt;0&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_Sel_MEM_Res_I_0_not00011</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_Sel_MEM_Res_I_0</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_25 (SLICE_X56Y43.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.480</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_25</twSrc><twDest BELType="FF">microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_25</twDest><twTotPathDel>0.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_25</twSrc><twDest BELType='FF'>microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X57Y42.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>microblaze_i/mb_plb_M_ABus&lt;57&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y43.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>microblaze_i/mb_plb_M_ABus&lt;57&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y43.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>microblaze_i/mb_plb_PLB_ABus&lt;25&gt;</twComp><twBEL>microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBADDR_MUX/lutout24_0_or00001</twBEL><twBEL>microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_25</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_50_0000MHz</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;
        TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Tdspper_BML" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK" logResource="microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK" locationPin="DSP48_X3Y6.CLK" clockNet="microblaze_i/clk_50_0000MHz"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tdspper_MPL" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK" logResource="microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK" locationPin="DSP48_X3Y5.CLK" clockNet="microblaze_i/clk_50_0000MHz"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA" logResource="microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA" locationPin="RAMB16_X6Y0.CLKA" clockNet="microblaze_i/clk_50_0000MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="63"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="6.666" actualRollup="9.812" errors="0" errorRollup="0" items="168" itemsRollup="353002"/><twConstRollup name="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" fullName="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;         TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.812" actualRollup="N/A" errors="0" errorRollup="0" items="353002" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="64">0</twUnmetConstCnt><twDataSheet anchorID="65" twNameLen="24"><twClk2SUList anchorID="66" twDestWidth="24"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>9.812</twRiseRise><twRiseFall>4.235</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="67"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>353170</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>15755</twConnCnt></twConstCov><twStats anchorID="68"><twMinPer>9.812</twMinPer><twFootnote number="1" /><twMaxFreq>101.916</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Aug 20 11:56:37 2017 </twTimestamp></twFoot><twClientInfo anchorID="69"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 356 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
