============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 16:51:09 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6222 instances
RUN-0007 : 2452 luts, 2187 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7368 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4923 nets have 2 pins
RUN-1001 : 1525 nets have [3 - 5] pins
RUN-1001 : 756 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1395     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6220 instances, 2452 luts, 2187 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1802 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29432, tnet num: 7366, tinst num: 6220, tnode num: 36611, tedge num: 48603.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.149258s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (100.6%)

RUN-1004 : used memory is 270 MB, reserved memory is 250 MB, peak memory is 270 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.294758s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.79822e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6220.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.22421e+06, overlap = 43.25
PHY-3002 : Step(2): len = 1.06627e+06, overlap = 58.6875
PHY-3002 : Step(3): len = 610199, overlap = 58.9688
PHY-3002 : Step(4): len = 553163, overlap = 70.0312
PHY-3002 : Step(5): len = 426517, overlap = 75.7812
PHY-3002 : Step(6): len = 388846, overlap = 89.625
PHY-3002 : Step(7): len = 343435, overlap = 106.844
PHY-3002 : Step(8): len = 319043, overlap = 131.438
PHY-3002 : Step(9): len = 280858, overlap = 145.688
PHY-3002 : Step(10): len = 255085, overlap = 172
PHY-3002 : Step(11): len = 240016, overlap = 191.125
PHY-3002 : Step(12): len = 220740, overlap = 215.812
PHY-3002 : Step(13): len = 203475, overlap = 229.469
PHY-3002 : Step(14): len = 193045, overlap = 238.656
PHY-3002 : Step(15): len = 184241, overlap = 259.812
PHY-3002 : Step(16): len = 175712, overlap = 284.375
PHY-3002 : Step(17): len = 168144, overlap = 310.844
PHY-3002 : Step(18): len = 162093, overlap = 319.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.11588e-05
PHY-3002 : Step(19): len = 173393, overlap = 274.312
PHY-3002 : Step(20): len = 183007, overlap = 252.438
PHY-3002 : Step(21): len = 199503, overlap = 206.938
PHY-3002 : Step(22): len = 214536, overlap = 179.219
PHY-3002 : Step(23): len = 213385, overlap = 168.875
PHY-3002 : Step(24): len = 215774, overlap = 151.438
PHY-3002 : Step(25): len = 207627, overlap = 139.062
PHY-3002 : Step(26): len = 201075, overlap = 127.094
PHY-3002 : Step(27): len = 198377, overlap = 116
PHY-3002 : Step(28): len = 195252, overlap = 103.062
PHY-3002 : Step(29): len = 190811, overlap = 100.188
PHY-3002 : Step(30): len = 185745, overlap = 103.594
PHY-3002 : Step(31): len = 182769, overlap = 103.812
PHY-3002 : Step(32): len = 181933, overlap = 97.6562
PHY-3002 : Step(33): len = 176930, overlap = 93
PHY-3002 : Step(34): len = 175700, overlap = 100.031
PHY-3002 : Step(35): len = 172066, overlap = 99.7188
PHY-3002 : Step(36): len = 171536, overlap = 107
PHY-3002 : Step(37): len = 168713, overlap = 101.938
PHY-3002 : Step(38): len = 167391, overlap = 101.438
PHY-3002 : Step(39): len = 166903, overlap = 99.9062
PHY-3002 : Step(40): len = 164082, overlap = 95.875
PHY-3002 : Step(41): len = 163606, overlap = 91.75
PHY-3002 : Step(42): len = 163963, overlap = 88.9375
PHY-3002 : Step(43): len = 160796, overlap = 93.2188
PHY-3002 : Step(44): len = 160468, overlap = 91.5938
PHY-3002 : Step(45): len = 160373, overlap = 88.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.23177e-05
PHY-3002 : Step(46): len = 160488, overlap = 87.7188
PHY-3002 : Step(47): len = 160713, overlap = 87.875
PHY-3002 : Step(48): len = 160831, overlap = 87.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.46353e-05
PHY-3002 : Step(49): len = 161924, overlap = 86.6562
PHY-3002 : Step(50): len = 162303, overlap = 86.875
PHY-3002 : Step(51): len = 168813, overlap = 82.5
PHY-3002 : Step(52): len = 172556, overlap = 83.625
PHY-3002 : Step(53): len = 172471, overlap = 77.3438
PHY-3002 : Step(54): len = 173528, overlap = 76.7812
PHY-3002 : Step(55): len = 177921, overlap = 72.2812
PHY-3002 : Step(56): len = 179638, overlap = 70.0938
PHY-3002 : Step(57): len = 181499, overlap = 66.875
PHY-3002 : Step(58): len = 183682, overlap = 59.0312
PHY-3002 : Step(59): len = 182661, overlap = 59.0312
PHY-3002 : Step(60): len = 182249, overlap = 62.0625
PHY-3002 : Step(61): len = 181704, overlap = 61.4375
PHY-3002 : Step(62): len = 180696, overlap = 57.875
PHY-3002 : Step(63): len = 180699, overlap = 57.6875
PHY-3002 : Step(64): len = 178348, overlap = 57.625
PHY-3002 : Step(65): len = 178068, overlap = 57.625
PHY-3002 : Step(66): len = 177158, overlap = 55.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.92707e-05
PHY-3002 : Step(67): len = 178617, overlap = 54.0312
PHY-3002 : Step(68): len = 178709, overlap = 53.375
PHY-3002 : Step(69): len = 178791, overlap = 53.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017338s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7368.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 229064, over cnt = 854(2%), over = 4119, worst = 34
PHY-1001 : End global iterations;  0.412978s wall, 0.625000s user + 0.125000s system = 0.750000s CPU (181.6%)

PHY-1001 : Congestion index: top1 = 58.25, top5 = 41.39, top10 = 33.45, top15 = 28.74.
PHY-3001 : End congestion estimation;  0.535191s wall, 0.734375s user + 0.125000s system = 0.859375s CPU (160.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.178656s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (96.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.53589e-06
PHY-3002 : Step(70): len = 186128, overlap = 73.75
PHY-3002 : Step(71): len = 185774, overlap = 71.1562
PHY-3002 : Step(72): len = 173074, overlap = 78.5312
PHY-3002 : Step(73): len = 172912, overlap = 78.125
PHY-3002 : Step(74): len = 166968, overlap = 76.5938
PHY-3002 : Step(75): len = 166765, overlap = 77.9375
PHY-3002 : Step(76): len = 164286, overlap = 78.9375
PHY-3002 : Step(77): len = 164131, overlap = 81.4688
PHY-3002 : Step(78): len = 162319, overlap = 74.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10718e-05
PHY-3002 : Step(79): len = 161622, overlap = 73.0312
PHY-3002 : Step(80): len = 161790, overlap = 72.7188
PHY-3002 : Step(81): len = 161790, overlap = 72.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.21436e-05
PHY-3002 : Step(82): len = 168195, overlap = 82.0625
PHY-3002 : Step(83): len = 169635, overlap = 83.625
PHY-3002 : Step(84): len = 177216, overlap = 74.0625
PHY-3002 : Step(85): len = 171334, overlap = 77.0625
PHY-3002 : Step(86): len = 173182, overlap = 74.0625
PHY-3002 : Step(87): len = 175272, overlap = 72.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.42871e-05
PHY-3002 : Step(88): len = 182629, overlap = 52.4062
PHY-3002 : Step(89): len = 184162, overlap = 50.0625
PHY-3002 : Step(90): len = 183957, overlap = 51.1562
PHY-3002 : Step(91): len = 184203, overlap = 50.5
PHY-3002 : Step(92): len = 187143, overlap = 52
PHY-3002 : Step(93): len = 186863, overlap = 48.3438
PHY-3002 : Step(94): len = 187016, overlap = 44.75
PHY-3002 : Step(95): len = 185584, overlap = 42.5312
PHY-3002 : Step(96): len = 185678, overlap = 40.9062
PHY-3002 : Step(97): len = 185584, overlap = 35.9062
PHY-3002 : Step(98): len = 185647, overlap = 35.9688
PHY-3002 : Step(99): len = 185783, overlap = 35.9375
PHY-3002 : Step(100): len = 185400, overlap = 31.75
PHY-3002 : Step(101): len = 185845, overlap = 31.75
PHY-3002 : Step(102): len = 186295, overlap = 31.9062
PHY-3002 : Step(103): len = 185844, overlap = 31.0312
PHY-3002 : Step(104): len = 185580, overlap = 28.0938
PHY-3002 : Step(105): len = 185385, overlap = 27.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.85743e-05
PHY-3002 : Step(106): len = 186374, overlap = 27.7188
PHY-3002 : Step(107): len = 186476, overlap = 27.5312
PHY-3002 : Step(108): len = 189220, overlap = 26.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000177149
PHY-3002 : Step(109): len = 192142, overlap = 29.9688
PHY-3002 : Step(110): len = 193125, overlap = 29.9062
PHY-3002 : Step(111): len = 202701, overlap = 25.0312
PHY-3002 : Step(112): len = 208992, overlap = 18.9062
PHY-3002 : Step(113): len = 202485, overlap = 21.0312
PHY-3002 : Step(114): len = 201170, overlap = 22.4062
PHY-3002 : Step(115): len = 198746, overlap = 22.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000354297
PHY-3002 : Step(116): len = 202817, overlap = 20.4375
PHY-3002 : Step(117): len = 205600, overlap = 19.0938
PHY-3002 : Step(118): len = 210606, overlap = 18.2812
PHY-3002 : Step(119): len = 215021, overlap = 16.6562
PHY-3002 : Step(120): len = 216445, overlap = 15.9062
PHY-3002 : Step(121): len = 214749, overlap = 16.0312
PHY-3002 : Step(122): len = 214271, overlap = 15.9375
PHY-3002 : Step(123): len = 213044, overlap = 13.1875
PHY-3002 : Step(124): len = 212369, overlap = 11.25
PHY-3002 : Step(125): len = 212030, overlap = 14.0312
PHY-3002 : Step(126): len = 211625, overlap = 11.25
PHY-3002 : Step(127): len = 210304, overlap = 10.0312
PHY-3002 : Step(128): len = 209784, overlap = 11.0312
PHY-3002 : Step(129): len = 209617, overlap = 10.375
PHY-3002 : Step(130): len = 209340, overlap = 13.4062
PHY-3002 : Step(131): len = 209279, overlap = 13.2812
PHY-3002 : Step(132): len = 208803, overlap = 13.0938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000708594
PHY-3002 : Step(133): len = 209711, overlap = 12.2812
PHY-3002 : Step(134): len = 210708, overlap = 12.2812
PHY-3002 : Step(135): len = 212805, overlap = 9.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17/7368.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 247432, over cnt = 892(2%), over = 3673, worst = 29
PHY-1001 : End global iterations;  0.405954s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (180.9%)

PHY-1001 : Congestion index: top1 = 48.36, top5 = 35.98, top10 = 30.00, top15 = 26.44.
PHY-3001 : End congestion estimation;  0.526070s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (160.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.193901s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.43159e-05
PHY-3002 : Step(136): len = 215762, overlap = 103.906
PHY-3002 : Step(137): len = 217739, overlap = 91.8125
PHY-3002 : Step(138): len = 216141, overlap = 72.3125
PHY-3002 : Step(139): len = 216222, overlap = 65.5312
PHY-3002 : Step(140): len = 213070, overlap = 51.375
PHY-3002 : Step(141): len = 212609, overlap = 51.3125
PHY-3002 : Step(142): len = 211818, overlap = 54.7812
PHY-3002 : Step(143): len = 207528, overlap = 54.0312
PHY-3002 : Step(144): len = 207063, overlap = 53.5625
PHY-3002 : Step(145): len = 204709, overlap = 50.8125
PHY-3002 : Step(146): len = 203554, overlap = 55.0938
PHY-3002 : Step(147): len = 203554, overlap = 55.0938
PHY-3002 : Step(148): len = 203016, overlap = 53.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000128632
PHY-3002 : Step(149): len = 208840, overlap = 48.0938
PHY-3002 : Step(150): len = 210779, overlap = 46.4375
PHY-3002 : Step(151): len = 213602, overlap = 43.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000257264
PHY-3002 : Step(152): len = 216013, overlap = 35.625
PHY-3002 : Step(153): len = 218181, overlap = 34.5312
PHY-3002 : Step(154): len = 222739, overlap = 33.25
PHY-3002 : Step(155): len = 224855, overlap = 28.5312
PHY-3002 : Step(156): len = 225599, overlap = 31.3438
PHY-3002 : Step(157): len = 225864, overlap = 31
PHY-3002 : Step(158): len = 225891, overlap = 26.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000514528
PHY-3002 : Step(159): len = 228122, overlap = 24.875
PHY-3002 : Step(160): len = 228838, overlap = 23.9375
PHY-3002 : Step(161): len = 230588, overlap = 21.9062
PHY-3002 : Step(162): len = 231710, overlap = 20.6562
PHY-3002 : Step(163): len = 232871, overlap = 21
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000966334
PHY-3002 : Step(164): len = 234064, overlap = 19.7188
PHY-3002 : Step(165): len = 235065, overlap = 19.25
PHY-3002 : Step(166): len = 236948, overlap = 17.4688
PHY-3002 : Step(167): len = 239479, overlap = 16.625
PHY-3002 : Step(168): len = 241491, overlap = 16.5938
PHY-3002 : Step(169): len = 243386, overlap = 16.5625
PHY-3002 : Step(170): len = 244094, overlap = 16.6875
PHY-3002 : Step(171): len = 244506, overlap = 16.3438
PHY-3002 : Step(172): len = 244660, overlap = 15.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00193267
PHY-3002 : Step(173): len = 245292, overlap = 16.4688
PHY-3002 : Step(174): len = 246122, overlap = 16.5938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29432, tnet num: 7366, tinst num: 6220, tnode num: 36611, tedge num: 48603.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.280614s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (100.0%)

RUN-1004 : used memory is 309 MB, reserved memory is 291 MB, peak memory is 321 MB
OPT-1001 : Total overflow 182.91 peak overflow 1.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 320/7368.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 306320, over cnt = 1042(2%), over = 3180, worst = 22
PHY-1001 : End global iterations;  0.531742s wall, 0.890625s user + 0.093750s system = 0.984375s CPU (185.1%)

PHY-1001 : Congestion index: top1 = 39.48, top5 = 31.83, top10 = 27.97, top15 = 25.52.
PHY-1001 : End incremental global routing;  0.658027s wall, 1.015625s user + 0.093750s system = 1.109375s CPU (168.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.188800s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.988791s wall, 1.343750s user + 0.093750s system = 1.437500s CPU (145.4%)

OPT-1001 : Current memory(MB): used = 317, reserve = 299, peak = 321.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6032/7368.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 306320, over cnt = 1042(2%), over = 3180, worst = 22
PHY-1002 : len = 317624, over cnt = 547(1%), over = 1310, worst = 16
PHY-1002 : len = 324200, over cnt = 175(0%), over = 421, worst = 12
PHY-1002 : len = 326168, over cnt = 86(0%), over = 173, worst = 11
PHY-1002 : len = 327696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.428024s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (157.0%)

PHY-1001 : Congestion index: top1 = 34.20, top5 = 28.31, top10 = 25.46, top15 = 23.57.
OPT-1001 : End congestion update;  0.540437s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (147.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.134287s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.1%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.674853s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (136.6%)

OPT-1001 : Current memory(MB): used = 320, reserve = 302, peak = 321.
OPT-1001 : End physical optimization;  3.009303s wall, 3.578125s user + 0.125000s system = 3.703125s CPU (123.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2452 LUT to BLE ...
SYN-4008 : Packed 2452 LUT and 1134 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 519 SEQ with LUT/SLICE
SYN-4006 : 956 single LUT's are left
SYN-4006 : 534 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2986/5587 primitive instances ...
PHY-3001 : End packing;  0.316011s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3283 instances
RUN-1001 : 1556 mslices, 1555 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6306 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3824 nets have 2 pins
RUN-1001 : 1548 nets have [3 - 5] pins
RUN-1001 : 769 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3281 instances, 3111 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1045 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 246741, Over = 38.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3182/6306.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 319696, over cnt = 355(1%), over = 538, worst = 6
PHY-1002 : len = 321192, over cnt = 186(0%), over = 252, worst = 5
PHY-1002 : len = 322768, over cnt = 81(0%), over = 107, worst = 4
PHY-1002 : len = 323648, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 323872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.647728s wall, 0.953125s user + 0.078125s system = 1.031250s CPU (159.2%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 27.56, top10 = 24.71, top15 = 22.87.
PHY-3001 : End congestion estimation;  0.822439s wall, 1.125000s user + 0.078125s system = 1.203125s CPU (146.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25618, tnet num: 6304, tinst num: 3281, tnode num: 30815, tedge num: 44132.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.310279s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.2%)

RUN-1004 : used memory is 327 MB, reserved memory is 309 MB, peak memory is 327 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.485710s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.30969e-05
PHY-3002 : Step(175): len = 235949, overlap = 34.25
PHY-3002 : Step(176): len = 229733, overlap = 38
PHY-3002 : Step(177): len = 219182, overlap = 50
PHY-3002 : Step(178): len = 215791, overlap = 49.25
PHY-3002 : Step(179): len = 215134, overlap = 52.75
PHY-3002 : Step(180): len = 212964, overlap = 56.5
PHY-3002 : Step(181): len = 212647, overlap = 62.25
PHY-3002 : Step(182): len = 211741, overlap = 62.25
PHY-3002 : Step(183): len = 211169, overlap = 63.25
PHY-3002 : Step(184): len = 210570, overlap = 64
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.61938e-05
PHY-3002 : Step(185): len = 217215, overlap = 56.25
PHY-3002 : Step(186): len = 219397, overlap = 52.5
PHY-3002 : Step(187): len = 222392, overlap = 46.5
PHY-3002 : Step(188): len = 223436, overlap = 46.5
PHY-3002 : Step(189): len = 224058, overlap = 45.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000172388
PHY-3002 : Step(190): len = 229723, overlap = 42.75
PHY-3002 : Step(191): len = 232101, overlap = 40.25
PHY-3002 : Step(192): len = 237014, overlap = 32.25
PHY-3002 : Step(193): len = 234834, overlap = 32.5
PHY-3002 : Step(194): len = 234596, overlap = 33
PHY-3002 : Step(195): len = 233313, overlap = 32.5
PHY-3002 : Step(196): len = 233209, overlap = 32.25
PHY-3002 : Step(197): len = 233633, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.872483s wall, 0.531250s user + 1.656250s system = 2.187500s CPU (250.7%)

PHY-3001 : Trial Legalized: Len = 254538
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 322/6306.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 314048, over cnt = 509(1%), over = 866, worst = 9
PHY-1002 : len = 317720, over cnt = 253(0%), over = 360, worst = 5
PHY-1002 : len = 320864, over cnt = 54(0%), over = 75, worst = 5
PHY-1002 : len = 321544, over cnt = 17(0%), over = 21, worst = 4
PHY-1002 : len = 321784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.984572s wall, 1.328125s user + 0.140625s system = 1.468750s CPU (149.2%)

PHY-1001 : Congestion index: top1 = 33.71, top5 = 28.22, top10 = 25.31, top15 = 23.49.
PHY-3001 : End congestion estimation;  1.161747s wall, 1.500000s user + 0.140625s system = 1.640625s CPU (141.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.182607s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.97102e-05
PHY-3002 : Step(198): len = 245000, overlap = 1.25
PHY-3002 : Step(199): len = 238844, overlap = 3
PHY-3002 : Step(200): len = 236323, overlap = 5.25
PHY-3002 : Step(201): len = 235483, overlap = 6.75
PHY-3002 : Step(202): len = 234723, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009335s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.4%)

PHY-3001 : Legalized: Len = 241082, Over = 0
PHY-3001 : Spreading special nets. 40 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025245s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.8%)

PHY-3001 : 47 instances has been re-located, deltaX = 8, deltaY = 27, maxDist = 2.
PHY-3001 : Final: Len = 241766, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25618, tnet num: 6304, tinst num: 3281, tnode num: 30815, tedge num: 44132.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.469176s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (98.9%)

RUN-1004 : used memory is 329 MB, reserved memory is 312 MB, peak memory is 338 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2300/6306.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 306152, over cnt = 471(1%), over = 683, worst = 8
PHY-1002 : len = 308336, over cnt = 256(0%), over = 334, worst = 5
PHY-1002 : len = 310040, over cnt = 150(0%), over = 190, worst = 5
PHY-1002 : len = 310736, over cnt = 76(0%), over = 93, worst = 3
PHY-1002 : len = 311936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.783110s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (145.7%)

PHY-1001 : Congestion index: top1 = 32.37, top5 = 27.08, top10 = 24.52, top15 = 22.86.
PHY-1001 : End incremental global routing;  0.928647s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (138.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.175388s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (106.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.232395s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (129.3%)

OPT-1001 : Current memory(MB): used = 333, reserve = 316, peak = 338.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5350/6306.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042434s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.5%)

PHY-1001 : Congestion index: top1 = 32.37, top5 = 27.08, top10 = 24.52, top15 = 22.86.
OPT-1001 : End congestion update;  0.167675s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124488s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.4%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.292286s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.6%)

OPT-1001 : Current memory(MB): used = 335, reserve = 318, peak = 338.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.129018s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5350/6306.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043369s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.1%)

PHY-1001 : Congestion index: top1 = 32.37, top5 = 27.08, top10 = 24.52, top15 = 22.86.
PHY-1001 : End incremental global routing;  0.184649s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.179706s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5350/6306.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052018s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.1%)

PHY-1001 : Congestion index: top1 = 32.37, top5 = 27.08, top10 = 24.52, top15 = 22.86.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.135279s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.931034
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.877444s wall, 4.218750s user + 0.000000s system = 4.218750s CPU (108.8%)

RUN-1003 : finish command "place" in  22.637774s wall, 38.203125s user + 10.953125s system = 49.156250s CPU (217.1%)

RUN-1004 : used memory is 309 MB, reserved memory is 291 MB, peak memory is 338 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3283 instances
RUN-1001 : 1556 mslices, 1555 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6306 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3824 nets have 2 pins
RUN-1001 : 1548 nets have [3 - 5] pins
RUN-1001 : 769 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25618, tnet num: 6304, tinst num: 3281, tnode num: 30815, tedge num: 44132.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.304432s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.4%)

RUN-1004 : used memory is 325 MB, reserved memory is 309 MB, peak memory is 361 MB
PHY-1001 : 1556 mslices, 1555 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 295872, over cnt = 589(1%), over = 979, worst = 9
PHY-1002 : len = 300304, over cnt = 335(0%), over = 454, worst = 5
PHY-1002 : len = 303936, over cnt = 107(0%), over = 139, worst = 5
PHY-1002 : len = 305424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.808576s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (154.6%)

PHY-1001 : Congestion index: top1 = 31.96, top5 = 27.02, top10 = 24.40, top15 = 22.73.
PHY-1001 : End global routing;  0.946398s wall, 1.328125s user + 0.046875s system = 1.375000s CPU (145.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 357, reserve = 339, peak = 361.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 610, reserve = 596, peak = 610.
PHY-1001 : End build detailed router design. 3.967195s wall, 3.890625s user + 0.078125s system = 3.968750s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 86280, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.797883s wall, 4.781250s user + 0.000000s system = 4.781250s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 643, reserve = 630, peak = 643.
PHY-1001 : End phase 1; 4.804535s wall, 4.796875s user + 0.000000s system = 4.796875s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 2606 net; 3.935781s wall, 3.937500s user + 0.000000s system = 3.937500s CPU (100.0%)

PHY-1022 : len = 688520, over cnt = 235(0%), over = 235, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 647, reserve = 634, peak = 647.
PHY-1001 : End initial routed; 10.631562s wall, 19.484375s user + 0.093750s system = 19.578125s CPU (184.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5090(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.613828s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 653, reserve = 640, peak = 653.
PHY-1001 : End phase 2; 12.245460s wall, 21.093750s user + 0.093750s system = 21.187500s CPU (173.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 688520, over cnt = 235(0%), over = 235, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023819s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 687232, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.242919s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (141.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 687496, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.064589s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (121.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 687528, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.055259s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5090(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.730571s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (100.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 52 feed throughs used by 38 nets
PHY-1001 : End commit to database; 0.720833s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 685, reserve = 673, peak = 685.
PHY-1001 : End phase 3; 3.004121s wall, 3.109375s user + 0.000000s system = 3.109375s CPU (103.5%)

PHY-1003 : Routed, final wirelength = 687528
PHY-1001 : Current memory(MB): used = 687, reserve = 675, peak = 687.
PHY-1001 : End export database. 0.022966s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.1%)

PHY-1001 : End detail routing;  24.354755s wall, 33.234375s user + 0.171875s system = 33.406250s CPU (137.2%)

RUN-1003 : finish command "route" in  26.868666s wall, 36.140625s user + 0.218750s system = 36.359375s CPU (135.3%)

RUN-1004 : used memory is 652 MB, reserved memory is 642 MB, peak memory is 687 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5365   out of  19600   27.37%
#reg                     2190   out of  19600   11.17%
#le                      5899
  #lut only              3709   out of   5899   62.88%
  #reg only               534   out of   5899    9.05%
  #lut&reg               1656   out of   5899   28.07%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                            Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                 969
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                              185
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                              46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                              35
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_36.q0                                      25
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_34.q1                                      18
#7        u_image_process/wrreq                                      GCLK               lslice             u_camera_init/u_i2c_write/sel6_syn_1561.f0                        10
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg14_syn_46.f1    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                  6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                              0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                              0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5899   |3954    |1411    |2190    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |759    |498     |161     |398     |2       |0       |
|    command1                          |command                                    |50     |50      |0       |43      |0       |0       |
|    control1                          |control_interface                          |97     |61      |24      |51      |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |135    |83      |18      |104     |1       |0       |
|      dcfifo_component                |softfifo                                   |135    |83      |18      |104     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |22      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |36      |0       |39      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |128    |67      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |67      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |25      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |22      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |68      |44      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |576    |559     |9       |87      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |172    |170     |0       |44      |0       |0       |
|  u_camera_reader                     |camera_reader                              |91     |47      |17      |55      |0       |0       |
|  u_image_process                     |image_process                              |4118   |2563    |1170    |1562    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |175    |119     |45      |83      |2       |0       |
|      u_three_martix_4                |three_martix                               |165    |111     |45      |73      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |169    |108     |45      |83      |2       |0       |
|      u_three_martix_3                |three_martix                               |158    |98      |45      |72      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |932    |650     |249     |250     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |751    |430     |235     |275     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |515    |313     |190     |135     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |91     |61      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |7       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |236    |117     |45      |140     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |725    |436     |235     |260     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |506    |316     |190     |128     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |47     |27      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |219    |120     |45      |132     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |727    |426     |235     |263     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |499    |309     |190     |131     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |85     |55      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |16      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |228    |117     |45      |132     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |84     |28      |14      |59      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |360    |217     |92      |157     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |152    |105     |47      |47      |0       |0       |
|      u_three_martix_2                |three_martix                               |208    |112     |45      |110     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |41     |41      |0       |24      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |170    |146     |10      |26      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3743  
    #2          2       678   
    #3          3       554   
    #4          4       268   
    #5        5-10      784   
    #6        11-50     124   
    #7       51-100      10   
    #8       101-500     2    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.007325s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (152.0%)

RUN-1004 : used memory is 653 MB, reserved memory is 643 MB, peak memory is 704 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3281
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6306, pip num: 56915
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 52
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3001 valid insts, and 178082 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.553335s wall, 70.250000s user + 0.687500s system = 70.937500s CPU (1277.4%)

RUN-1004 : used memory is 647 MB, reserved memory is 638 MB, peak memory is 836 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_165109.log"
