==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'dct/matrixmath.c' ... 
@I [HLS-10] Analyzing design file 'dct/dct.c' ... 
dct/dct.c:15:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(Tinv,X,temp);
                             ^~~~
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:16:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, T, Y);
                                    ^
dct/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
dct/dct.c:20:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(T,X,temp);
                             ^
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:21:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, Tinv, Y);
                                    ^~~~
dct/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
4 warnings generated.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Col' (dct/matrixmath.c:44) in function 'MAT_Multiply2' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Col' (dct/matrixmath.c:19) in function 'MAT_Multiply' for pipelining.
@I [XFORM-501] Unrolling loop 'Product' (dct/matrixmath.c:55) in function 'MAT_Multiply2' completely.
@I [XFORM-501] Unrolling loop 'Product' (dct/matrixmath.c:24) in function 'MAT_Multiply' completely.
@I [XFORM-101] Partitioning array 'T'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'A_cached_row' (dct/matrixmath.c:36) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.0'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.2'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.3'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.4'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.5'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.6'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T.7'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.0'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.2'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.3'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.4'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.5'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.6'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv.7'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.0' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.1' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.2' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.3' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.4' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.5' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.6' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.7' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-721] Changing loop 'Loop_LoadRow_proc' (dct/matrixmath.c:11) to a process function for dataflow in function 'MAT_Multiply'.
@I [XFORM-721] Changing loop 'Loop_Row_proc' (dct/matrixmath.c:18) to a process function for dataflow in function 'MAT_Multiply'.
@I [XFORM-721] Changing loop 'Loop_Row_proc' (dct/matrixmath.c:40) to a process function for dataflow in function 'MAT_Multiply2'.
@I [XFORM-721] Changing loop 'Loop_Col_proc' (dct/matrixmath.c:44) to a process function for dataflow in function 'MAT_Multiply2'.
@I [XFORM-712] Applying dataflow to function 'MAT_Multiply' (dct/matrixmath.c:4), detected/extracted 2 process function(s):
	 'MAT_Multiply_Loop_LoadRow_proc7374'
	 'MAT_Multiply_Loop_Row_proc458'.
@I [XFORM-712] Applying dataflow to function 'MAT_Multiply2' (dct/matrixmath.c:31), detected/extracted 2 process function(s):
	 'MAT_Multiply2_Loop_Row_proc525526'
	 'MAT_Multiply2_Loop_Col_proc2911'.
@I [XFORM-712] Applying dataflow to function 'DCT' (dct/dct.c:7), detected/extracted 1 process function(s):
	 'Block__proc'.
@I [XFORM-401] Performing if-conversion on hyperblock from (dct/matrixmath.c:41:2) to (dct/matrixmath.c:40:28) in function 'MAT_Multiply2_Loop_Row_proc525526'... converting 9 basic blocks.
@I [XFORM-541] Flattening a loop nest 'Row' (dct/matrixmath.c:18:3) in function 'MAT_Multiply_Loop_Row_proc458'.
@I [XFORM-541] Flattening a loop nest 'Row' (dct/matrixmath.c:40:3) in function 'MAT_Multiply2_Loop_Row_proc525526'.
@I [XFORM-541] Flattening a loop nest 'LoadRow' (dct/matrixmath.c:11:31) in function 'MAT_Multiply_Loop_LoadRow_proc7374'.
@W [XFORM-631] Renaming function 'MAT_Multiply2_Loop_Row_proc525526' (dct/matrixmath.c:38:28) into MAT_Multiply2_Loop_Row_proc525.
@W [XFORM-631] Renaming function 'MAT_Multiply_Loop_LoadRow_proc7374' (dct/matrixmath.c:11:4) into MAT_Multiply_Loop_LoadRow_proc.
@W [XFORM-631] Renaming function 'MAT_Multiply2_Loop_Col_proc2911' (dct/matrixmath.c:43:23) into MAT_Multiply2_Loop_Col_proc291.
@I [HLS-111] Elapsed time: 107.47 seconds; current memory usage: 160 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'DCT' ...
@W [SYN-103] Legalizing function name 'DCT_Block__proc' to 'DCT_Block_proc'.
@W [SYN-107] Renaming port name 'DCT/function' to 'DCT/function_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'LoadRow_LoadCol'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 14.75 seconds; current memory usage: 182 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.389 seconds; current memory usage: 182 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply_Loop_Row_proc458' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 46.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 4.453 seconds; current memory usage: 181 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_Loop_Row_proc458' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.391 seconds; current memory usage: 182 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.517 seconds; current memory usage: 181 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.39 seconds; current memory usage: 181 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply2_Loop_Row_proc525' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_RowCaching'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 3.328 seconds; current memory usage: 181 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply2_Loop_Row_proc525' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.328 seconds; current memory usage: 181 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply2_Loop_Col_proc291' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 45.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 3.375 seconds; current memory usage: 180 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply2_Loop_Col_proc291' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.297 seconds; current memory usage: 181 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.469 seconds; current memory usage: 180 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.312 seconds; current memory usage: 180 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.453 seconds; current memory usage: 180 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.298 seconds; current memory usage: 180 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.375 seconds; current memory usage: 180 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 181 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply_Loop_LoadRow_proc'.
@I [HLS-111] Elapsed time: 3.75 seconds; current memory usage: 205 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply_Loop_Row_proc458' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'DCT_fadd_32ns_32ns_32_5_full_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'DCT_fmul_32ns_32ns_32_4_max_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'DCT_mux_8to1_sel3_32_1': 16 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply_Loop_Row_proc458'.
@I [HLS-111] Elapsed time: 5.968 seconds; current memory usage: 206 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply'.
@I [HLS-111] Elapsed time: 1.766 seconds; current memory usage: 212 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply2_Loop_Row_proc525' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply2_Loop_Row_proc525'.
@I [HLS-111] Elapsed time: 2.641 seconds; current memory usage: 214 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply2_Loop_Col_proc291' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'DCT_fadd_32ns_32ns_32_5_full_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'DCT_fmul_32ns_32ns_32_4_max_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'DCT_mux_8to1_sel3_32_1': 8 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply2_Loop_Col_proc291'.
@I [HLS-111] Elapsed time: 2.265 seconds; current memory usage: 216 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply2'.
@I [HLS-111] Elapsed time: 1.235 seconds; current memory usage: 219 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_Block_proc'.
@I [HLS-111] Elapsed time: 1.296 seconds; current memory usage: 222 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'DCT/X' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'DCT/function_r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'DCT/Y' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'DCT' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'DCT'.
@I [HLS-111] Elapsed time: 0.657 seconds; current memory usage: 222 MB.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_171' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_472' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_273' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_674' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_475' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_776' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_677' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_078' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_379' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_580' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_081' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_382' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_783' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_284' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_585' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_786' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_187' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_088' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_389' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_690' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_791' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_092' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_493' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_494' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_695' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_296' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_397' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_598' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_699' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_5100' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_4101' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_0102' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_7103' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_0104' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_2105' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_5106' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_3107' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_1108' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_2109' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_5110' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_6111' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_7112' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_7113' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_3114' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_1115' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_6116' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_4117' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_1118' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_6119' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_4120' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_1121' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_4122' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_0123' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_0124' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_5_1125' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_3126' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_4_7127' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_7_2128' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_3129' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_2_1130' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_6_5131' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_3_2132' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_0_2133' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_A_1_5134' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_5_2235' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_1_1236' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_1_4237' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_6_5238' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_0_2239' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_7_2240' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_3_0241' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_7_5242' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_4_3243' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_1_7244' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_5_3245' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_7_7246' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_7_0247' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_3_6248' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_1_2249' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_0_7250' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_1_6251' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_7_3252' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_4_1253' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_6_1254' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_2_1255' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_5_6256' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_2_5257' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_2_4258' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_4_7259' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_0_4260' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_2_0261' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_6_3262' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_0_3263' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_3_7264' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_6_6265' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_2_2266' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_4_0267' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_4_2268' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_2_3269' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_4_6270' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_1_5271' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_0_6272' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_3_1273' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_0_0274' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_1_3275' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_0_5276' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_2_7277' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_5_4278' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_3_3279' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_7_4280' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_5_5281' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_3_5282' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_7_1283' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_4_4284' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_6_7285' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_3_4286' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_5_7287' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_6_0288' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_0_1289' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_2_6290' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_3_2291' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_5_0292' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_4_5293' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_5_1294' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_6_2295' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_7_6296' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_1_0297' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_B_6_4298' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_7_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_6_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_5_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_4_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_3_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_2_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_1_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply2_A_cached_row_0_loc_channel' using Shift Registers.
@I [RTMG-278] Implementing memory 'DCT_Block_proc_temp_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'DCT'.
@I [WVHDL-304] Generating RTL VHDL for 'DCT'.
@I [WVLOG-307] Generating RTL Verilog for 'DCT'.
@I [HLS-112] Total elapsed time: 189.547 seconds; peak memory usage: 222 MB.
@I [LIC-101] Checked in feature [HLS]
