Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/UECCI/Documents/GitHub/SPARTAN6-ATMEGA-MAX5864/lab/lab02-sumador4b/src_ise_basys/sum4b/testbench_isim_beh.exe" -prj "C:/Users/UECCI/Documents/GitHub/SPARTAN6-ATMEGA-MAX5864/lab/lab02-sumador4b/src_ise_basys/sum4b/testbench_beh.prj" "work.testbench" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/UECCI/Documents/GitHub/SPARTAN6-ATMEGA-MAX5864/lab/lab02-sumador4b/src_ise_basys/sum4b/sum1bcc.v" into library work
Analyzing Verilog file "C:/Users/UECCI/Documents/GitHub/SPARTAN6-ATMEGA-MAX5864/lab/lab02-sumador4b/src_ise_basys/sum4b/sum4b.v" into library work
Analyzing Verilog file "C:/Users/UECCI/Documents/GitHub/SPARTAN6-ATMEGA-MAX5864/lab/lab02-sumador4b/src_ise_basys/sum4b/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/UECCI/Documents/GitHub/SPARTAN6-ATMEGA-MAX5864/lab/lab02-sumador4b/src_ise_basys/sum4b/sum4b.v" Line 30: Size mismatch in connection of port <Ci>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module sum1bcc
Compiling module sum4b
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/UECCI/Documents/GitHub/SPARTAN6-ATMEGA-MAX5864/lab/lab02-sumador4b/src_ise_basys/sum4b/testbench_isim_beh.exe
Fuse Memory Usage: 28028 KB
Fuse CPU Usage: 655 ms
