{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737639814245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737639814254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 20:43:34 2025 " "Processing started: Thu Jan 23 20:43:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737639814254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639814254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Scrambler_Receiver -c Scrambler_Receiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off Scrambler_Receiver -c Scrambler_Receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639814254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737639815204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737639815204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/twiddle.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/twiddle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Twiddle " "Found entity 1: Twiddle" {  } { { "../hdl/Twiddle.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Twiddle.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639828402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639828402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/toplevel_iq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/toplevel_iq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_iq-Behavioral " "Found design unit 1: toplevel_iq-Behavioral" {  } { { "../hdl/toplevel_iq.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/toplevel_iq.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829012 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_iq " "Found entity 1: toplevel_iq" {  } { { "../hdl/toplevel_iq.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/toplevel_iq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/slidingv5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/slidingv5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slidingv5-Behavioral " "Found design unit 1: slidingv5-Behavioral" {  } { { "../hdl/slidingv5.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/slidingv5.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829019 ""} { "Info" "ISGN_ENTITY_NAME" "1 slidingv5 " "Found entity 1: slidingv5" {  } { { "../hdl/slidingv5.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/slidingv5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/sdfunit2.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/sdfunit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SdfUnit2 " "Found entity 1: SdfUnit2" {  } { { "../hdl/SdfUnit2.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/sdfunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/sdfunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SdfUnit " "Found entity 1: SdfUnit" {  } { { "../hdl/SdfUnit.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/scrambler_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/scrambler_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scrambler_TOP " "Found entity 1: Scrambler_TOP" {  } { { "../hdl/Scrambler_TOP.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_TOP.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/scrambler_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/scrambler_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scrambler_Receiver-rtl " "Found design unit 1: Scrambler_Receiver-rtl" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829075 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scrambler_Receiver " "Found entity 1: Scrambler_Receiver" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/reversebitorder.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/reversebitorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReverseBitOrder " "Found entity 1: ReverseBitOrder" {  } { { "../hdl/ReverseBitOrder.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReverseBitOrder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ReorderXk.v(71) " "Verilog HDL information at ReorderXk.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737639829123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/reorderxk.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/reorderxk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReorderXk " "Found entity 1: ReorderXk" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/powercalcv1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/powercalcv1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powercalcv1-Behavioral " "Found design unit 1: powercalcv1-Behavioral" {  } { { "../hdl/powercalcv1.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/powercalcv1.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829132 ""} { "Info" "ISGN_ENTITY_NAME" "1 powercalcv1 " "Found entity 1: powercalcv1" {  } { { "../hdl/powercalcv1.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/powercalcv1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/multv6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/multv6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multv6-Behavioral " "Found design unit 1: multv6-Behavioral" {  } { { "../hdl/multv6.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/multv6.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829139 ""} { "Info" "ISGN_ENTITY_NAME" "1 multv6 " "Found entity 1: multv6" {  } { { "../hdl/multv6.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/multv6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiply " "Found entity 1: Multiply" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Multiply.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/mult128.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/mult128.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult128 " "Found entity 1: Mult128" {  } { { "../hdl/Mult128.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Mult128.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/markingv1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/markingv1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 markingv1-Behavioral " "Found design unit 1: markingv1-Behavioral" {  } { { "../hdl/markingv1.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/markingv1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829182 ""} { "Info" "ISGN_ENTITY_NAME" "1 markingv1 " "Found entity 1: markingv1" {  } { { "../hdl/markingv1.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/markingv1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/lutsin_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/lutsin_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lutsin_block-Behavioral " "Found design unit 1: lutsin_block-Behavioral" {  } { { "../hdl/lutsin_block.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/lutsin_block.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829190 ""} { "Info" "ISGN_ENTITY_NAME" "1 lutsin_block " "Found entity 1: lutsin_block" {  } { { "../hdl/lutsin_block.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/lutsin_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/lutcos_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/lutcos_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lutcos_block-Behavioral " "Found design unit 1: lutcos_block-Behavioral" {  } { { "../hdl/lutcos_block.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/lutcos_block.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829198 ""} { "Info" "ISGN_ENTITY_NAME" "1 lutcos_block " "Found entity 1: lutcos_block" {  } { { "../hdl/lutcos_block.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/lutcos_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C-rtl " "Found design unit 1: I2C-rtl" {  } { { "../hdl/i2c.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/i2c.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829205 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../hdl/i2c.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/i2c.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829205 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(55) " "Verilog HDL warning at GenPermutationKey.v(55): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829228 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(65) " "Verilog HDL warning at GenPermutationKey.v(65): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829228 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(77) " "Verilog HDL warning at GenPermutationKey.v(77): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829228 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(87) " "Verilog HDL warning at GenPermutationKey.v(87): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829228 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(99) " "Verilog HDL warning at GenPermutationKey.v(99): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829229 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(109) " "Verilog HDL warning at GenPermutationKey.v(109): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829229 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(121) " "Verilog HDL warning at GenPermutationKey.v(121): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829229 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(131) " "Verilog HDL warning at GenPermutationKey.v(131): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829229 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(143) " "Verilog HDL warning at GenPermutationKey.v(143): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829229 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(153) " "Verilog HDL warning at GenPermutationKey.v(153): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 153 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829229 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(165) " "Verilog HDL warning at GenPermutationKey.v(165): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829229 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(175) " "Verilog HDL warning at GenPermutationKey.v(175): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829230 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(187) " "Verilog HDL warning at GenPermutationKey.v(187): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829230 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(197) " "Verilog HDL warning at GenPermutationKey.v(197): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829230 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(209) " "Verilog HDL warning at GenPermutationKey.v(209): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 209 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829230 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutationKey.v(219) " "Verilog HDL warning at GenPermutationKey.v(219): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 219 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737639829230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/genpermutationkey.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/genpermutationkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenPermutationKey " "Found entity 1: GenPermutationKey" {  } { { "../hdl/GenPermutationKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/GenPermutationKey.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/framingv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/framingv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Framingv2-Behavioral " "Found design unit 1: Framingv2-Behavioral" {  } { { "../hdl/Framingv2.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Framingv2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829239 ""} { "Info" "ISGN_ENTITY_NAME" "1 Framingv2 " "Found entity 1: Framingv2" {  } { { "../hdl/Framingv2.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Framingv2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/flaggingv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/flaggingv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flaggingv2-Behavioral " "Found design unit 1: flaggingv2-Behavioral" {  } { { "../hdl/flaggingv2.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/flaggingv2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829246 ""} { "Info" "ISGN_ENTITY_NAME" "1 flaggingv2 " "Found entity 1: flaggingv2" {  } { { "../hdl/flaggingv2.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/flaggingv2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "../hdl/FFT.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/FFT.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/delaybuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/delaybuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DelayBuffer " "Found entity 1: DelayBuffer" {  } { { "../hdl/DelayBuffer.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/DelayBuffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/dec_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/dec_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_control-Behavioral " "Found design unit 1: dec_control-Behavioral" {  } { { "../hdl/dec_control.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/dec_control.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829292 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_control " "Found entity 1: dec_control" {  } { { "../hdl/dec_control.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/dec_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 Butterfly " "Found entity 1: Butterfly" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Butterfly.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_sync_receiver_v2/hdl/audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_receiver_v2/hdl/audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio_interface-WM8731 " "Found design unit 1: Audio_interface-WM8731" {  } { { "../hdl/Audio_interface.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Audio_interface.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio_interface " "Found entity 1: Audio_interface" {  } { { "../hdl/Audio_interface.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Audio_interface.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg (ieee_proposed) " "Found design unit 1: fixed_pkg (ieee_proposed)" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829327 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpga_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types (floatfixlib) " "Found design unit 1: fixed_float_types (floatfixlib)" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_float_types_c.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiopll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioPLL-rtl " "Found design unit 1: AudioPLL-rtl" {  } { { "AudioPLL.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/AudioPLL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829338 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL " "Found entity 1: AudioPLL" {  } { { "AudioPLL.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/AudioPLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll/audiopll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audiopll/audiopll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL_0002 " "Found entity 1: AudioPLL_0002" {  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/AudioPLL/AudioPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639829347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Scrambler_Receiver " "Elaborating entity \"Scrambler_Receiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737639829515 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rout Scrambler_Receiver.vhd(55) " "VHDL Signal Declaration warning at Scrambler_Receiver.vhd(55): used implicit default value for signal \"Rout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737639829517 "|Scrambler_Receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_valid Scrambler_Receiver.vhd(64) " "Verilog HDL or VHDL warning at Scrambler_Receiver.vhd(64): object \"out_valid\" assigned a value but never read" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737639829517 "|Scrambler_Receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Aud_interface_ready Scrambler_Receiver.vhd(65) " "Verilog HDL or VHDL warning at Scrambler_Receiver.vhd(65): object \"Aud_interface_ready\" assigned a value but never read" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737639829517 "|Scrambler_Receiver"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1470): subtype or type has null range" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1737639829520 "|Scrambler_Receiver"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1471): subtype or type has null range" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1737639829520 "|Scrambler_Receiver"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1472): subtype or type has null range" {  } { { "../../../../intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" "" { Text "C:/intelFPGA_lite/18.1/modelsim_ase/vhdl_src/floatfixlib/fixed_pkg_c.vhd" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1737639829520 "|Scrambler_Receiver"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..2\] Scrambler_Receiver.vhd(27) " "Using initial value X (don't care) for net \"LEDR\[9..2\]\" at Scrambler_Receiver.vhd(27)" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639829521 "|Scrambler_Receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_interface Audio_interface:Audio_interface " "Elaborating entity \"Audio_interface\" for hierarchy \"Audio_interface:Audio_interface\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "Audio_interface" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639829541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c Audio_interface:Audio_interface\|i2c:I2C_controller " "Elaborating entity \"i2c\" for hierarchy \"Audio_interface:Audio_interface\|i2c:I2C_controller\"" {  } { { "../hdl/Audio_interface.vhd" "I2C_controller" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Audio_interface.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639829575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL Audio_interface:Audio_interface\|AudioPLL:Audio_PLL " "Elaborating entity \"AudioPLL\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\"" {  } { { "../hdl/Audio_interface.vhd" "Audio_PLL" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Audio_interface.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639829597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL_0002 Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst " "Elaborating entity \"AudioPLL_0002\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\"" {  } { { "AudioPLL.vhd" "audiopll_inst" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/AudioPLL.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639829610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/AudioPLL_0002.v" "altera_pll_i" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639829689 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737639829705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639829716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432203 MHz " "Parameter \"output_clock_frequency0\" = \"18.432203 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639829716 ""}  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737639829716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scrambler_TOP Scrambler_TOP:Scrambler_interface " "Elaborating entity \"Scrambler_TOP\" for hierarchy \"Scrambler_TOP:Scrambler_interface\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "Scrambler_interface" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639829729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenPermutationKey Scrambler_TOP:Scrambler_interface\|GenPermutationKey:GenKey " "Elaborating entity \"GenPermutationKey\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|GenPermutationKey:GenKey\"" {  } { { "../hdl/Scrambler_TOP.v" "GenKey" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_TOP.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639829746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT Scrambler_TOP:Scrambler_interface\|FFT:FFT128 " "Elaborating entity \"FFT\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\"" {  } { { "../hdl/Scrambler_TOP.v" "FFT128" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_TOP.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639829813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1 " "Elaborating entity \"SdfUnit\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\"" {  } { { "../hdl/FFT.v" "SU1" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/FFT.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639829832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 SdfUnit.v(232) " "Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/SdfUnit.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639829839 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Butterfly:BF1 " "Elaborating entity \"Butterfly\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Butterfly:BF1\"" {  } { { "../hdl/SdfUnit.v" "BF1" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639829867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(27) " "Verilog HDL assignment warning at Butterfly.v(27): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Butterfly.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639829868 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(28) " "Verilog HDL assignment warning at Butterfly.v(28): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Butterfly.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639829868 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(29) " "Verilog HDL assignment warning at Butterfly.v(29): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Butterfly.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639829868 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(30) " "Verilog HDL assignment warning at Butterfly.v(30): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Butterfly.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639829868 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|DelayBuffer:DB1\"" {  } { { "../hdl/SdfUnit.v" "DB1" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639829881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Butterfly:BF2 " "Elaborating entity \"Butterfly\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Butterfly:BF2\"" {  } { { "../hdl/SdfUnit.v" "BF2" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639829995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(27) " "Verilog HDL assignment warning at Butterfly.v(27): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Butterfly.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639829996 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(28) " "Verilog HDL assignment warning at Butterfly.v(28): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Butterfly.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639829996 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(29) " "Verilog HDL assignment warning at Butterfly.v(29): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Butterfly.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639829996 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(30) " "Verilog HDL assignment warning at Butterfly.v(30): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Butterfly.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639829996 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|DelayBuffer:DB2\"" {  } { { "../hdl/SdfUnit.v" "DB2" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Twiddle Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Twiddle:TW " "Elaborating entity \"Twiddle\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Twiddle:TW\"" {  } { { "../hdl/SdfUnit.v" "TW" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiply Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Multiply:MU " "Elaborating entity \"Multiply\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU1\|Multiply:MU\"" {  } { { "../hdl/SdfUnit.v" "MU" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(25) " "Verilog HDL assignment warning at Multiply.v(25): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Multiply.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639830149 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(26) " "Verilog HDL assignment warning at Multiply.v(26): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Multiply.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639830149 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(27) " "Verilog HDL assignment warning at Multiply.v(27): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Multiply.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639830149 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(28) " "Verilog HDL assignment warning at Multiply.v(28): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Multiply.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639830149 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Multiply:MU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU2 " "Elaborating entity \"SdfUnit\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU2\"" {  } { { "../hdl/FFT.v" "SU2" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/FFT.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 SdfUnit.v(232) " "Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/SdfUnit.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639830170 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU2\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU2\|DelayBuffer:DB1\"" {  } { { "../hdl/SdfUnit.v" "DB1" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU2\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU2\|DelayBuffer:DB2\"" {  } { { "../hdl/SdfUnit.v" "DB2" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU3 " "Elaborating entity \"SdfUnit\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU3\"" {  } { { "../hdl/FFT.v" "SU3" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/FFT.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 SdfUnit.v(232) " "Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/SdfUnit.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639830280 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU3\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU3\|DelayBuffer:DB1\"" {  } { { "../hdl/SdfUnit.v" "DB1" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU3\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit:SU3\|DelayBuffer:DB2\"" {  } { { "../hdl/SdfUnit.v" "DB2" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit2 Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit2:SU4 " "Elaborating entity \"SdfUnit2\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit2:SU4\"" {  } { { "../hdl/FFT.v" "SU4" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/FFT.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit2:SU4\|DelayBuffer:DB " "Elaborating entity \"DelayBuffer\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|FFT:FFT128\|SdfUnit2:SU4\|DelayBuffer:DB\"" {  } { { "../hdl/SdfUnit2.v" "DB" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/SdfUnit2.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReverseBitOrder Scrambler_TOP:Scrambler_interface\|ReverseBitOrder:PostFFTRev " "Elaborating entity \"ReverseBitOrder\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|ReverseBitOrder:PostFFTRev\"" {  } { { "../hdl/Scrambler_TOP.v" "PostFFTRev" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_TOP.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ReverseBitOrder.v(608) " "Verilog HDL assignment warning at ReverseBitOrder.v(608): truncated value with size 2 to match size of target (1)" {  } { { "../hdl/ReverseBitOrder.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReverseBitOrder.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639830477 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult128 Scrambler_TOP:Scrambler_interface\|Mult128:ScaleFFT " "Elaborating entity \"Mult128\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|Mult128:ScaleFFT\"" {  } { { "../hdl/Scrambler_TOP.v" "ScaleFFT" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_TOP.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Mult128.v(11) " "Verilog HDL assignment warning at Mult128.v(11): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Mult128.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Mult128.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639830767 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|Mult128:ScaleFFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Mult128.v(12) " "Verilog HDL assignment warning at Mult128.v(12): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Mult128.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Mult128.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639830767 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|Mult128:ScaleFFT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReorderXk Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder " "Elaborating entity \"ReorderXk\" for hierarchy \"Scrambler_TOP:Scrambler_interface\|ReorderXk:Reorder\"" {  } { { "../hdl/Scrambler_TOP.v" "Reorder" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_TOP.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639830781 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(105) " "Verilog HDL or VHDL warning at the ReorderXk.v(105): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 105 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830789 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(106) " "Verilog HDL or VHDL warning at the ReorderXk.v(106): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 106 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830790 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(107) " "Verilog HDL or VHDL warning at the ReorderXk.v(107): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 107 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830790 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(108) " "Verilog HDL or VHDL warning at the ReorderXk.v(108): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 108 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830790 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(110) " "Verilog HDL or VHDL warning at the ReorderXk.v(110): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 110 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830791 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(111) " "Verilog HDL or VHDL warning at the ReorderXk.v(111): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 111 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830791 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(112) " "Verilog HDL or VHDL warning at the ReorderXk.v(112): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 112 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830791 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(113) " "Verilog HDL or VHDL warning at the ReorderXk.v(113): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 113 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830792 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(115) " "Verilog HDL or VHDL warning at the ReorderXk.v(115): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 115 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830792 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(116) " "Verilog HDL or VHDL warning at the ReorderXk.v(116): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 116 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830792 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(117) " "Verilog HDL or VHDL warning at the ReorderXk.v(117): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 117 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830792 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(118) " "Verilog HDL or VHDL warning at the ReorderXk.v(118): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 118 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830792 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(130) " "Verilog HDL or VHDL warning at the ReorderXk.v(130): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 130 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830808 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(131) " "Verilog HDL or VHDL warning at the ReorderXk.v(131): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 131 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830809 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(132) " "Verilog HDL or VHDL warning at the ReorderXk.v(132): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 132 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830809 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(133) " "Verilog HDL or VHDL warning at the ReorderXk.v(133): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 133 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830809 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(135) " "Verilog HDL or VHDL warning at the ReorderXk.v(135): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 135 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830810 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(136) " "Verilog HDL or VHDL warning at the ReorderXk.v(136): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 136 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830810 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(137) " "Verilog HDL or VHDL warning at the ReorderXk.v(137): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 137 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830810 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(138) " "Verilog HDL or VHDL warning at the ReorderXk.v(138): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 138 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830811 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(140) " "Verilog HDL or VHDL warning at the ReorderXk.v(140): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 140 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830811 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(141) " "Verilog HDL or VHDL warning at the ReorderXk.v(141): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 141 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830811 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(142) " "Verilog HDL or VHDL warning at the ReorderXk.v(142): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 142 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830811 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ReorderXk.v(143) " "Verilog HDL or VHDL warning at the ReorderXk.v(143): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 143 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1737639830812 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ReorderXk.v(154) " "Verilog HDL assignment warning at ReorderXk.v(154): truncated value with size 2 to match size of target (1)" {  } { { "../hdl/ReorderXk.v" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/ReorderXk.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737639830846 "|Scrambler_Receiver|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_iq toplevel_iq:DTMF_corr " "Elaborating entity \"toplevel_iq\" for hierarchy \"toplevel_iq:DTMF_corr\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "DTMF_corr" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_control toplevel_iq:DTMF_corr\|dec_control:cntrl_unit " "Elaborating entity \"dec_control\" for hierarchy \"toplevel_iq:DTMF_corr\|dec_control:cntrl_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "cntrl_unit" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/toplevel_iq.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flaggingv2 toplevel_iq:DTMF_corr\|flaggingv2:flag_unit " "Elaborating entity \"flaggingv2\" for hierarchy \"toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "flag_unit" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/toplevel_iq.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831825 ""}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831837 "|Scrambler_Receiver|toplevel_iq:DTMF_corr|flaggingv2:flag_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831838 "|Scrambler_Receiver|toplevel_iq:DTMF_corr|flaggingv2:flag_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831838 "|Scrambler_Receiver|toplevel_iq:DTMF_corr|flaggingv2:flag_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831838 "|Scrambler_Receiver|toplevel_iq:DTMF_corr|flaggingv2:flag_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831838 "|Scrambler_Receiver|toplevel_iq:DTMF_corr|flaggingv2:flag_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "markingv1 toplevel_iq:DTMF_corr\|markingv1:mark_unit " "Elaborating entity \"markingv1\" for hierarchy \"toplevel_iq:DTMF_corr\|markingv1:mark_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "mark_unit" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/toplevel_iq.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831979 ""}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831980 "|Scrambler_Receiver|toplevel_iq:DTMF_corr|markingv1:mark_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831980 "|Scrambler_Receiver|toplevel_iq:DTMF_corr|markingv1:mark_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831980 "|Scrambler_Receiver|toplevel_iq:DTMF_corr|markingv1:mark_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831980 "|Scrambler_Receiver|toplevel_iq:DTMF_corr|markingv1:mark_unit"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639831980 "|Scrambler_Receiver|toplevel_iq:DTMF_corr|markingv1:mark_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slidingv5 toplevel_iq:DTMF_corr\|slidingv5:batch_unit " "Elaborating entity \"slidingv5\" for hierarchy \"toplevel_iq:DTMF_corr\|slidingv5:batch_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "batch_unit" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/toplevel_iq.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639832000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powercalcv1 toplevel_iq:DTMF_corr\|powercalcv1:powercalc " "Elaborating entity \"powercalcv1\" for hierarchy \"toplevel_iq:DTMF_corr\|powercalcv1:powercalc\"" {  } { { "../hdl/toplevel_iq.vhd" "powercalc" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/toplevel_iq.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639832259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Framingv2 toplevel_iq:DTMF_corr\|Framingv2:framing " "Elaborating entity \"Framingv2\" for hierarchy \"toplevel_iq:DTMF_corr\|Framingv2:framing\"" {  } { { "../hdl/toplevel_iq.vhd" "framing" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/toplevel_iq.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639832357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multv6 toplevel_iq:DTMF_corr\|multv6:mult_unit " "Elaborating entity \"multv6\" for hierarchy \"toplevel_iq:DTMF_corr\|multv6:mult_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "mult_unit" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/toplevel_iq.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639832488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lutsin_block toplevel_iq:DTMF_corr\|lutsin_block:lutsin_unit " "Elaborating entity \"lutsin_block\" for hierarchy \"toplevel_iq:DTMF_corr\|lutsin_block:lutsin_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "lutsin_unit" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/toplevel_iq.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639832580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lutcos_block toplevel_iq:DTMF_corr\|lutcos_block:lutcos_unit " "Elaborating entity \"lutcos_block\" for hierarchy \"toplevel_iq:DTMF_corr\|lutcos_block:lutcos_unit\"" {  } { { "../hdl/toplevel_iq.vhd" "lutcos_unit" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/toplevel_iq.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639832768 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737639840140 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB1\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB1\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 64 " "Parameter TAP_DISTANCE set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 49 " "Parameter WIDTH set to 49" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB2\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB2\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB1\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB1\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB2\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB2\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU3\|DelayBuffer:DB1\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU3\|DelayBuffer:DB1\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737639846020 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639846020 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737639846020 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\|Mod0\"" {  } { { "../hdl/flaggingv2.vhd" "Mod0" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/flaggingv2.vhd" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639846023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "toplevel_iq:DTMF_corr\|slidingv5:batch_unit\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"toplevel_iq:DTMF_corr\|slidingv5:batch_unit\|Mod0\"" {  } { { "../hdl/slidingv5.vhd" "Mod0" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/slidingv5.vhd" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639846023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "toplevel_iq:DTMF_corr\|multv6:mult_unit\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"toplevel_iq:DTMF_corr\|multv6:mult_unit\|Mod0\"" {  } { { "../hdl/multv6.vhd" "Mod0" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/multv6.vhd" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639846023 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737639846023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639846291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639846292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 64 " "Parameter \"TAP_DISTANCE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639846292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 49 " "Parameter \"WIDTH\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639846292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639846292 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737639846292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q0v " "Found entity 1: shift_taps_q0v" {  } { { "db/shift_taps_q0v.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/shift_taps_q0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639846364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639846364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lv91 " "Found entity 1: altsyncram_lv91" {  } { { "db/altsyncram_lv91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/altsyncram_lv91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639846454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639846454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jjf " "Found entity 1: cntr_jjf" {  } { { "db/cntr_jjf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/cntr_jjf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639846556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639846556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639846753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639846754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639846754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639846754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639846754 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737639846754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_i0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_i0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_i0v " "Found entity 1: shift_taps_i0v" {  } { { "db/shift_taps_i0v.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/shift_taps_i0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639846828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639846828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3v91 " "Found entity 1: altsyncram_3v91" {  } { { "db/altsyncram_3v91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/altsyncram_3v91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639846963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639846963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djf " "Found entity 1: cntr_djf" {  } { { "db/cntr_djf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/cntr_djf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639847071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639847071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639847267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639847267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639847267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639847267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639847267 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737639847267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k0v " "Found entity 1: shift_taps_k0v" {  } { { "db/shift_taps_k0v.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/shift_taps_k0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639847339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639847339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5v91 " "Found entity 1: altsyncram_5v91" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/altsyncram_5v91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639847433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639847433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/cntr_ejf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639847542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639847542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639847743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639847743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639847743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639847743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639847743 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737639847743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5vu " "Found entity 1: shift_taps_5vu" {  } { { "db/shift_taps_5vu.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/shift_taps_5vu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639847819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639847819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5s91 " "Found entity 1: altsyncram_5s91" {  } { { "db/altsyncram_5s91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/altsyncram_5s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639847914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639847914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/cntr_uhf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639848023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639848023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU3\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU3\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639848210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU3\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"Scrambler_TOP:Scrambler_interface\|FFT:IFFT128\|SdfUnit:SU3\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848210 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737639848210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1vu " "Found entity 1: shift_taps_1vu" {  } { { "db/shift_taps_1vu.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/shift_taps_1vu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639848287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639848287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rr91 " "Found entity 1: altsyncram_rr91" {  } { { "db/altsyncram_rr91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/altsyncram_rr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639848386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639848386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639848494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639848494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\|lpm_divide:Mod0\"" {  } { { "../hdl/flaggingv2.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/flaggingv2.vhd" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639848620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\|lpm_divide:Mod0 " "Instantiated megafunction \"toplevel_iq:DTMF_corr\|flaggingv2:flag_unit\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848620 ""}  } { { "../hdl/flaggingv2.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/flaggingv2.vhd" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737639848620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639848697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639848697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639848738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639848738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639848785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639848785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_iq:DTMF_corr\|slidingv5:batch_unit\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"toplevel_iq:DTMF_corr\|slidingv5:batch_unit\|lpm_divide:Mod0\"" {  } { { "../hdl/slidingv5.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/slidingv5.vhd" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639848836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_iq:DTMF_corr\|slidingv5:batch_unit\|lpm_divide:Mod0 " "Instantiated megafunction \"toplevel_iq:DTMF_corr\|slidingv5:batch_unit\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848836 ""}  } { { "../hdl/slidingv5.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/slidingv5.vhd" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737639848836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_iq:DTMF_corr\|multv6:mult_unit\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"toplevel_iq:DTMF_corr\|multv6:mult_unit\|lpm_divide:Mod0\"" {  } { { "../hdl/multv6.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/multv6.vhd" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639848941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_iq:DTMF_corr\|multv6:mult_unit\|lpm_divide:Mod0 " "Instantiated megafunction \"toplevel_iq:DTMF_corr\|multv6:mult_unit\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737639848941 ""}  } { { "../hdl/multv6.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/multv6.vhd" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737639848941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_05m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_05m " "Found entity 1: lpm_divide_05m" {  } { { "db/lpm_divide_05m.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/lpm_divide_05m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639849018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639849018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639849063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639849063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/db/alt_u_div_c2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737639849118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639849118 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1737639852635 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1737639852635 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1737639852635 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 2 1737639852635 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639855195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639855195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639855195 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737639855195 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737639855197 "|Scrambler_Receiver|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737639855197 "|Scrambler_Receiver|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737639855197 "|Scrambler_Receiver|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737639855197 "|Scrambler_Receiver|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737639855197 "|Scrambler_Receiver|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737639855197 "|Scrambler_Receiver|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737639855197 "|Scrambler_Receiver|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737639855197 "|Scrambler_Receiver|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737639855197 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/Scrambler_Receiver.map.smsg " "Generated suppressed messages file C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/quartus/Scrambler_Receiver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639862827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737639864117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737639864117 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../hdl/Scrambler_Receiver.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_Sync_Receiver_v2/hdl/Scrambler_Receiver.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737639865706 "|Scrambler_Receiver|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737639865706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15060 " "Implemented 15060 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737639865761 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737639865761 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737639865761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14678 " "Implemented 14678 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737639865761 ""} { "Info" "ICUT_CUT_TM_RAMS" "305 " "Implemented 305 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1737639865761 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1737639865761 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "40 " "Implemented 40 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1737639865761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737639865761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5166 " "Peak virtual memory: 5166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737639865855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 20:44:25 2025 " "Processing ended: Thu Jan 23 20:44:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737639865855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737639865855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737639865855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737639865855 ""}
