# compile vhdl design source files
vhdl xil_defaultlib  "testbench_func_synth.vhd"

# Do not sort compile order
nosort
